Analysis & Synthesis report for quartus
Tue Aug 27 17:24:47 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state
 11. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state
 12. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state
 13. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state
 14. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state
 15. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state
 16. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state
 17. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state
 18. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state
 19. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state
 20. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state
 21. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state
 22. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state
 23. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state
 24. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state
 25. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state
 26. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state
 27. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state
 28. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state
 29. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state
 30. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state
 31. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state
 32. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state
 33. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state
 34. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state
 35. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state
 36. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state
 37. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state
 38. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state
 39. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state
 40. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state
 41. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state
 42. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state
 43. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state
 44. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state
 45. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state
 46. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state
 47. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state
 48. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state
 49. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state
 50. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state
 51. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state
 52. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state
 53. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state
 54. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state
 55. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state
 56. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state
 57. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state
 58. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state
 59. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state
 60. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state
 61. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state
 62. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state
 63. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state
 64. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state
 65. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state
 66. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state
 67. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state
 68. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state
 69. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state
 70. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state
 71. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state
 72. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state
 73. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state
 74. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state
 75. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state
 76. Registers Removed During Synthesis
 77. Removed Registers Triggering Further Register Optimizations
 78. General Register Statistics
 79. Inverted Register Statistics
 80. Registers Packed Into Inferred Megafunctions
 81. Multiplexer Restructuring Statistics (Restructuring Performed)
 82. Source assignments for vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_lpd1:auto_generated
 83. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_0bv1:auto_generated
 84. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 85. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 86. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 87. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 88. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 89. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 90. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 91. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 92. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 93. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 94. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 95. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 96. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 97. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 98. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 99. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
100. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
101. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
102. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
103. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
104. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
105. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
106. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
107. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
108. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
109. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
110. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
111. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
112. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
113. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
114. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
115. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
116. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated
117. Parameter Settings for User Entity Instance: Top-level Entity: |top_ms
118. Parameter Settings for User Entity Instance: vmicro16_soc:soc|pow_reset:por_inst
119. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb
120. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec
121. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb
122. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb
123. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb
124. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb
125. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo
126. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst
127. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo
128. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo
129. Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0
130. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb
131. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb
132. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb
133. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags
134. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb
135. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb
136. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb
137. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon
138. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1
139. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu
140. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
141. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
142. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec
143. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs
144. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu
145. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1
146. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu
147. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
148. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
149. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec
150. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs
151. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu
152. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1
153. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu
154. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
155. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
156. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec
157. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs
158. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu
159. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1
160. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu
161. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
162. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
163. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec
164. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs
165. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu
166. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1
167. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu
168. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
169. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
170. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec
171. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs
172. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu
173. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1
174. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu
175. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
176. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
177. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec
178. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs
179. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu
180. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1
181. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu
182. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
183. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
184. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec
185. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs
186. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu
187. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1
188. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu
189. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
190. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
191. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec
192. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs
193. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu
194. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1
195. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu
196. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
197. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
198. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec
199. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs
200. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu
201. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1
202. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu
203. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
204. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
205. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec
206. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs
207. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu
208. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1
209. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu
210. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
211. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
212. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec
213. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs
214. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu
215. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1
216. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu
217. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
218. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
219. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec
220. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs
221. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu
222. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1
223. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu
224. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
225. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
226. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec
227. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs
228. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu
229. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1
230. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu
231. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
232. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
233. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec
234. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs
235. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu
236. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1
237. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu
238. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
239. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
240. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec
241. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs
242. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu
243. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1
244. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu
245. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
246. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
247. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec
248. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs
249. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu
250. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1
251. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu
252. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
253. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
254. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec
255. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs
256. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu
257. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1
258. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu
259. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
260. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
261. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec
262. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs
263. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu
264. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1
265. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu
266. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
267. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
268. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec
269. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs
270. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu
271. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1
272. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu
273. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
274. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
275. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec
276. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs
277. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu
278. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1
279. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu
280. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
281. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
282. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec
283. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs
284. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu
285. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1
286. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu
287. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
288. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
289. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec
290. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs
291. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu
292. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1
293. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu
294. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
295. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
296. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec
297. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs
298. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu
299. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1
300. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu
301. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
302. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
303. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec
304. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs
305. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu
306. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1
307. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu
308. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
309. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
310. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec
311. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs
312. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu
313. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1
314. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu
315. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
316. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
317. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec
318. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs
319. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu
320. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1
321. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu
322. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
323. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
324. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec
325. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs
326. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu
327. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1
328. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu
329. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
330. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
331. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec
332. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs
333. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu
334. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1
335. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu
336. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
337. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
338. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec
339. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs
340. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu
341. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1
342. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu
343. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
344. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
345. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec
346. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs
347. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu
348. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1
349. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu
350. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
351. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
352. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec
353. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs
354. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu
355. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1
356. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu
357. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
358. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
359. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec
360. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs
361. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu
362. Parameter Settings for User Entity Instance: seven_display:ssd_0
363. Parameter Settings for User Entity Instance: seven_display:ssd_1
364. Parameter Settings for User Entity Instance: seven_display:ssd_2
365. Parameter Settings for User Entity Instance: seven_display:ssd_3
366. Parameter Settings for User Entity Instance: seven_display:ssd_4
367. Parameter Settings for User Entity Instance: seven_display:ssd_5
368. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0
369. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0
370. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
371. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
372. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
373. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
374. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
375. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
376. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
377. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
378. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
379. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
380. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
381. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
382. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
383. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
384. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
385. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
386. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
387. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
388. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
389. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
390. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
391. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
392. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
393. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
394. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
395. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
396. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
397. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
398. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
399. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
400. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
401. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
402. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0
403. altsyncram Parameter Settings by Entity Instance
404. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec"
405. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
406. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
407. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu"
408. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1"
409. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec"
410. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
411. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
412. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu"
413. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1"
414. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec"
415. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
416. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
417. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu"
418. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1"
419. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec"
420. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
421. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
422. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu"
423. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1"
424. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec"
425. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
426. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
427. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu"
428. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1"
429. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec"
430. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
431. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
432. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu"
433. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1"
434. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec"
435. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
436. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
437. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu"
438. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1"
439. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec"
440. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
441. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
442. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu"
443. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1"
444. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec"
445. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
446. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
447. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu"
448. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1"
449. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec"
450. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
451. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
452. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu"
453. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1"
454. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec"
455. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
456. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
457. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu"
458. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1"
459. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec"
460. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
461. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
462. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu"
463. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1"
464. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec"
465. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
466. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
467. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu"
468. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1"
469. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec"
470. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
471. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
472. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu"
473. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1"
474. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec"
475. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
476. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
477. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu"
478. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1"
479. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec"
480. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
481. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
482. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu"
483. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1"
484. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec"
485. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
486. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
487. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu"
488. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1"
489. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec"
490. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
491. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
492. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu"
493. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1"
494. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec"
495. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
496. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
497. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu"
498. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1"
499. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec"
500. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
501. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
502. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu"
503. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1"
504. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec"
505. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
506. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
507. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu"
508. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1"
509. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec"
510. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
511. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
512. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu"
513. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1"
514. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec"
515. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
516. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
517. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu"
518. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1"
519. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec"
520. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
521. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
522. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu"
523. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1"
524. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec"
525. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
526. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
527. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu"
528. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1"
529. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec"
530. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
531. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
532. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu"
533. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1"
534. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec"
535. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
536. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
537. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu"
538. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1"
539. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec"
540. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
541. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
542. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu"
543. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1"
544. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec"
545. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
546. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
547. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu"
548. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1"
549. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec"
550. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
551. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
552. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu"
553. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1"
554. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"
555. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
556. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
557. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"
558. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"
559. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"
560. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
561. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
562. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"
563. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"
564. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon"
565. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb"
566. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb"
567. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"
568. Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"
569. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo"
570. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo"
571. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"
572. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"
573. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"
574. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"
575. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"
576. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_psel_err_apb:error_apb"
577. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec"
578. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb"
579. Port Connectivity Checks: "vmicro16_soc:soc"
580. Post-Synthesis Netlist Statistics for Top Partition
581. Elapsed Time Per Partition
582. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 27 17:24:47 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; quartus                                     ;
; Top-level Entity Name           ; top_ms                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 13692                                       ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 188,416                                     ;
; Total DSP Blocks                ; 34                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_ms             ; quartus            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.97        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  32.2%      ;
;     Processor 3            ;  32.2%      ;
;     Processor 4            ;  32.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                  ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; ../../vmicro16_periph.v                        ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v                                           ;         ;
; ../../uart/uart.v                              ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/uart.v                                                 ;         ;
; ../../uart/uart_fifo.v                         ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/uart_fifo.v                                            ;         ;
; ../../uart/fifo.v                              ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v                                                 ;         ;
; ../../uart/apb_uart.v                          ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/apb_uart.v                                             ;         ;
; ../../vmicro16_soc_config.v                    ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc_config.v                                       ;         ;
; ../../vmicro16_soc.v                           ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v                                              ;         ;
; ../../vmicro16_isa.v                           ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_isa.v                                              ;         ;
; ../../vmicro16.v                               ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16.v                                                  ;         ;
; ../../top_ms.v                                 ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/top_ms.v                                                    ;         ;
; ../../formal.v                                 ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/formal.v                                                    ;         ;
; ../../clog2.v                                  ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/clog2.v                                                     ;         ;
; ../../apb_intercon.v                           ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v                                              ;         ;
; /projects/uni/vmicro16/sw/asm.s.hex            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /projects/uni/vmicro16/sw/asm.s.hex                                                           ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal171.inc                                 ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                         ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_lpd1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_lpd1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_bc078752.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_bc078752.hdl.mif ;         ;
; db/altsyncram_0bv1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_0bv1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_e2d72994.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_e2d72994.hdl.mif ;         ;
; db/altsyncram_a4v1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_a4v1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;         ;
; db/altsyncram_tev1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_tev1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 12913       ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 17252       ;
;     -- 7 input functions                    ; 608         ;
;     -- 6 input functions                    ; 6935        ;
;     -- 5 input functions                    ; 3322        ;
;     -- 4 input functions                    ; 1673        ;
;     -- <=3 input functions                  ; 4714        ;
;                                             ;             ;
; Dedicated logic registers                   ; 13692       ;
;                                             ;             ;
; I/O pins                                    ; 58          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 188416      ;
;                                             ;             ;
; Total DSP Blocks                            ; 34          ;
;                                             ;             ;
; Maximum fan-out node                        ; CLK50~input ;
; Maximum fan-out                             ; 14242       ;
; Total fan-out                               ; 137823      ;
; Average fan-out                             ; 4.36        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Entity Name          ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top_ms                                            ; 17252 (0)           ; 13692 (0)                 ; 188416            ; 34         ; 58   ; 0            ; |top_ms                                                                                                                                          ; top_ms               ; work         ;
;    |seven_display:ssd_0|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_0                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_1|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_1                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_2|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_2                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_3|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_3                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_4|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_4                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_5|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_5                                                                                                                      ; seven_display        ; work         ;
;    |vmicro16_soc:soc|                              ; 17210 (0)           ; 13692 (0)                 ; 188416            ; 34         ; 0    ; 0            ; |top_ms|vmicro16_soc:soc                                                                                                                         ; vmicro16_soc         ; work         ;
;       |apb_intercon_s:apb_instr_intercon|          ; 954 (954)           ; 6 (6)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon                                                                                       ; apb_intercon_s       ; work         ;
;       |apb_intercon_s:apb|                         ; 1414 (1379)         ; 6 (6)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb                                                                                                      ; apb_intercon_s       ; work         ;
;          |addr_dec:gen_pselx_dec.paddr_dec|        ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec                                                                     ; addr_dec             ; work         ;
;       |apb_uart_tx:uart0_apb|                      ; 156 (0)             ; 176 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb                                                                                                   ; apb_uart_tx          ; work         ;
;          |uart_fifo:uart_fifo|                     ; 156 (2)             ; 176 (3)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo                                                                               ; uart_fifo            ; work         ;
;             |fifo:tx_fifo|                         ; 58 (58)             ; 140 (140)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo                                                                  ; fifo                 ; work         ;
;             |uart:uart_inst|                       ; 96 (96)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst                                                                ; uart                 ; work         ;
;       |pow_reset:por_inst|                         ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|pow_reset:por_inst                                                                                                      ; pow_reset            ; work         ;
;       |timer_apb:timr0|                            ; 82 (82)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|timer_apb:timr0                                                                                                         ; timer_apb            ; work         ;
;       |vmicro16_bram_apb:instr_rom_apb|            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb                                                                                         ; vmicro16_bram_apb    ; work         ;
;          |vmicro16_bram:bram_apb|                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb                                                                  ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                                             ; altsyncram           ; work         ;
;                |altsyncram_lpd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_lpd1:auto_generated              ; altsyncram_lpd1      ; work         ;
;       |vmicro16_bram_ex_apb:bram_apb|              ; 21 (21)             ; 1 (1)                     ; 90112             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb                                                                                           ; vmicro16_bram_ex_apb ; work         ;
;          |vmicro16_bram:bram_apb|                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb                                                                    ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                                               ; altsyncram           ; work         ;
;                |altsyncram_tev1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated                ; altsyncram_tev1      ; work         ;
;          |vmicro16_bram:ram_exflags|               ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags                                                                 ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0                                            ; altsyncram           ; work         ;
;                |altsyncram_0bv1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_0bv1:auto_generated             ; altsyncram_0bv1      ; work         ;
;       |vmicro16_core:cores[0].c1|                  ; 453 (161)           ; 413 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 185 (185)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 22 (19)             ; 193 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[10].c1|                 ; 457 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[11].c1|                 ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[12].c1|                 ; 455 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[13].c1|                 ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[14].c1|                 ; 455 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[15].c1|                 ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[16].c1|                 ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[17].c1|                 ; 455 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[18].c1|                 ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[19].c1|                 ; 455 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[1].c1|                  ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 186 (186)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[20].c1|                 ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[21].c1|                 ; 455 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[22].c1|                 ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[23].c1|                 ; 455 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[24].c1|                 ; 455 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[25].c1|                 ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[26].c1|                 ; 455 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[27].c1|                 ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[28].c1|                 ; 455 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[29].c1|                 ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[2].c1|                  ; 453 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 185 (185)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[30].c1|                 ; 455 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[31].c1|                 ; 454 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[3].c1|                  ; 457 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[4].c1|                  ; 456 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[5].c1|                  ; 457 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[6].c1|                  ; 456 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[7].c1|                  ; 457 (160)           ; 415 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (19)             ; 195 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[8].c1|                  ; 456 (160)           ; 414 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 23 (19)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[9].c1|                  ; 455 (160)           ; 413 (92)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 188 (188)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 22 (19)             ; 193 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_gpio_apb:gpio0_apb|                ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_gpio_apb:gpio1_apb|                ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_gpio_apb:gpio2_apb|                ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_regs_apb:regs0_apb|                ; 18 (2)              ; 128 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb                                                                                             ; vmicro16_regs_apb    ; work         ;
;          |vmicro16_regs:regs_apb|                  ; 16 (16)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb                                                                      ; vmicro16_regs        ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_lpd1:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536 ; db/quartus.ram0_vmicro16_bram_bc078752.hdl.mif ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_0bv1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 6            ; 4096         ; 6            ; 24576 ; db/quartus.ram0_vmicro16_bram_e2d72994.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Two Independent 18x18           ; 32          ;
; Total number of DSP blocks      ; 34          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 34          ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state ;
+---------------------------+------------------+---------------------------+---------------------------------+
; Name                      ; tx_state.TX_IDLE ; tx_state.TX_DELAY_RESTART ; tx_state.TX_SENDING             ;
+---------------------------+------------------+---------------------------+---------------------------------+
; tx_state.TX_IDLE          ; 0                ; 0                         ; 0                               ;
; tx_state.TX_SENDING       ; 1                ; 0                         ; 1                               ;
; tx_state.TX_DELAY_RESTART ; 1                ; 1                         ; 0                               ;
+---------------------------+------------------+---------------------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state                                                                                                   ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; Name                        ; recv_state.RX_RECEIVED ; recv_state.RX_ERROR ; recv_state.RX_DELAY_RESTART ; recv_state.RX_CHECK_STOP ; recv_state.RX_READ_BITS ; recv_state.RX_CHECK_START ; recv_state.RX_IDLE ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; recv_state.RX_IDLE          ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 0                  ;
; recv_state.RX_CHECK_START   ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 1                         ; 1                  ;
; recv_state.RX_READ_BITS     ; 0                      ; 0                   ; 0                           ; 0                        ; 1                       ; 0                         ; 1                  ;
; recv_state.RX_CHECK_STOP    ; 0                      ; 0                   ; 0                           ; 1                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_DELAY_RESTART ; 0                      ; 0                   ; 1                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_ERROR         ; 0                      ; 1                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_RECEIVED      ; 1                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|w2_PADDR[16..22]                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|w2_PADDR[16..22]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|w2_PADDR[16..22]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|w2_PADDR[16..22]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|w2_PADDR[16..22]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|w2_PADDR[16..22]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|w2_PADDR[16..22]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|w2_PADDR[16..22]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|w2_PADDR[16..22]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|w2_PADDR[16..22]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|w2_PADDR[16..22]                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[17..20]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[18..20]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[18..20]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[16,17,19]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[16..18,20]                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[17,18,20]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[16,18,20]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[16,17,20]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[17,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[18,19]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[16..19]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[17..19]                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[16,18,19]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[18,19]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[17,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[16,17,19]                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[16,19]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[17,18,20]                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[16..18]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[17,18]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[16,18]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19,20]                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[16,17]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[18..20]                                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[19,20]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|w2_PSELx                                                            ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|w2_PSELx                                                             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PSELx                                       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6] ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6] ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,6..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,6..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]  ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6] ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6] ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]  ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,6..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[3]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,6..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_RECEIVED                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~5                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~6                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~7                                                           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state~4                                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~7                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~7                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~7                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~7                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~7                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~7                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~7                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~7                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~7                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~5                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~6                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~7                                                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state~4                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6                          ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~7                          ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~8                          ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0..5]                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[0..3]               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0..10]                 ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_READ_BITS               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_DELAY_RESTART           ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR                   ; Lost fanout                                                                                                   ;
; Total Number of Removed Registers = 947                                                                         ;                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                          ;
+----------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal ; Registers Removed due to This Register                                                                 ;
+----------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6 ; Lost Fanouts       ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[5],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[4],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[3],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[2],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[0],        ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[1],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[2],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[3],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[4],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[5],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE,          ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START,   ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP,    ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_DELAY_RESTART, ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR          ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~7 ; Lost Fanouts       ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_READ_BITS      ;
+----------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 13692 ;
; Number of registers using Synchronous Clear  ; 7646  ;
; Number of registers using Synchronous Load   ; 785   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 13091 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_out            ; 3       ;
; vmicro16_soc:soc|pow_reset:por_inst|hold[2]                                                 ; 4       ;
; vmicro16_soc:soc|pow_reset:por_inst|hold[1]                                                 ; 4       ;
; vmicro16_soc:soc|pow_reset:por_inst|hold[0]                                                 ; 4       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[0] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[2] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[3] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[5] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[6] ; 1       ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|cdelay                                       ; 2       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][3]              ; 1       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[0][5]              ; 3       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][0]              ; 1       ;
; Total number of inverted registers = 13                                                     ;         ;
+---------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                       ; Megafunction                                                                                   ; Type ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|mem_out[0..15]              ; vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|mem_rtl_0              ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_out[0..15]                ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_rtl_0                ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_out[0..5]              ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_rtl_0             ; RAM  ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb|gpio[1]                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr[3]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr_rdd[10]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr[15]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr_rdd[4]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr[8]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr_rdd[11]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr[12]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr_rdd[7]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr[1]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr_rdd[1]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr[12]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr_rdd[15]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr[14]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr_rdd[3]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr[5]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr_rdd[12]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr[0]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr_rdd[15]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr[15]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr_rdd[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr[15]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr_rdd[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr[0]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr_rdd[15]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr[1]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr_rdd[12]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr[8]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr_rdd[5]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr[0]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr_rdd[15]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr[6]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr_rdd[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr[8]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr_rdd[0]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr[7]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr_rdd[13]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr[1]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr_rdd[10]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr[15]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr_rdd[15]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr[12]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr_rdd[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr[10]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr_rdd[12]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr[0]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr_rdd[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr[14]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr_rdd[14]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr[14]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr_rdd[12]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr[8]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr_rdd[5]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr[10]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr_rdd[2]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr[6]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr_rdd[1]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr[5]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr_rdd[11]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr[6]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr_rdd[3]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr[15]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rdd[8]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr[0]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rdd[12]                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[0][8]                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][13]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[2][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[3][14]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[4][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[5][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[6][2]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[7][8]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[15][4]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[14][3]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[13][2]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[12][2]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[11][0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[10][7]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[9][1]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[8][7]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[7][1]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[6][0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[5][0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[4][0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[3][0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[2][0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[1][2]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[0][3]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|read_ptr[0]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb|gpio[7]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb|gpio[3]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[0][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[1][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[2][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[3][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[4][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[5][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[6][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|regs[7][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[0][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[1][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[2][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[3][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[4][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[5][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[6][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|regs[7][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[0][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[1][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[2][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[3][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[4][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[5][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[6][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|regs[7][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[0][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[1][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[2][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[3][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[4][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[5][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[6][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|regs[7][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[0][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[1][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[2][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[3][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[4][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[5][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[6][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|regs[7][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[0][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[1][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[2][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[3][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[4][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[5][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[6][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|regs[7][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[0][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[1][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[2][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[3][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[4][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[5][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[6][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|regs[7][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[0][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[1][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[2][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[3][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[4][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[5][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[6][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|regs[7][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[0][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[1][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[2][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[3][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[4][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[5][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[6][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|regs[7][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[0][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[1][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[2][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[3][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[4][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[5][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[6][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|regs[7][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[0][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[1][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[2][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[3][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[4][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[5][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[6][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|regs[7][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[0][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[1][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[2][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[3][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[4][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[5][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[6][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|regs[7][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[0][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[1][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[2][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[3][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[4][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[5][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[6][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|regs[7][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[0][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[1][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[2][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[3][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[4][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[5][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[6][10]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|regs[7][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[0][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[1][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[2][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[3][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[4][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[5][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[6][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|regs[7][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[0][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[1][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[2][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[3][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[4][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[5][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[6][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|regs[7][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[0][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[1][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[2][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[3][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[4][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[5][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[6][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|regs[7][2]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[0][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[1][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[2][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[3][13]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[4][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[5][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[6][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|regs[7][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[0][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[1][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[2][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[3][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[4][6]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[5][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[6][11]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|regs[7][12]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[0][9]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[1][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[2][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[3][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[4][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[5][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[6][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|regs[7][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[0][1]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[1][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[2][7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[3][14]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[4][8]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[5][3]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[6][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|regs[7][5]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[0][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[1][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[2][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[3][4]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[4][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[5][15]                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[6][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|regs[7][0]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[0][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[1][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[2][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[3][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[4][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[5][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[6][9]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|regs[7][9]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[0][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[1][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[2][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[3][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[4][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[5][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[6][8]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|regs[7][3]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[0][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[1][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[2][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[3][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[4][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[5][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[6][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|regs[7][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[0][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[1][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[2][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[3][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[4][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[5][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[6][12]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|regs[7][8]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[0][12]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[1][8]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[2][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[3][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[4][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[5][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[6][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|regs[7][11]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[0][6]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[1][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[2][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[3][14]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[4][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[5][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[6][13]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|regs[7][1]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[0][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[1][14]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[2][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[3][8]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[4][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[5][6]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[6][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|regs[7][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[0][11]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[1][1]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[2][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[3][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[4][14]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[5][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[6][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|regs[7][12]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[0][6]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[1][13]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[2][15]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[3][1]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[4][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[5][14]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[6][13]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[7][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[0][7]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[1][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[2][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[3][3]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[4][4]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[5][9]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[6][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[7][2]                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|write_ptr[2]           ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[0]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[5]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PWDATA[9]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PWDATA[12]                 ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[1]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[14]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[3]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PWRITE                     ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PWDATA[7]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[9]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[3]                    ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PWDATA[3]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PWDATA[5]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[8]                    ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[14]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PWDATA[12]                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PWDATA[3]                   ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[7]                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_pc[7]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr_rda[0]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_pc[15]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr_rda[8]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr_rda[0]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_pc[1]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr_rda[5]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_pc[11]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr_rda[1]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_pc[12]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr_rda[13]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr_rda[1]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_pc[0]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr_rda[7]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_pc[14]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr_rda[10]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr_rda[5]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_pc[3]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr_rda[6]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_pc[12]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr_rda[12]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr_rda[3]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_pc[7]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr_rda[6]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_pc[1]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr_rda[5]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_pc[14]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr_rda[7]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_pc[10]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr_rda[1]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_pc[0]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr_rda[5]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_pc[14]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr_rda[13]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr_rda[7]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_pc[1]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr_rda[0]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_pc[15]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr_rda[15]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr_rda[4]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_pc[10]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr_rda[13]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr_rda[3]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_pc[9]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr_rda[12]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr_rda[2]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_pc[15]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr_rda[9]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr_rda[6]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_pc[9]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr_rda[11]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr_rda[2]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_pc[13]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr_rda[14]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr_rda[1]                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_pc[12]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr_rda[14]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr_rda[5]                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_pc[9]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr_rda[11]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr_rda[7]                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_pc[6]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr_rda[15]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr_rda[7]                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_pc[15]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr_rda[9]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr_rda[7]                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_pc[3]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr_rda[9]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr_rda[6]                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_pc[6]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr_rda[14]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr_rda[1]                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_pc[10]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr_rda[9]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr_rda[1]                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_pc[13]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr_rda[11]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr_rda[5]                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_pc[7]                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[8]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[1]                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_pc[15]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[14]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[1]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|pow_reset:por_inst|hold[2]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][3]                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|Mux6                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|Mux3                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|Mux9                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|Mux4                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|Mux8                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|Mux4                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|Mux14                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|Mux14                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|Mux4                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|Mux3                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|Mux1                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|Mux6                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|Mux0                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|Mux12                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|Mux8                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|Mux6                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|Mux3                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|Mux7                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|Mux6                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|Mux4                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|Mux11                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|Mux5                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|Mux0                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|Mux14                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|Mux5                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|Mux7                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|Mux9                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|Mux13                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|Mux9                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|Mux4                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|Mux13                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_wd[10]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_wd[12]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_wd[1]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_wd[12]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_wd[10]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_wd[4]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_wd[8]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_wd[5]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_wd[1]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_wd[6]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_wd[13]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_wd[10]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_wd[8]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_wd[6]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_wd[5]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_wd[0]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_wd[3]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_wd[6]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_wd[5]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_wd[14]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_wd[2]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_wd[13]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_wd[14]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_wd[7]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_wd[9]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_wd[4]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_wd[15]                                       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_wd[6]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_wd[12]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_wd[0]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_wd[14]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_wd[1]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_wd[10]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_wd[4]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_wd[12]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_wd[5]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_wd[11]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_wd[0]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_wd[8]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_wd[7]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_wd[8]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_wd[6]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_wd[10]                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_wd[3]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[9]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[7]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[8]                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[3]                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux9                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux5                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux7                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux11                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux6                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux4                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux9                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux4                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux9                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux7                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux11                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux4                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux11                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux7                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux10                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux5                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux11                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux7                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux6                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux9                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux5                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux6                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux9                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux7                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux2                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux3                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux1                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux1                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux1                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux2                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux1                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux2                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux1                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux1                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux2                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux2                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux1                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|active[4]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|active[2]                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[7]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_bits_remaining[0] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|timer_apb:timr0|r_counter[3]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[5]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[3]      ;
; 20:1               ; 7 bits    ; 91 LEs        ; 77 LEs               ; 14 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_data[5]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[6]    ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 44 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux4                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|reg_wd[0]                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 32:1               ; 19 bits   ; 399 LEs       ; 399 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux36                                                      ;
; 9:1                ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec|seli[2]                   ;
; 16:1               ; 10 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 27:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux54                                                      ;
; 18:1               ; 12 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 18:1               ; 12 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 29:1               ; 3 bits    ; 57 LEs        ; 42 LEs               ; 15 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux46                                                      ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux55                                                      ;
; 21:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 21:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 25:1               ; 4 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux45                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_rs1[1]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_rs1[2]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_rs1[0]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_rs1[1]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_rs1[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_rs1[2]                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux2                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_rs1[2]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_rs1[0]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_rs1[1]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_rs1[2]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_rs1[1]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_rs1[2]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_rs1[0]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_rs1[0]                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[9]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[3] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[2]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[2]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector12           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector10           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_lpd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_0bv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_ms ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; GPIO_PINS      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|pow_reset:por_inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; INIT           ; 1     ; Signed Integer                                          ;
; N              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; BUS_WIDTH           ; 23    ; Signed Integer                                     ;
; DATA_WIDTH          ; 16    ; Signed Integer                                     ;
; MASTER_PORTS        ; 32    ; Signed Integer                                     ;
; SLAVE_PORTS         ; 9     ; Signed Integer                                     ;
; ARBITER_ROTATE_INC  ; 1     ; Signed Integer                                     ;
; ARBITER_ROTATE_NEXT ; 0     ; Signed Integer                                     ;
; ARBITER_HIGHBIT     ; 0     ; Signed Integer                                     ;
; HAS_PSELX_ADDR      ; 1     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                                                           ;
; SLAVE_PORTS    ; 9     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 23    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPIO0 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 23    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 16    ; Signed Integer                                                   ;
; NAME           ; GPIO1 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 23    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPI02 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                             ;
; CELL_DEPTH     ; 8     ; Signed Integer                                             ;
; DATA_WIDTH     ; 8     ; Signed Integer                                             ;
; ADDR_EXP       ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; ADDR_EXP       ; 4     ; Signed Integer                                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; CLOCK_DIVIDE     ; 109   ; Signed Integer                                                                              ;
; RX_IDLE          ; 0     ; Signed Integer                                                                              ;
; RX_CHECK_START   ; 1     ; Signed Integer                                                                              ;
; RX_READ_BITS     ; 2     ; Signed Integer                                                                              ;
; RX_CHECK_STOP    ; 3     ; Signed Integer                                                                              ;
; RX_DELAY_RESTART ; 4     ; Signed Integer                                                                              ;
; RX_ERROR         ; 5     ; Signed Integer                                                                              ;
; RX_RECEIVED      ; 6     ; Signed Integer                                                                              ;
; TX_IDLE          ; 0     ; Signed Integer                                                                              ;
; TX_SENDING       ; 1     ; Signed Integer                                                                              ;
; TX_DELAY_RESTART ; 2     ; Signed Integer                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                              ;
; ADDR_EXP       ; 4     ; Signed Integer                                                                              ;
; ADDR_DEPTH     ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                              ;
; ADDR_EXP       ; 4     ; Signed Integer                                                                              ;
; ADDR_DEPTH     ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0 ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; CLK_HZ         ; 50000000 ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb ;
+-------------------+-------+---------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                          ;
+-------------------+-------+---------------------------------------------------------------+
; BUS_WIDTH         ; 23    ; Signed Integer                                                ;
; DATA_WIDTH        ; 16    ; Signed Integer                                                ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                ;
; PARAM_DEFAULTS_R0 ; 32    ; Signed Integer                                                ;
; PARAM_DEFAULTS_R1 ; 9     ; Signed Integer                                                ;
+-------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; CELL_WIDTH        ; 16    ; Signed Integer                                                                       ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                                       ;
; CELL_SEL_BITS     ; 3     ; Signed Integer                                                                       ;
; CELL_DEFAULTS     ; 0     ; Signed Integer                                                                       ;
; DEBUG_NAME        ;       ; String                                                                               ;
; CORE_ID           ; 0     ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R0 ; 32    ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R1 ; 9     ; Signed Integer                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb ;
+----------------+------------------+---------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                    ;
+----------------+------------------+---------------------------------------------------------+
; BUS_WIDTH      ; 23               ; Signed Integer                                          ;
; MEM_WIDTH      ; 16               ; Signed Integer                                          ;
; MEM_DEPTH      ; 4096             ; Signed Integer                                          ;
; CORE_ID_BITS   ; 5                ; Signed Integer                                          ;
; SWEX_SUCCESS   ; 0000000000000000 ; Unsigned Binary                                         ;
; SWEX_FAIL      ; 0000000000000001 ; Unsigned Binary                                         ;
+----------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                     ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 6      ; Signed Integer                                                                           ;
; MEM_DEPTH         ; 4096   ; Signed Integer                                                                           ;
; CORE_ID           ; 0      ; Signed Integer                                                                           ;
; USE_INITS         ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R1 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R2 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R3 ; 0      ; Signed Integer                                                                           ;
; NAME              ; rexram ; String                                                                                   ;
+-------------------+--------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name    ; Value      ; Type                                                                              ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16         ; Signed Integer                                                                    ;
; MEM_DEPTH         ; 4096       ; Signed Integer                                                                    ;
; CORE_ID           ; 0          ; Signed Integer                                                                    ;
; USE_INITS         ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R0 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R1 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R2 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R3 ; 0          ; Signed Integer                                                                    ;
; NAME              ; BRAMexinst ; String                                                                            ;
+-------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb ;
+----------------+-------------+----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                           ;
+----------------+-------------+----------------------------------------------------------------+
; BUS_WIDTH      ; 23          ; Signed Integer                                                 ;
; MEM_WIDTH      ; 16          ; Signed Integer                                                 ;
; MEM_DEPTH      ; 4096        ; Signed Integer                                                 ;
; APB_PADDR      ; 0           ; Signed Integer                                                 ;
; USE_INITS      ; 1           ; Signed Integer                                                 ;
; NAME           ; INSTR_ROM_G ; String                                                         ;
; CORE_ID        ; 0           ; Signed Integer                                                 ;
+----------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb ;
+-------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name    ; Value       ; Type                                                                               ;
+-------------------+-------------+------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16          ; Signed Integer                                                                     ;
; MEM_DEPTH         ; 4096        ; Signed Integer                                                                     ;
; CORE_ID           ; -1          ; Signed Integer                                                                     ;
; USE_INITS         ; 1           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R0 ; 0           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R1 ; 0           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R2 ; 0           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R3 ; 0           ; Signed Integer                                                                     ;
; NAME              ; INSTR_ROM_G ; String                                                                             ;
+-------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon ;
+---------------------+-------+-------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                              ;
+---------------------+-------+-------------------------------------------------------------------+
; BUS_WIDTH           ; 23    ; Signed Integer                                                    ;
; DATA_WIDTH          ; 16    ; Signed Integer                                                    ;
; MASTER_PORTS        ; 32    ; Signed Integer                                                    ;
; SLAVE_PORTS         ; 1     ; Signed Integer                                                    ;
; ARBITER_ROTATE_INC  ; 1     ; Signed Integer                                                    ;
; ARBITER_ROTATE_NEXT ; 0     ; Signed Integer                                                    ;
; ARBITER_HIGHBIT     ; 0     ; Signed Integer                                                    ;
; HAS_PSELX_ADDR      ; 0     ; Signed Integer                                                    ;
+---------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 0     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 0     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 0                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 1     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 1     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 1      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 1                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 2     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 2     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 2      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 2                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 3     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 3     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 3      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 3                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 4     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 4     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 4      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 4                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 4     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 5     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 5     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 5      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 5                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 6     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 6     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 6      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 6                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 6     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 7     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 7     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 7      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 7                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 7     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 8     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 8     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 8      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 8                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 9     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 9     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 9      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 9                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 9     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 10    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 10    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 10     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 10               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 10    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 11    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 11    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 11     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 11               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 11    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 12    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 12    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 12     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 12               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 12    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 13    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 13    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 13     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 13               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 13    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 14    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 14    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 14     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 14               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 14    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 15    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 15    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 15     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 15               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 15    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 16    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 16    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 16     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 16               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 17    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 17    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 17     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 17               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 17    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 18    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 18    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 18     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 18               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 18    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 19    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 19    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 19     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 19               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 19    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 20    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 20    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 20     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 20               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 20    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 21    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 21    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 21     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 21               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 21    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 22    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 22    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 22     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 22               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 22    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 23    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 23    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 23     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 23               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 23    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 24    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 24    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 24     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 24               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 24    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 25    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 25    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 25     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 25               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 25    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 26    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 26    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 26     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 26               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 26    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 27    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 27    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 27     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 27               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 27    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 28    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 28    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 28     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 28               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 28    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 29    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 29    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 29     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 29               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 29    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 30    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 30    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 30     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 30               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 30    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 31    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 31    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 31     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 9      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 31               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 31    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                    ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                                                 ;
; WIDTH_A                            ; 16                                             ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                 ;
; WIDTH_B                            ; 1                                              ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                              ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                              ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                 ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_bc078752.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_lpd1                                ; Untyped                                                 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                     ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                  ;
; WIDTH_A                            ; 6                                              ; Untyped                                                  ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_B                            ; 6                                              ; Untyped                                                  ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_e2d72994.hdl.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_0bv1                                ; Untyped                                                  ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                  ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                               ;
; WIDTH_A                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WIDTH_B                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_tev1                                ; Untyped                                               ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                      ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 35                                                                                                        ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                 ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 6                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 6                                                                                                         ;
;     -- NUMWORDS_B                         ; 4096                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon"                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; M_PWRITE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; M_PWDATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb"                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_in ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (16 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb"                                                                                                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR         ; Input  ; Warning  ; Input port expression (23 bits) is wider than the input port (12 bits) it drives.  The 11 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; S_PWRITE        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; S_PWRITE[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; S_PWDATA        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; S_PWDATA[22..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; S_PRDATA        ; Output ; Warning  ; Output or bidir port (23 bits) is wider than the port expression (16 bits) it drives; bit(s) "S_PRDATA[22..16]" have no fanouts                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (3 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR  ; Input  ; Warning  ; Input port expression (23 bits) is wider than the input port (2 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clk_en   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; int_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; ENABLE ; Input ; Info     ; Stuck at VCC                                                            ;
; FLUSH  ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; ENABLE ; Input ; Info     ; Stuck at VCC                                                            ;
; FLUSH  ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; busy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rx_byte       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_fifo_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_fifo_pop   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (2 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rx_wire ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (1 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (1 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (1 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_psel_err_apb:error_apb" ;
+----------+--------+----------+-----------------------------------------------+
; Port     ; Type   ; Severity ; Details                                       ;
+----------+--------+----------+-----------------------------------------------+
; reset    ; Input  ; Info     ; Explicitly unconnected                        ;
; S_PADDR  ; Input  ; Info     ; Explicitly unconnected                        ;
; S_PWRITE ; Input  ; Info     ; Explicitly unconnected                        ;
; S_PWDATA ; Input  ; Info     ; Explicitly unconnected                        ;
; S_PRDATA ; Output ; Info     ; Explicitly unconnected                        ;
; err_i    ; Output ; Info     ; Explicitly unconnected                        ;
+----------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec"                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (16 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb"                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; M_PSELx[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc"                                                                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; gpio0 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "gpio0[7..4]" have no fanouts   ;
; dbug0 ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "dbug0[31..1]" have no fanouts ;
; halt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; dbug1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 13692                       ;
;     ENA               ; 5543                        ;
;     ENA SCLR          ; 6780                        ;
;     ENA SCLR SLD      ; 768                         ;
;     SCLR              ; 98                          ;
;     SLD               ; 17                          ;
;     plain             ; 486                         ;
; arriav_lcell_comb     ; 17259                       ;
;     arith             ; 2091                        ;
;         1 data inputs ; 555                         ;
;         2 data inputs ; 928                         ;
;         3 data inputs ; 384                         ;
;         4 data inputs ; 224                         ;
;     extend            ; 608                         ;
;         7 data inputs ; 608                         ;
;     normal            ; 14016                       ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 411                         ;
;         3 data inputs ; 1891                        ;
;         4 data inputs ; 1449                        ;
;         5 data inputs ; 3322                        ;
;         6 data inputs ; 6935                        ;
;     shared            ; 544                         ;
;         0 data inputs ; 32                          ;
;         2 data inputs ; 512                         ;
; arriav_mac            ; 34                          ;
; boundary_port         ; 58                          ;
; stratixv_ram_block    ; 550                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 6.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Aug 27 16:50:28 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected


