{"vcs1":{"timestamp_begin":1682291467.904279351, "rt":1.77, "ut":0.27, "st":0.21}}
{"vcselab":{"timestamp_begin":1682291469.748706139, "rt":1.41, "ut":0.32, "st":0.14}}
{"link":{"timestamp_begin":1682291471.411164453, "rt":1.53, "ut":0.11, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682291467.464695494}
{"VCS_COMP_START_TIME": 1682291467.464695494}
{"VCS_COMP_END_TIME": 1682292336.225201363}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338308}}
{"stitch_vcselab": {"peak_mem": 222432}}
