// Seed: 1460880036
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output wire id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    output wor id_6,
    output tri id_7,
    input wand id_8
);
  assign id_6 = 1;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    input uwire id_3,
    input logic id_4,
    input wire id_5,
    input supply0 id_6,
    output supply1 id_7,
    output uwire id_8
);
  reg id_10, id_11;
  module_0(
      id_0, id_6, id_0, id_6, id_6, id_8, id_7, id_7, id_2
  );
  always id_11 = #1 id_4;
endmodule
