import{_ as i}from"./plugin-vue_export-helper-c27b6911.js";import{r as n,o as c,c as a,d as e,e as t,a as o}from"./app-1ed3f6c2.js";const l={},s=e("h2",{id:"软件链接",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#软件链接","aria-hidden":"true"},"#"),t(),e("strong",null,"软件链接")],-1),p=e("h3",{id:"ieda相关",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#ieda相关","aria-hidden":"true"},"#"),t(),e("strong",null,"iEDA相关")],-1),h={href:"https://gitee.com/oscc-project/iEDA",target:"_blank",rel:"noopener noreferrer"},d={href:"https://gitee.com/oscc-project/iFlow",target:"_blank",rel:"noopener noreferrer"},_={href:"https://gitee.com/oscc-project/iMAP-FPGA",target:"_blank",rel:"noopener noreferrer"},f={href:"https://gitee.com/oscc-project/parser",target:"_blank",rel:"noopener noreferrer"},u=e("h3",{id:"aieda相关",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#aieda相关","aria-hidden":"true"},"#"),t(),e("strong",null,"AiEDA相关")],-1),m={href:"https://gitee.com/ieda-iai/ai-platform",target:"_blank",rel:"noopener noreferrer"},g={href:"https://gitee.com/oscc-project/i-bm",target:"_blank",rel:"noopener noreferrer"},A={href:"https://gitee.com/oscc-project/delay-prediction",target:"_blank",rel:"noopener noreferrer"},D={href:"https://gitee.com/oscc-project/delay-calibration",target:"_blank",rel:"noopener noreferrer"},b={href:"https://gitee.com/oscc-project/pct-cap",target:"_blank",rel:"noopener noreferrer"},E=e("h2",{id:"软件著作",tabindex:"-1"},[e("a",{class:"header-anchor",href:"#软件著作","aria-hidden":"true"},"#"),t(),e("strong",null,"软件著作")],-1);function j(k,P){const r=n("ExternalLinkIcon");return c(),a("div",null,[s,p,e("ul",null,[e("li",null,[e("p",null,[t("iEDA（"),e("a",h,[t("https://gitee.com/oscc-project/iEDA"),o(r)]),t("）：28nm工艺RTL-GDS II数字芯片设计平台，打造高质量开源EDA基础设施和工具平台，支持EDA学术研究、人才培养、关键技术孵化。包含：iLS，iMAP，iNO，iFP，iPDN，iPL，iCTS，iTO，iRT，iDR，iSTA，iPA，iDRC等工具，以及analysis, database, evaluation, interface,operation, solver, utility等基础底座")])]),e("li",null,[e("p",null,[t("iFlow（"),e("a",d,[t("https://gitee.com/oscc-project/iFlow"),o(r)]),t("）：自动化芯片后端设计流程，支持130/110/55/28nm工艺，从RTL-GDS II自动化后端设计全流程")])]),e("li",null,[e("p",null,[t("iMAP（"),e("a",_,[t("https://gitee.com/oscc-project/iMAP"),o(r)]),t("）：FPGA工艺映射工具，支持AIG到Netlist的生成")])]),e("li",null,[e("p",null,[t("iParsers（"),e("a",f,[t("https://gitee.com/oscc-project/parser"),o(r)]),t("）：EDA标准格式所需要的parser，包括verilog, liberty, sdc, spef, sdf, vcd")])])]),u,e("ul",null,[e("li",null,[e("p",null,[t("AiEDA（"),e("a",m,[t("https://gitee.com/ieda-iai/ai-platform"),o(r)]),t("）：智能化EDA框架和工具包，支持多种AI+EDA任务的框架模型，支持灵活调用iEDA工具或者主流商业EDA工具，用于研究和训练AI+EDA模型")])]),e("li",null,[e("p",null,[t("iBM（"),e("a",g,[t("https://gitee.com/oscc-project/i-bm"),o(r)]),t("）：构建EDA标签数据集")])]),e("li",null,[e("p",null,[t("AiDelay（"),e("a",A,[t("https://gitee.com/oscc-project/delay-prediction"),o(r)]),t("）：基于线长拟合时延模型")])]),e("li",null,[e("p",null,[t("AiSTA（"),e("a",D,[t("https://gitee.com/oscc-project/delay-calibration"),o(r)]),t("）：Res-Unet时序学习模型")])]),e("li",null,[e("p",null,[t("AiCap（"),e("a",b,[t("https://gitee.com/oscc-project/pct-cap"),o(r)]),t("）：点云表示的3D电容提取网络模型")])])]),E])}const y=i(l,[["render",j],["__file","softwares.html.vue"]]);export{y as default};
