Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 28 19:09:37 2024
| Host         : user running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file looongson_remote_top_timing_summary_routed.rpt -pb looongson_remote_top_timing_summary_routed.pb -rpx looongson_remote_top_timing_summary_routed.rpx -warn_on_violation
| Design       : looongson_remote_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                                   49          
TIMING-18  Warning   Missing input or output delay                           65          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.846     -254.248                    560                 9937        0.023        0.000                      0                 9937        4.500        0.000                       0                  2687  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_11M0592          {0.000 45.211}     90.422          11.059          
clk_50M              {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll   {0.000 10.000}     20.000          50.000          
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                7.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                    17.845        0.000                       0                     3  
  cpu_clk_clk_pll         -1.846     -254.248                    560                 9773        0.023        0.000                      0                 9773        8.750        0.000                       0                  2582  
  timer_clk_clk_pll        5.974        0.000                      0                   66        0.123        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          7.065        0.000                      0                   33        0.176        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll        2.880        0.000                      0                   65        0.179        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            cpu_clk_clk_pll                     
(none)                              cpu_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  soc_lite/pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :          560  Failing Endpoints,  Worst Slack       -1.846ns,  Total Violation     -254.248ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.158ns  (logic 5.246ns (24.795%)  route 15.912ns (75.205%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 18.025 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -2.354    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.100 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.754     1.854    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_3[7]
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.978    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3_n_0
    SLICE_X24Y69         MUXF7 (Prop_muxf7_I0_O)      0.238     2.216 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X24Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     2.320 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.858     3.178    soc_lite/bridge_1x2/douta[23]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.316     3.494 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_6/O
                         net (fo=1, routed)           0.777     4.271    soc_lite/bridge_1x2/cpu_data_rdata[23]
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_4/O
                         net (fo=2, routed)           0.504     4.899    soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.023 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[31]_i_3/O
                         net (fo=42, routed)          1.047     6.069    soc_lite/cpu/my_memReg/ms_mem_result10_out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[17]_i_2_comp/O
                         net (fo=1, routed)           0.690     6.884    soc_lite/cpu/my_idReg/u_regfile/ms_rf_zip[16]_repN_alias
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp/O
                         net (fo=8, routed)           1.163     8.171    soc_lite/cpu/my_idReg/u_regfile/rj_value[17]
    SLICE_X45Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.295 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71/O
                         net (fo=1, routed)           0.000     8.295    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.827 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.827    soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.822     9.763    soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.124     9.887 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13/O
                         net (fo=2, routed)           0.806    10.693    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.817 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3/O
                         net (fo=32, routed)          0.806    11.623    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.747 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[19]_i_2/O
                         net (fo=1, routed)           0.701    12.447    soc_lite/cpu/u_csr/fs_pc_reg[19]
    SLICE_X55Y91         LUT3 (Prop_lut3_I2_O)        0.124    12.571 f  soc_lite/cpu/u_csr/fs_pc[19]_i_1/O
                         net (fo=16, routed)          1.593    14.164    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra[17]
    SLICE_X73Y113        LUT3 (Prop_lut3_I2_O)        0.124    14.288 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=11, routed)          0.701    14.989    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y113        LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28/O
                         net (fo=4, routed)           3.690    18.803    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X7Y40         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.854    18.025    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X7Y40         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    17.512    
                         clock uncertainty           -0.111    17.401    
    RAMB36_X7Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.958    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.958    
                         arrival time                         -18.803    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.753ns  (required time - arrival time)
  Source:                 soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.866ns  (logic 5.246ns (25.142%)  route 15.620ns (74.858%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.174ns = ( 17.826 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -2.354    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.100 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.754     1.854    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_3[7]
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.978    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3_n_0
    SLICE_X24Y69         MUXF7 (Prop_muxf7_I0_O)      0.238     2.216 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X24Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     2.320 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.858     3.178    soc_lite/bridge_1x2/douta[23]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.316     3.494 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_6/O
                         net (fo=1, routed)           0.777     4.271    soc_lite/bridge_1x2/cpu_data_rdata[23]
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_4/O
                         net (fo=2, routed)           0.504     4.899    soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.023 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[31]_i_3/O
                         net (fo=42, routed)          1.047     6.069    soc_lite/cpu/my_memReg/ms_mem_result10_out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[17]_i_2_comp/O
                         net (fo=1, routed)           0.690     6.884    soc_lite/cpu/my_idReg/u_regfile/ms_rf_zip[16]_repN_alias
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp/O
                         net (fo=8, routed)           1.163     8.171    soc_lite/cpu/my_idReg/u_regfile/rj_value[17]
    SLICE_X45Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.295 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71/O
                         net (fo=1, routed)           0.000     8.295    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.827 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.827    soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.822     9.763    soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.124     9.887 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13/O
                         net (fo=2, routed)           0.806    10.693    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.817 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3/O
                         net (fo=32, routed)          0.806    11.623    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.747 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[19]_i_2/O
                         net (fo=1, routed)           0.701    12.447    soc_lite/cpu/u_csr/fs_pc_reg[19]
    SLICE_X55Y91         LUT3 (Prop_lut3_I2_O)        0.124    12.571 f  soc_lite/cpu/u_csr/fs_pc[19]_i_1/O
                         net (fo=16, routed)          1.473    14.044    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra[17]
    SLICE_X69Y114        LUT2 (Prop_lut2_I1_O)        0.124    14.168 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_comp/O
                         net (fo=1, routed)           0.764    14.932    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y119        LUT6 (Prop_lut6_I4_O)        0.124    15.056 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[193].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38_comp/O
                         net (fo=4, routed)           3.455    18.512    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X8Y35         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.654    17.826    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clka
    RAMB36_X8Y35         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    17.312    
                         clock uncertainty           -0.111    17.201    
    RAMB36_X8Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.758    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.758    
                         arrival time                         -18.512    
  -------------------------------------------------------------------
                         slack                                 -1.753    

Slack (VIOLATED) :        -1.719ns  (required time - arrival time)
  Source:                 soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.042ns  (logic 5.246ns (24.931%)  route 15.796ns (75.068%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -2.354    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.100 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.754     1.854    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_3[7]
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.978    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3_n_0
    SLICE_X24Y69         MUXF7 (Prop_muxf7_I0_O)      0.238     2.216 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X24Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     2.320 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.858     3.178    soc_lite/bridge_1x2/douta[23]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.316     3.494 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_6/O
                         net (fo=1, routed)           0.777     4.271    soc_lite/bridge_1x2/cpu_data_rdata[23]
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_4/O
                         net (fo=2, routed)           0.504     4.899    soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.023 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[31]_i_3/O
                         net (fo=42, routed)          1.047     6.069    soc_lite/cpu/my_memReg/ms_mem_result10_out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[17]_i_2_comp/O
                         net (fo=1, routed)           0.690     6.884    soc_lite/cpu/my_idReg/u_regfile/ms_rf_zip[16]_repN_alias
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp/O
                         net (fo=8, routed)           1.163     8.171    soc_lite/cpu/my_idReg/u_regfile/rj_value[17]
    SLICE_X45Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.295 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71/O
                         net (fo=1, routed)           0.000     8.295    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.827 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.827    soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.822     9.763    soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.124     9.887 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13/O
                         net (fo=2, routed)           0.806    10.693    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.817 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3/O
                         net (fo=32, routed)          0.806    11.623    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.747 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[19]_i_2/O
                         net (fo=1, routed)           0.701    12.447    soc_lite/cpu/u_csr/fs_pc_reg[19]
    SLICE_X55Y91         LUT3 (Prop_lut3_I2_O)        0.124    12.571 f  soc_lite/cpu/u_csr/fs_pc[19]_i_1/O
                         net (fo=16, routed)          1.593    14.164    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra[17]
    SLICE_X73Y113        LUT3 (Prop_lut3_I2_O)        0.124    14.288 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=11, routed)          0.701    14.989    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X73Y113        LUT5 (Prop_lut5_I4_O)        0.124    15.113 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28/O
                         net (fo=4, routed)           3.574    18.688    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X1Y41         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.865    18.036    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/clka
    RAMB36_X1Y41         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    17.523    
                         clock uncertainty           -0.111    17.412    
    RAMB36_X1Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.969    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.969    
                         arrival time                         -18.688    
  -------------------------------------------------------------------
                         slack                                 -1.719    

Slack (VIOLATED) :        -1.666ns  (required time - arrival time)
  Source:                 soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.886ns  (logic 5.246ns (25.117%)  route 15.640ns (74.883%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -2.354    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.100 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.754     1.854    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_3[7]
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.978    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3_n_0
    SLICE_X24Y69         MUXF7 (Prop_muxf7_I0_O)      0.238     2.216 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X24Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     2.320 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.858     3.178    soc_lite/bridge_1x2/douta[23]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.316     3.494 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_6/O
                         net (fo=1, routed)           0.777     4.271    soc_lite/bridge_1x2/cpu_data_rdata[23]
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_4/O
                         net (fo=2, routed)           0.504     4.899    soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.023 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[31]_i_3/O
                         net (fo=42, routed)          1.047     6.069    soc_lite/cpu/my_memReg/ms_mem_result10_out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[17]_i_2_comp/O
                         net (fo=1, routed)           0.690     6.884    soc_lite/cpu/my_idReg/u_regfile/ms_rf_zip[16]_repN_alias
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp/O
                         net (fo=8, routed)           1.163     8.171    soc_lite/cpu/my_idReg/u_regfile/rj_value[17]
    SLICE_X45Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.295 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71/O
                         net (fo=1, routed)           0.000     8.295    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.827 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.827    soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.822     9.763    soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.124     9.887 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13/O
                         net (fo=2, routed)           0.806    10.693    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.817 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3/O
                         net (fo=32, routed)          0.806    11.623    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.747 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[19]_i_2/O
                         net (fo=1, routed)           0.701    12.447    soc_lite/cpu/u_csr/fs_pc_reg[19]
    SLICE_X55Y91         LUT3 (Prop_lut3_I2_O)        0.124    12.571 f  soc_lite/cpu/u_csr/fs_pc[19]_i_1/O
                         net (fo=16, routed)          1.127    13.698    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra[17]
    SLICE_X61Y103        LUT3 (Prop_lut3_I2_O)        0.124    13.822 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_replica/O
                         net (fo=5, routed)           1.154    14.977    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_init.ram/addra_12_sn_1_repN_alias
    SLICE_X63Y127        LUT5 (Prop_lut5_I4_O)        0.124    15.101 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[197].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42/O
                         net (fo=4, routed)           3.432    18.532    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/ramloop[5].ram.ram_ena
    RAMB36_X2Y47         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.762    17.933    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/clka
    RAMB36_X2Y47         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    17.420    
                         clock uncertainty           -0.111    17.309    
    RAMB36_X2Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.866    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.866    
                         arrival time                         -18.532    
  -------------------------------------------------------------------
                         slack                                 -1.666    

Slack (VIOLATED) :        -1.641ns  (required time - arrival time)
  Source:                 soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.852ns  (logic 5.246ns (25.158%)  route 15.606ns (74.842%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -2.354    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.100 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.754     1.854    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_3[7]
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.978    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3_n_0
    SLICE_X24Y69         MUXF7 (Prop_muxf7_I0_O)      0.238     2.216 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X24Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     2.320 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.858     3.178    soc_lite/bridge_1x2/douta[23]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.316     3.494 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_6/O
                         net (fo=1, routed)           0.777     4.271    soc_lite/bridge_1x2/cpu_data_rdata[23]
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_4/O
                         net (fo=2, routed)           0.504     4.899    soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.023 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[31]_i_3/O
                         net (fo=42, routed)          1.047     6.069    soc_lite/cpu/my_memReg/ms_mem_result10_out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[17]_i_2_comp/O
                         net (fo=1, routed)           0.690     6.884    soc_lite/cpu/my_idReg/u_regfile/ms_rf_zip[16]_repN_alias
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp/O
                         net (fo=8, routed)           1.163     8.171    soc_lite/cpu/my_idReg/u_regfile/rj_value[17]
    SLICE_X45Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.295 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71/O
                         net (fo=1, routed)           0.000     8.295    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.827 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.827    soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.822     9.763    soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.124     9.887 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13/O
                         net (fo=2, routed)           0.806    10.693    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.817 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3/O
                         net (fo=32, routed)          0.806    11.623    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.747 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[19]_i_2/O
                         net (fo=1, routed)           0.701    12.447    soc_lite/cpu/u_csr/fs_pc_reg[19]
    SLICE_X55Y91         LUT3 (Prop_lut3_I2_O)        0.124    12.571 f  soc_lite/cpu/u_csr/fs_pc[19]_i_1/O
                         net (fo=16, routed)          1.127    13.698    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra[17]
    SLICE_X61Y103        LUT3 (Prop_lut3_I2_O)        0.124    13.822 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_replica/O
                         net (fo=5, routed)           1.278    15.100    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/addra_12_sn_1_repN_alias
    SLICE_X63Y125        LUT5 (Prop_lut5_I4_O)        0.124    15.224 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40/O
                         net (fo=4, routed)           3.274    18.498    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/ramloop[7].ram.ram_ena
    RAMB36_X2Y45         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.753    17.924    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/clka
    RAMB36_X2Y45         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    17.411    
                         clock uncertainty           -0.111    17.300    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.857    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[199].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                         -18.498    
  -------------------------------------------------------------------
                         slack                                 -1.641    

Slack (VIOLATED) :        -1.557ns  (required time - arrival time)
  Source:                 soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.677ns  (logic 5.122ns (24.771%)  route 15.555ns (75.229%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.166ns = ( 17.834 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -2.354    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.100 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.754     1.854    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_3[7]
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.978    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3_n_0
    SLICE_X24Y69         MUXF7 (Prop_muxf7_I0_O)      0.238     2.216 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X24Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     2.320 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.858     3.178    soc_lite/bridge_1x2/douta[23]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.316     3.494 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_6/O
                         net (fo=1, routed)           0.777     4.271    soc_lite/bridge_1x2/cpu_data_rdata[23]
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_4/O
                         net (fo=2, routed)           0.504     4.899    soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.023 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[31]_i_3/O
                         net (fo=42, routed)          1.047     6.069    soc_lite/cpu/my_memReg/ms_mem_result10_out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[17]_i_2_comp/O
                         net (fo=1, routed)           0.690     6.884    soc_lite/cpu/my_idReg/u_regfile/ms_rf_zip[16]_repN_alias
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp/O
                         net (fo=8, routed)           1.163     8.171    soc_lite/cpu/my_idReg/u_regfile/rj_value[17]
    SLICE_X45Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.295 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71/O
                         net (fo=1, routed)           0.000     8.295    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.827 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.827    soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.822     9.763    soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.124     9.887 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13/O
                         net (fo=2, routed)           0.806    10.693    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.817 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3/O
                         net (fo=32, routed)          0.796    11.613    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0
    SLICE_X51Y78         LUT5 (Prop_lut5_I3_O)        0.124    11.737 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[17]_i_2/O
                         net (fo=1, routed)           0.694    12.431    soc_lite/cpu/u_csr/fs_pc_reg[17]
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.124    12.555 f  soc_lite/cpu/u_csr/fs_pc[17]_i_1/O
                         net (fo=66, routed)          2.160    14.715    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra[15]
    SLICE_X71Y114        LUT5 (Prop_lut5_I2_O)        0.124    14.839 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30/O
                         net (fo=4, routed)           3.484    18.323    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/ramloop[0].ram.ram_ena
    RAMB36_X7Y38         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.662    17.834    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/clka
    RAMB36_X7Y38         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    17.320    
                         clock uncertainty           -0.111    17.209    
    RAMB36_X7Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.766    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.766    
                         arrival time                         -18.323    
  -------------------------------------------------------------------
                         slack                                 -1.557    

Slack (VIOLATED) :        -1.540ns  (required time - arrival time)
  Source:                 soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.649ns  (logic 5.246ns (25.405%)  route 15.403ns (74.595%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.177ns = ( 17.823 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -2.354    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.100 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.754     1.854    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_3[7]
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.978    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3_n_0
    SLICE_X24Y69         MUXF7 (Prop_muxf7_I0_O)      0.238     2.216 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X24Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     2.320 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.858     3.178    soc_lite/bridge_1x2/douta[23]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.316     3.494 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_6/O
                         net (fo=1, routed)           0.777     4.271    soc_lite/bridge_1x2/cpu_data_rdata[23]
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_4/O
                         net (fo=2, routed)           0.504     4.899    soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.023 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[31]_i_3/O
                         net (fo=42, routed)          1.047     6.069    soc_lite/cpu/my_memReg/ms_mem_result10_out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[17]_i_2_comp/O
                         net (fo=1, routed)           0.690     6.884    soc_lite/cpu/my_idReg/u_regfile/ms_rf_zip[16]_repN_alias
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp/O
                         net (fo=8, routed)           1.163     8.171    soc_lite/cpu/my_idReg/u_regfile/rj_value[17]
    SLICE_X45Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.295 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71/O
                         net (fo=1, routed)           0.000     8.295    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.827 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.827    soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.822     9.763    soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.124     9.887 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13/O
                         net (fo=2, routed)           0.806    10.693    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.817 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3/O
                         net (fo=32, routed)          0.806    11.623    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.747 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[19]_i_2/O
                         net (fo=1, routed)           0.701    12.447    soc_lite/cpu/u_csr/fs_pc_reg[19]
    SLICE_X55Y91         LUT3 (Prop_lut3_I2_O)        0.124    12.571 f  soc_lite/cpu/u_csr/fs_pc[19]_i_1/O
                         net (fo=16, routed)          1.593    14.164    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra[17]
    SLICE_X73Y113        LUT3 (Prop_lut3_I2_O)        0.124    14.288 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=11, routed)          0.629    14.917    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[212].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X77Y118        LUT5 (Prop_lut5_I4_O)        0.124    15.041 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[212].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20/O
                         net (fo=4, routed)           3.254    18.295    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/ramloop[20].ram.ram_ena
    RAMB36_X8Y34         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.651    17.823    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/clka
    RAMB36_X8Y34         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    17.309    
                         clock uncertainty           -0.111    17.198    
    RAMB36_X8Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.755    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.755    
                         arrival time                         -18.295    
  -------------------------------------------------------------------
                         slack                                 -1.540    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.584ns  (logic 5.246ns (25.486%)  route 15.338ns (74.514%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 17.828 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -2.354    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.100 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.754     1.854    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_3[7]
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.978    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3_n_0
    SLICE_X24Y69         MUXF7 (Prop_muxf7_I0_O)      0.238     2.216 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X24Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     2.320 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.858     3.178    soc_lite/bridge_1x2/douta[23]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.316     3.494 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_6/O
                         net (fo=1, routed)           0.777     4.271    soc_lite/bridge_1x2/cpu_data_rdata[23]
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_4/O
                         net (fo=2, routed)           0.504     4.899    soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.023 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[31]_i_3/O
                         net (fo=42, routed)          1.047     6.069    soc_lite/cpu/my_memReg/ms_mem_result10_out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[17]_i_2_comp/O
                         net (fo=1, routed)           0.690     6.884    soc_lite/cpu/my_idReg/u_regfile/ms_rf_zip[16]_repN_alias
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp/O
                         net (fo=8, routed)           1.163     8.171    soc_lite/cpu/my_idReg/u_regfile/rj_value[17]
    SLICE_X45Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.295 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71/O
                         net (fo=1, routed)           0.000     8.295    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.827 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.827    soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.822     9.763    soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.124     9.887 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13/O
                         net (fo=2, routed)           0.806    10.693    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.817 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3/O
                         net (fo=32, routed)          0.806    11.623    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.747 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[19]_i_2/O
                         net (fo=1, routed)           0.701    12.447    soc_lite/cpu/u_csr/fs_pc_reg[19]
    SLICE_X55Y91         LUT3 (Prop_lut3_I2_O)        0.124    12.571 f  soc_lite/cpu/u_csr/fs_pc[19]_i_1/O
                         net (fo=16, routed)          1.176    13.747    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra[17]
    SLICE_X65Y102        LUT3 (Prop_lut3_I2_O)        0.124    13.871 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_replica_1/O
                         net (fo=1, routed)           1.449    15.320    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_init.ram/addra_12_sn_1_repN_2_alias
    SLICE_X83Y126        LUT5 (Prop_lut5_I4_O)        0.124    15.444 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19/O
                         net (fo=4, routed)           2.786    18.229    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/ramloop[22].ram.ram_ena
    RAMB36_X8Y33         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.656    17.828    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/clka
    RAMB36_X8Y33         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    17.314    
                         clock uncertainty           -0.111    17.203    
    RAMB36_X8Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.760    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.760    
                         arrival time                         -18.229    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.463ns  (required time - arrival time)
  Source:                 soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.576ns  (logic 5.122ns (24.893%)  route 15.454ns (75.107%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 17.827 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -2.354    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.100 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.754     1.854    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_3[7]
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.978    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3_n_0
    SLICE_X24Y69         MUXF7 (Prop_muxf7_I0_O)      0.238     2.216 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X24Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     2.320 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.858     3.178    soc_lite/bridge_1x2/douta[23]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.316     3.494 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_6/O
                         net (fo=1, routed)           0.777     4.271    soc_lite/bridge_1x2/cpu_data_rdata[23]
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_4/O
                         net (fo=2, routed)           0.504     4.899    soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.023 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[31]_i_3/O
                         net (fo=42, routed)          1.047     6.069    soc_lite/cpu/my_memReg/ms_mem_result10_out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[17]_i_2_comp/O
                         net (fo=1, routed)           0.690     6.884    soc_lite/cpu/my_idReg/u_regfile/ms_rf_zip[16]_repN_alias
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp/O
                         net (fo=8, routed)           1.163     8.171    soc_lite/cpu/my_idReg/u_regfile/rj_value[17]
    SLICE_X45Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.295 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71/O
                         net (fo=1, routed)           0.000     8.295    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.827 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.827    soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.822     9.763    soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.124     9.887 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13/O
                         net (fo=2, routed)           0.806    10.693    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.817 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3/O
                         net (fo=32, routed)          0.947    11.764    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I3_O)        0.124    11.888 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[18]_i_2/O
                         net (fo=1, routed)           1.000    12.888    soc_lite/cpu/u_csr/fs_pc_reg[18]
    SLICE_X61Y104        LUT3 (Prop_lut3_I2_O)        0.124    13.012 r  soc_lite/cpu/u_csr/fs_pc[18]_i_1/O
                         net (fo=66, routed)          1.756    14.767    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[216].ram.r/prim_init.ram/addra[15]
    SLICE_X72Y114        LUT5 (Prop_lut5_I3_O)        0.124    14.891 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[216].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=4, routed)           3.331    18.222    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/ramloop[24].ram.ram_ena
    RAMB36_X7Y36         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.655    17.827    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X7Y36         RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.514    17.313    
                         clock uncertainty           -0.111    17.202    
    RAMB36_X7Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.759    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.759    
                         arrival time                         -18.222    
  -------------------------------------------------------------------
                         slack                                 -1.463    

Slack (VIOLATED) :        -1.456ns  (required time - arrival time)
  Source:                 soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[231].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        20.955ns  (logic 5.246ns (25.035%)  route 15.709ns (74.965%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 18.197 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -2.354    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.100 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.754     1.854    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_3[7]
    SLICE_X24Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.978 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     1.978    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_3_n_0
    SLICE_X24Y69         MUXF7 (Prop_muxf7_I0_O)      0.238     2.216 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.216    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X24Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     2.320 r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=2, routed)           0.858     3.178    soc_lite/bridge_1x2/douta[23]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.316     3.494 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_6/O
                         net (fo=1, routed)           0.777     4.271    soc_lite/bridge_1x2/cpu_data_rdata[23]
    SLICE_X34Y54         LUT6 (Prop_lut6_I0_O)        0.124     4.395 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[7]_i_4/O
                         net (fo=2, routed)           0.504     4.899    soc_lite/bridge_1x2/ms_rf_result_tmp_reg[1]_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.124     5.023 r  soc_lite/bridge_1x2/ws_rf_wdata_tmp[31]_i_3/O
                         net (fo=42, routed)          1.047     6.069    soc_lite/cpu/my_memReg/ms_mem_result10_out[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  soc_lite/cpu/my_memReg/ws_rf_wdata_tmp[17]_i_2_comp/O
                         net (fo=1, routed)           0.690     6.884    soc_lite/cpu/my_idReg/u_regfile/ms_rf_zip[16]_repN_alias
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  soc_lite/cpu/my_idReg/u_regfile/es_csr_zip[50]_i_2_comp/O
                         net (fo=8, routed)           1.163     8.171    soc_lite/cpu/my_idReg/u_regfile/rj_value[17]
    SLICE_X45Y61         LUT4 (Prop_lut4_I2_O)        0.124     8.295 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71/O
                         net (fo=1, routed)           0.000     8.295    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_71_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.827 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.827    soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_40_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.822     9.763    soc_lite/cpu/my_idReg/u_regfile/rj_ge_rd_u
    SLICE_X46Y67         LUT5 (Prop_lut5_I0_O)        0.124     9.887 f  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13/O
                         net (fo=2, routed)           0.806    10.693    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_13_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.124    10.817 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3/O
                         net (fo=32, routed)          0.575    11.392    soc_lite/cpu/my_idReg/u_regfile/fs_pc[5]_i_3_n_0
    SLICE_X55Y72         LUT5 (Prop_lut5_I3_O)        0.124    11.516 r  soc_lite/cpu/my_idReg/u_regfile/fs_pc[14]_i_2/O
                         net (fo=1, routed)           0.999    12.515    soc_lite/cpu/u_csr/fs_pc_reg[14]
    SLICE_X60Y96         LUT3 (Prop_lut3_I2_O)        0.124    12.639 r  soc_lite/cpu/u_csr/fs_pc[14]_i_1/O
                         net (fo=19, routed)          0.719    13.359    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra[12]
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.483 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=7, routed)           1.337    14.820    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[231].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.124    14.944 r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[231].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39/O
                         net (fo=4, routed)           3.657    18.601    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[231].ram.r/prim_init.ram/ramloop[39].ram.ram_ena
    RAMB36_X7Y0          RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[231].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        2.025    18.197    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[231].ram.r/prim_init.ram/clka
    RAMB36_X7Y0          RAMB36E1                                     r  soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[231].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498    17.698    
                         clock uncertainty           -0.111    17.588    
    RAMB36_X7Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.145    soc_lite/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[231].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -18.601    
  -------------------------------------------------------------------
                         slack                                 -1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/cr0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.231ns (50.644%)  route 0.225ns (49.356%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.691    -0.571    soc_lite/u_confreg/cpu_clk
    SLICE_X26Y50         FDRE                                         r  soc_lite/u_confreg/cr0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  soc_lite/u_confreg/cr0_reg[18]/Q
                         net (fo=1, routed)           0.086    -0.345    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg_reg[31]_7[14]
    SLICE_X27Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.300 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[18]_i_5/O
                         net (fo=1, routed)           0.139    -0.160    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[18]_i_5_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.115 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[18]
    SLICE_X29Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.042    -0.266    soc_lite/u_confreg/cpu_clk
    SLICE_X29Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[18]/C
                         clock pessimism              0.037    -0.229    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.091    -0.138    soc_lite/u_confreg/conf_rdata_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 soc_lite/cpu/my_exeReg/es_rkd_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.962%)  route 0.314ns (69.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.653    -0.609    soc_lite/cpu/my_exeReg/cpu_clk
    SLICE_X43Y58         FDRE                                         r  soc_lite/cpu/my_exeReg/es_rkd_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  soc_lite/cpu/my_exeReg/es_rkd_value_reg[1]/Q
                         net (fo=37, routed)          0.314    -0.154    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y10         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.971    -0.337    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213    -0.550    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.254    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/timer_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.695    -0.567    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y54         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  soc_lite/u_confreg/timer_r1_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.370    soc_lite/u_confreg/timer_r1[27]
    SLICE_X19Y54         FDRE                                         r  soc_lite/u_confreg/timer_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.971    -0.337    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y54         FDRE                                         r  soc_lite/u_confreg/timer_r2_reg[27]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X19Y54         FDRE (Hold_fdre_C_D)         0.078    -0.489    soc_lite/u_confreg/timer_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 soc_lite/cpu/my_exeReg/es_rkd_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.496%)  route 0.354ns (71.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.653    -0.609    soc_lite/cpu/my_exeReg/cpu_clk
    SLICE_X43Y57         FDRE                                         r  soc_lite/cpu/my_exeReg/es_rkd_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  soc_lite/cpu/my_exeReg/es_rkd_value_reg[6]/Q
                         net (fo=36, routed)          0.354    -0.115    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y10         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.971    -0.337    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213    -0.550    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.254    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 soc_lite/cpu/my_exeReg/es_csr_zip_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/cpu/my_memReg/ms_csr_zip_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.677    -0.585    soc_lite/cpu/my_exeReg/cpu_clk
    SLICE_X37Y69         FDRE                                         r  soc_lite/cpu/my_exeReg/es_csr_zip_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  soc_lite/cpu/my_exeReg/es_csr_zip_reg[41]/Q
                         net (fo=1, routed)           0.087    -0.357    soc_lite/cpu/my_exeReg/u_alu/u_div/ms_ld_inst_zip_reg[4][37]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.045    -0.312 r  soc_lite/cpu/my_exeReg/u_alu/u_div/ms_csr_zip[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    soc_lite/cpu/my_memReg/ms_csr_zip_reg[78]_1[41]
    SLICE_X36Y69         FDRE                                         r  soc_lite/cpu/my_memReg/ms_csr_zip_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.951    -0.357    soc_lite/cpu/my_memReg/cpu_clk
    SLICE_X36Y69         FDRE                                         r  soc_lite/cpu/my_memReg/ms_csr_zip_reg[41]/C
                         clock pessimism             -0.215    -0.572    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.120    -0.452    soc_lite/cpu/my_memReg/ms_csr_zip_reg[41]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 soc_lite/cpu/my_exeReg/es_rkd_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.106%)  route 0.361ns (71.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.652    -0.610    soc_lite/cpu/my_exeReg/cpu_clk
    SLICE_X43Y60         FDRE                                         r  soc_lite/cpu/my_exeReg/es_rkd_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  soc_lite/cpu/my_exeReg/es_rkd_value_reg[2]/Q
                         net (fo=36, routed)          0.361    -0.109    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y10         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.971    -0.337    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.213    -0.550    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.254    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.981%)  route 0.363ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.684    -0.578    soc_lite/cpu/my_wbReg/cpu_clk
    SLICE_X35Y62         FDRE                                         r  soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/Q
                         net (fo=94, routed)          0.363    -0.074    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/A0
    SLICE_X36Y61         RAMD32                                       r  soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.959    -0.349    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X36Y61         RAMD32                                       r  soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/DP/CLK
                         clock pessimism             -0.192    -0.541    
    SLICE_X36Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.231    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.981%)  route 0.363ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.684    -0.578    soc_lite/cpu/my_wbReg/cpu_clk
    SLICE_X35Y62         FDRE                                         r  soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/Q
                         net (fo=94, routed)          0.363    -0.074    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/A0
    SLICE_X36Y61         RAMD32                                       r  soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.959    -0.349    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X36Y61         RAMD32                                       r  soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/SP/CLK
                         clock pessimism             -0.192    -0.541    
    SLICE_X36Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.231    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31/SP
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.981%)  route 0.363ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.684    -0.578    soc_lite/cpu/my_wbReg/cpu_clk
    SLICE_X35Y62         FDRE                                         r  soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/Q
                         net (fo=94, routed)          0.363    -0.074    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/A0
    SLICE_X36Y61         RAMD32                                       r  soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.959    -0.349    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/WCLK
    SLICE_X36Y61         RAMD32                                       r  soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism             -0.192    -0.541    
    SLICE_X36Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.231    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.981%)  route 0.363ns (72.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.684    -0.578    soc_lite/cpu/my_wbReg/cpu_clk
    SLICE_X35Y62         FDRE                                         r  soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  soc_lite/cpu/my_wbReg/ws_rf_waddr_reg[0]/Q
                         net (fo=94, routed)          0.363    -0.074    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/A0
    SLICE_X36Y61         RAMD32                                       r  soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.959    -0.349    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/WCLK
    SLICE_X36Y61         RAMD32                                       r  soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/SP/CLK
                         clock pessimism             -0.192    -0.541    
    SLICE_X36Y61         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.231    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_30_31__0/SP
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y17    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y17    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4     soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4     soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y18    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y18    soc_lite/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y54    soc_lite/cpu/my_idReg/u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.864ns (46.476%)  route 2.147ns (53.524%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.938    -2.404    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  soc_lite/u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.146     0.198    soc_lite/u_confreg/write_timer_begin_r2
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.322 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.322    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.698 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.699    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  soc_lite/u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.816    soc_lite/u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.933 r  soc_lite/u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.933    soc_lite/u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.050 r  soc_lite/u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    soc_lite/u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.167 r  soc_lite/u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.167    soc_lite/u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.284 r  soc_lite/u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    soc_lite/u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.607 r  soc_lite/u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.607    soc_lite/u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X18Y55         FDRE                                         r  soc_lite/u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.821     7.993    soc_lite/u_confreg/timer_clk
    SLICE_X18Y55         FDRE                                         r  soc_lite/u_confreg/timer_reg[29]/C
                         clock pessimism             -0.426     7.566    
                         clock uncertainty           -0.094     7.472    
    SLICE_X18Y55         FDRE (Setup_fdre_C_D)        0.109     7.581    soc_lite/u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.856ns (46.369%)  route 2.147ns (53.631%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.938    -2.404    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  soc_lite/u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.146     0.198    soc_lite/u_confreg/write_timer_begin_r2
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.322 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.322    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.698 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.699    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  soc_lite/u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.816    soc_lite/u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.933 r  soc_lite/u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.933    soc_lite/u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.050 r  soc_lite/u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    soc_lite/u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.167 r  soc_lite/u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.167    soc_lite/u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.284 r  soc_lite/u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    soc_lite/u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.599 r  soc_lite/u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.599    soc_lite/u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X18Y55         FDRE                                         r  soc_lite/u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.821     7.993    soc_lite/u_confreg/timer_clk
    SLICE_X18Y55         FDRE                                         r  soc_lite/u_confreg/timer_reg[31]/C
                         clock pessimism             -0.426     7.566    
                         clock uncertainty           -0.094     7.472    
    SLICE_X18Y55         FDRE (Setup_fdre_C_D)        0.109     7.581    soc_lite/u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.780ns (45.331%)  route 2.147ns (54.669%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.938    -2.404    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  soc_lite/u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.146     0.198    soc_lite/u_confreg/write_timer_begin_r2
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.322 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.322    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.698 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.699    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  soc_lite/u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.816    soc_lite/u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.933 r  soc_lite/u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.933    soc_lite/u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.050 r  soc_lite/u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    soc_lite/u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.167 r  soc_lite/u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.167    soc_lite/u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.284 r  soc_lite/u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    soc_lite/u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.523 r  soc_lite/u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.523    soc_lite/u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X18Y55         FDRE                                         r  soc_lite/u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.821     7.993    soc_lite/u_confreg/timer_clk
    SLICE_X18Y55         FDRE                                         r  soc_lite/u_confreg/timer_reg[30]/C
                         clock pessimism             -0.426     7.566    
                         clock uncertainty           -0.094     7.472    
    SLICE_X18Y55         FDRE (Setup_fdre_C_D)        0.109     7.581    soc_lite/u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.760ns (45.051%)  route 2.147ns (54.949%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.938    -2.404    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  soc_lite/u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.146     0.198    soc_lite/u_confreg/write_timer_begin_r2
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.322 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.322    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.698 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.699    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  soc_lite/u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.816    soc_lite/u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.933 r  soc_lite/u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.933    soc_lite/u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.050 r  soc_lite/u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    soc_lite/u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.167 r  soc_lite/u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.167    soc_lite/u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.284 r  soc_lite/u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    soc_lite/u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X18Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.503 r  soc_lite/u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.503    soc_lite/u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X18Y55         FDRE                                         r  soc_lite/u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.821     7.993    soc_lite/u_confreg/timer_clk
    SLICE_X18Y55         FDRE                                         r  soc_lite/u_confreg/timer_reg[28]/C
                         clock pessimism             -0.426     7.566    
                         clock uncertainty           -0.094     7.472    
    SLICE_X18Y55         FDRE (Setup_fdre_C_D)        0.109     7.581    soc_lite/u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.747ns (44.867%)  route 2.147ns (55.133%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.938    -2.404    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  soc_lite/u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.146     0.198    soc_lite/u_confreg/write_timer_begin_r2
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.322 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.322    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.698 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.699    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  soc_lite/u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.816    soc_lite/u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.933 r  soc_lite/u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.933    soc_lite/u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.050 r  soc_lite/u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    soc_lite/u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.167 r  soc_lite/u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.167    soc_lite/u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.490 r  soc_lite/u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.490    soc_lite/u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X18Y54         FDRE                                         r  soc_lite/u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.821     7.993    soc_lite/u_confreg/timer_clk
    SLICE_X18Y54         FDRE                                         r  soc_lite/u_confreg/timer_reg[25]/C
                         clock pessimism             -0.426     7.566    
                         clock uncertainty           -0.094     7.472    
    SLICE_X18Y54         FDRE (Setup_fdre_C_D)        0.109     7.581    soc_lite/u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.739ns (44.754%)  route 2.147ns (55.246%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.938    -2.404    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  soc_lite/u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.146     0.198    soc_lite/u_confreg/write_timer_begin_r2
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.322 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.322    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.698 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.699    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  soc_lite/u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.816    soc_lite/u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.933 r  soc_lite/u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.933    soc_lite/u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.050 r  soc_lite/u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    soc_lite/u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.167 r  soc_lite/u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.167    soc_lite/u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.482 r  soc_lite/u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.482    soc_lite/u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X18Y54         FDRE                                         r  soc_lite/u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.821     7.993    soc_lite/u_confreg/timer_clk
    SLICE_X18Y54         FDRE                                         r  soc_lite/u_confreg/timer_reg[27]/C
                         clock pessimism             -0.426     7.566    
                         clock uncertainty           -0.094     7.472    
    SLICE_X18Y54         FDRE (Setup_fdre_C_D)        0.109     7.581    soc_lite/u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 1.663ns (43.652%)  route 2.147ns (56.348%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.938    -2.404    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  soc_lite/u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.146     0.198    soc_lite/u_confreg/write_timer_begin_r2
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.322 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.322    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.698 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.699    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  soc_lite/u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.816    soc_lite/u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.933 r  soc_lite/u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.933    soc_lite/u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.050 r  soc_lite/u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    soc_lite/u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.167 r  soc_lite/u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.167    soc_lite/u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.406 r  soc_lite/u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.406    soc_lite/u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X18Y54         FDRE                                         r  soc_lite/u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.821     7.993    soc_lite/u_confreg/timer_clk
    SLICE_X18Y54         FDRE                                         r  soc_lite/u_confreg/timer_reg[26]/C
                         clock pessimism             -0.426     7.566    
                         clock uncertainty           -0.094     7.472    
    SLICE_X18Y54         FDRE (Setup_fdre_C_D)        0.109     7.581    soc_lite/u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.643ns (43.354%)  route 2.147ns (56.646%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.938    -2.404    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  soc_lite/u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.146     0.198    soc_lite/u_confreg/write_timer_begin_r2
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.322 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.322    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.698 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.699    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  soc_lite/u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.816    soc_lite/u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.933 r  soc_lite/u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.933    soc_lite/u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.050 r  soc_lite/u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    soc_lite/u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.167 r  soc_lite/u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.167    soc_lite/u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.386 r  soc_lite/u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.386    soc_lite/u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X18Y54         FDRE                                         r  soc_lite/u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.821     7.993    soc_lite/u_confreg/timer_clk
    SLICE_X18Y54         FDRE                                         r  soc_lite/u_confreg/timer_reg[24]/C
                         clock pessimism             -0.426     7.566    
                         clock uncertainty           -0.094     7.472    
    SLICE_X18Y54         FDRE (Setup_fdre_C_D)        0.109     7.581    soc_lite/u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.630ns (43.159%)  route 2.147ns (56.841%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.938    -2.404    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  soc_lite/u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.146     0.198    soc_lite/u_confreg/write_timer_begin_r2
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.322 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.322    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.698 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.699    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  soc_lite/u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.816    soc_lite/u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.933 r  soc_lite/u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.933    soc_lite/u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.050 r  soc_lite/u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    soc_lite/u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.373 r  soc_lite/u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.373    soc_lite/u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X18Y53         FDRE                                         r  soc_lite/u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.821     7.993    soc_lite/u_confreg/timer_clk
    SLICE_X18Y53         FDRE                                         r  soc_lite/u_confreg/timer_reg[21]/C
                         clock pessimism             -0.426     7.566    
                         clock uncertainty           -0.094     7.472    
    SLICE_X18Y53         FDRE (Setup_fdre_C_D)        0.109     7.581    soc_lite/u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.622ns (43.039%)  route 2.147ns (56.961%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 7.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.938    -2.404    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  soc_lite/u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.146     0.198    soc_lite/u_confreg/write_timer_begin_r2
    SLICE_X18Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.322 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.322    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.698 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.699    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.816 r  soc_lite/u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.816    soc_lite/u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.933 r  soc_lite/u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.933    soc_lite/u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.050 r  soc_lite/u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.050    soc_lite/u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.365 r  soc_lite/u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.365    soc_lite/u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X18Y53         FDRE                                         r  soc_lite/u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.821     7.993    soc_lite/u_confreg/timer_clk
    SLICE_X18Y53         FDRE                                         r  soc_lite/u_confreg/timer_reg[23]/C
                         clock pessimism             -0.426     7.566    
                         clock uncertainty           -0.094     7.472    
    SLICE_X18Y53         FDRE (Setup_fdre_C_D)        0.109     7.581    soc_lite/u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  6.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.252ns (41.662%)  route 0.353ns (58.338%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.690    -0.572    soc_lite/u_confreg/timer_clk
    SLICE_X24Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  soc_lite/u_confreg/conf_wdata_r2_reg[1]/Q
                         net (fo=1, routed)           0.353    -0.078    soc_lite/u_confreg/data[1]
    SLICE_X18Y48         LUT4 (Prop_lut4_I3_O)        0.045    -0.033 r  soc_lite/u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.033    soc_lite/u_confreg/timer[0]_i_5_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.033 r  soc_lite/u_confreg/timer_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.033    soc_lite/u_confreg/timer_reg[0]_i_1_n_6
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.047    -0.261    soc_lite/u_confreg/timer_clk
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[1]/C
                         clock pessimism              0.037    -0.224    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.134    -0.090    soc_lite/u_confreg/timer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.250ns (40.769%)  route 0.363ns (59.231%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.691    -0.571    soc_lite/u_confreg/timer_clk
    SLICE_X24Y52         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  soc_lite/u_confreg/conf_wdata_r2_reg[3]/Q
                         net (fo=1, routed)           0.363    -0.067    soc_lite/u_confreg/data[3]
    SLICE_X18Y48         LUT4 (Prop_lut4_I3_O)        0.045    -0.022 r  soc_lite/u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.022    soc_lite/u_confreg/timer[0]_i_3_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.042 r  soc_lite/u_confreg/timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.042    soc_lite/u_confreg/timer_reg[0]_i_1_n_4
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.047    -0.261    soc_lite/u_confreg/timer_clk
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[3]/C
                         clock pessimism              0.037    -0.224    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.134    -0.090    soc_lite/u_confreg/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.066%)  route 0.120ns (45.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.688    -0.574    soc_lite/u_confreg/timer_clk
    SLICE_X29Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  soc_lite/u_confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.314    soc_lite/u_confreg/conf_wdata_r1[1]
    SLICE_X24Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.966    -0.342    soc_lite/u_confreg/timer_clk
    SLICE_X24Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.192    -0.534    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.047    -0.487    soc_lite/u_confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.290ns (43.848%)  route 0.371ns (56.152%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.690    -0.572    soc_lite/u_confreg/timer_clk
    SLICE_X24Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  soc_lite/u_confreg/conf_wdata_r2_reg[7]/Q
                         net (fo=1, routed)           0.371    -0.073    soc_lite/u_confreg/data[7]
    SLICE_X18Y49         LUT4 (Prop_lut4_I3_O)        0.098     0.025 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     0.025    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.089 r  soc_lite/u_confreg/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.089    soc_lite/u_confreg/timer_reg[4]_i_1_n_4
    SLICE_X18Y49         FDRE                                         r  soc_lite/u_confreg/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.047    -0.261    soc_lite/u_confreg/timer_clk
    SLICE_X18Y49         FDRE                                         r  soc_lite/u_confreg/timer_reg[7]/C
                         clock pessimism              0.037    -0.224    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.134    -0.090    soc_lite/u_confreg/timer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.370%)  route 0.163ns (53.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.688    -0.574    soc_lite/u_confreg/timer_clk
    SLICE_X28Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  soc_lite/u_confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.163    -0.270    soc_lite/u_confreg/conf_wdata_r1[7]
    SLICE_X24Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.966    -0.342    soc_lite/u_confreg/timer_clk
    SLICE_X24Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.192    -0.534    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.076    -0.458    soc_lite/u_confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.371ns (70.915%)  route 0.152ns (29.085%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.767    -0.496    soc_lite/u_confreg/timer_clk
    SLICE_X18Y49         FDRE                                         r  soc_lite/u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  soc_lite/u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.151    -0.180    soc_lite/u_confreg/timer_reg[7]
    SLICE_X18Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.135 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.135    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.026 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.026    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.027 r  soc_lite/u_confreg/timer_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.027    soc_lite/u_confreg/timer_reg[8]_i_1_n_7
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.972    -0.336    soc_lite/u_confreg/timer_clk
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[8]/C
                         clock pessimism              0.037    -0.299    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.134    -0.165    soc_lite/u_confreg/timer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.380%)  route 0.163ns (53.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.688    -0.574    soc_lite/u_confreg/timer_clk
    SLICE_X28Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  soc_lite/u_confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.270    soc_lite/u_confreg/conf_wdata_r1[6]
    SLICE_X24Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.966    -0.342    soc_lite/u_confreg/timer_clk
    SLICE_X24Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.192    -0.534    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.071    -0.463    soc_lite/u_confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.384ns (71.620%)  route 0.152ns (28.380%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.767    -0.496    soc_lite/u_confreg/timer_clk
    SLICE_X18Y49         FDRE                                         r  soc_lite/u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  soc_lite/u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.151    -0.180    soc_lite/u_confreg/timer_reg[7]
    SLICE_X18Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.135 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.135    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.026 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.026    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.040 r  soc_lite/u_confreg/timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.040    soc_lite/u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.972    -0.336    soc_lite/u_confreg/timer_clk
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[10]/C
                         clock pessimism              0.037    -0.299    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.134    -0.165    soc_lite/u_confreg/timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.337ns (48.849%)  route 0.353ns (51.151%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.690    -0.572    soc_lite/u_confreg/timer_clk
    SLICE_X24Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  soc_lite/u_confreg/conf_wdata_r2_reg[1]/Q
                         net (fo=1, routed)           0.353    -0.078    soc_lite/u_confreg/data[1]
    SLICE_X18Y48         LUT4 (Prop_lut4_I3_O)        0.045    -0.033 r  soc_lite/u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.033    soc_lite/u_confreg/timer[0]_i_5_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     0.118 r  soc_lite/u_confreg/timer_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.118    soc_lite/u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.047    -0.261    soc_lite/u_confreg/timer_clk
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[2]/C
                         clock pessimism              0.037    -0.224    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.134    -0.090    soc_lite/u_confreg/timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.407ns (72.787%)  route 0.152ns (27.213%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.767    -0.496    soc_lite/u_confreg/timer_clk
    SLICE_X18Y49         FDRE                                         r  soc_lite/u_confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  soc_lite/u_confreg/timer_reg[7]/Q
                         net (fo=2, routed)           0.151    -0.180    soc_lite/u_confreg/timer_reg[7]
    SLICE_X18Y49         LUT4 (Prop_lut4_I0_O)        0.045    -0.135 r  soc_lite/u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.135    soc_lite/u_confreg/timer[4]_i_2_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.026 r  soc_lite/u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.026    soc_lite/u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.063 r  soc_lite/u_confreg/timer_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.063    soc_lite/u_confreg/timer_reg[8]_i_1_n_6
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.972    -0.336    soc_lite/u_confreg/timer_clk
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[9]/C
                         clock pessimism              0.037    -0.299    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.134    -0.165    soc_lite/u_confreg/timer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  soc_lite/pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y53    soc_lite/u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X22Y59    soc_lite/u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X22Y59    soc_lite/u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y58    soc_lite/u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X24Y58    soc_lite/u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y53    soc_lite/u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y53    soc_lite/u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X22Y59    soc_lite/u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X22Y59    soc_lite/u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y53    soc_lite/u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y53    soc_lite/u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X22Y59    soc_lite/u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X22Y59    soc_lite/u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X24Y57    soc_lite/u_confreg/conf_wdata_r1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.065ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.414ns  (logic 0.518ns (21.457%)  route 1.896ns (78.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 7.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991     3.725 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837     5.562    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.658 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          2.132     7.790    soc_lite/u_confreg/timer_clk
    SLICE_X18Y49         FDRE                                         r  soc_lite/u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.518     8.308 r  soc_lite/u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           1.896    10.205    soc_lite/u_confreg/timer_reg[5]
    SLICE_X19Y46         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.997    18.168    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y46         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[5]/C
                         clock pessimism             -0.601    17.567    
                         clock uncertainty           -0.231    17.336    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)       -0.067    17.269    soc_lite/u_confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         17.269    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  7.065    

Slack (MET) :             7.137ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.342ns  (logic 0.518ns (22.115%)  route 1.824ns (77.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 7.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991     3.725 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837     5.562    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.658 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          2.132     7.790    soc_lite/u_confreg/timer_clk
    SLICE_X18Y49         FDRE                                         r  soc_lite/u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.518     8.308 r  soc_lite/u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           1.824    10.133    soc_lite/u_confreg/timer_reg[4]
    SLICE_X21Y48         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.997    18.168    soc_lite/u_confreg/cpu_clk
    SLICE_X21Y48         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[4]/C
                         clock pessimism             -0.601    17.567    
                         clock uncertainty           -0.231    17.336    
    SLICE_X21Y48         FDRE (Setup_fdre_C_D)       -0.067    17.269    soc_lite/u_confreg/timer_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         17.269    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  7.137    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.339ns  (logic 0.518ns (22.148%)  route 1.821ns (77.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991     3.725 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837     5.562    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.658 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.948     7.606    soc_lite/u_confreg/timer_clk
    SLICE_X18Y52         FDRE                                         r  soc_lite/u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.518     8.124 r  soc_lite/u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           1.821     9.945    soc_lite/u_confreg/timer_reg[18]
    SLICE_X19Y50         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.822    17.994    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y50         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[18]/C
                         clock pessimism             -0.601    17.393    
                         clock uncertainty           -0.231    17.162    
    SLICE_X19Y50         FDRE (Setup_fdre_C_D)       -0.067    17.095    soc_lite/u_confreg/timer_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.320ns  (logic 0.518ns (22.331%)  route 1.802ns (77.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 17.993 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns = ( 7.605 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991     3.725 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837     5.562    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.658 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.947     7.605    soc_lite/u_confreg/timer_clk
    SLICE_X18Y55         FDRE                                         r  soc_lite/u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y55         FDRE (Prop_fdre_C_Q)         0.518     8.123 r  soc_lite/u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           1.802     9.925    soc_lite/u_confreg/timer_reg[28]
    SLICE_X19Y55         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.821    17.993    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y55         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[28]/C
                         clock pessimism             -0.601    17.392    
                         clock uncertainty           -0.231    17.161    
    SLICE_X19Y55         FDRE (Setup_fdre_C_D)       -0.067    17.094    soc_lite/u_confreg/timer_r1_reg[28]
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.289ns  (logic 0.518ns (22.632%)  route 1.771ns (77.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns = ( 7.605 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991     3.725 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837     5.562    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.658 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.947     7.605    soc_lite/u_confreg/timer_clk
    SLICE_X18Y53         FDRE                                         r  soc_lite/u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.518     8.123 r  soc_lite/u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           1.771     9.894    soc_lite/u_confreg/timer_reg[20]
    SLICE_X19Y52         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.822    17.994    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y52         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[20]/C
                         clock pessimism             -0.601    17.393    
                         clock uncertainty           -0.231    17.162    
    SLICE_X19Y52         FDRE (Setup_fdre_C_D)       -0.093    17.069    soc_lite/u_confreg/timer_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.195ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.268ns  (logic 0.518ns (22.842%)  route 1.750ns (77.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991     3.725 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837     5.562    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.658 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.948     7.606    soc_lite/u_confreg/timer_clk
    SLICE_X18Y51         FDRE                                         r  soc_lite/u_confreg/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.518     8.124 r  soc_lite/u_confreg/timer_reg[12]/Q
                         net (fo=2, routed)           1.750     9.874    soc_lite/u_confreg/timer_reg[12]
    SLICE_X19Y51         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.822    17.994    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y51         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[12]/C
                         clock pessimism             -0.601    17.393    
                         clock uncertainty           -0.231    17.162    
    SLICE_X19Y51         FDRE (Setup_fdre_C_D)       -0.093    17.069    soc_lite/u_confreg/timer_r1_reg[12]
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  7.195    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.255ns  (logic 0.518ns (22.970%)  route 1.737ns (77.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( 7.790 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991     3.725 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837     5.562    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.658 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          2.132     7.790    soc_lite/u_confreg/timer_clk
    SLICE_X18Y49         FDRE                                         r  soc_lite/u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.518     8.308 r  soc_lite/u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           1.737    10.046    soc_lite/u_confreg/timer_reg[6]
    SLICE_X19Y46         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.997    18.168    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y46         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[6]/C
                         clock pessimism             -0.601    17.567    
                         clock uncertainty           -0.231    17.336    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)       -0.081    17.255    soc_lite/u_confreg/timer_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         17.255    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.452ns  (logic 0.518ns (21.124%)  route 1.934ns (78.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991     3.725 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837     5.562    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.658 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.948     7.606    soc_lite/u_confreg/timer_clk
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.518     8.124 r  soc_lite/u_confreg/timer_reg[11]/Q
                         net (fo=2, routed)           1.934    10.059    soc_lite/u_confreg/timer_reg[11]
    SLICE_X17Y46         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.997    18.168    soc_lite/u_confreg/cpu_clk
    SLICE_X17Y46         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[11]/C
                         clock pessimism             -0.601    17.567    
                         clock uncertainty           -0.231    17.336    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)       -0.067    17.269    soc_lite/u_confreg/timer_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         17.269    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.228ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.235ns  (logic 0.518ns (23.175%)  route 1.717ns (76.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 17.993 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns = ( 7.605 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991     3.725 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837     5.562    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.658 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.947     7.605    soc_lite/u_confreg/timer_clk
    SLICE_X18Y54         FDRE                                         r  soc_lite/u_confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.518     8.123 r  soc_lite/u_confreg/timer_reg[27]/Q
                         net (fo=2, routed)           1.717     9.841    soc_lite/u_confreg/timer_reg[27]
    SLICE_X19Y54         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.821    17.993    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y54         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[27]/C
                         clock pessimism             -0.601    17.392    
                         clock uncertainty           -0.231    17.161    
    SLICE_X19Y54         FDRE (Setup_fdre_C_D)       -0.092    17.069    soc_lite/u_confreg/timer_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  7.228    

Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 soc_lite/u_confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.233ns  (logic 0.518ns (23.193%)  route 1.715ns (76.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.394ns = ( 7.606 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463    11.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    12.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.991     3.725 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837     5.562    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.658 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.948     7.606    soc_lite/u_confreg/timer_clk
    SLICE_X18Y51         FDRE                                         r  soc_lite/u_confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.518     8.124 r  soc_lite/u_confreg/timer_reg[15]/Q
                         net (fo=2, routed)           1.715     9.840    soc_lite/u_confreg/timer_reg[15]
    SLICE_X19Y51         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    21.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    14.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.081    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.172 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.822    17.994    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y51         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[15]/C
                         clock pessimism             -0.601    17.393    
                         clock uncertainty           -0.231    17.162    
    SLICE_X19Y51         FDRE (Setup_fdre_C_D)       -0.093    17.069    soc_lite/u_confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  7.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.164ns (20.914%)  route 0.620ns (79.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.767    -0.496    soc_lite/u_confreg/timer_clk
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  soc_lite/u_confreg/timer_reg[0]/Q
                         net (fo=2, routed)           0.620     0.288    soc_lite/u_confreg/timer_reg[0]
    SLICE_X21Y46         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.045    -0.263    soc_lite/u_confreg/cpu_clk
    SLICE_X21Y46         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[0]/C
                         clock pessimism              0.099    -0.164    
                         clock uncertainty            0.231     0.067    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.046     0.113    soc_lite/u_confreg/timer_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.164ns (20.905%)  route 0.621ns (79.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.696    -0.566    soc_lite/u_confreg/timer_clk
    SLICE_X18Y52         FDRE                                         r  soc_lite/u_confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  soc_lite/u_confreg/timer_reg[19]/Q
                         net (fo=2, routed)           0.621     0.218    soc_lite/u_confreg/timer_reg[19]
    SLICE_X19Y52         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.972    -0.336    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y52         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[19]/C
                         clock pessimism              0.099    -0.237    
                         clock uncertainty            0.231    -0.006    
    SLICE_X19Y52         FDRE (Hold_fdre_C_D)         0.047     0.041    soc_lite/u_confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.164ns (20.144%)  route 0.650ns (79.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.767    -0.496    soc_lite/u_confreg/timer_clk
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  soc_lite/u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.650     0.318    soc_lite/u_confreg/timer_reg[2]
    SLICE_X19Y47         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.047    -0.261    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y47         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[2]/C
                         clock pessimism              0.099    -0.162    
                         clock uncertainty            0.231     0.069    
    SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.070     0.139    soc_lite/u_confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.164ns (18.571%)  route 0.719ns (81.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.696    -0.566    soc_lite/u_confreg/timer_clk
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  soc_lite/u_confreg/timer_reg[9]/Q
                         net (fo=2, routed)           0.719     0.317    soc_lite/u_confreg/timer_reg[9]
    SLICE_X21Y48         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.046    -0.262    soc_lite/u_confreg/cpu_clk
    SLICE_X21Y48         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[9]/C
                         clock pessimism              0.099    -0.163    
                         clock uncertainty            0.231     0.068    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.066     0.134    soc_lite/u_confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.164ns (20.345%)  route 0.642ns (79.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.695    -0.567    soc_lite/u_confreg/timer_clk
    SLICE_X18Y53         FDRE                                         r  soc_lite/u_confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  soc_lite/u_confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.642     0.239    soc_lite/u_confreg/timer_reg[22]
    SLICE_X20Y54         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.970    -0.338    soc_lite/u_confreg/cpu_clk
    SLICE_X20Y54         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[22]/C
                         clock pessimism              0.099    -0.239    
                         clock uncertainty            0.231    -0.008    
    SLICE_X20Y54         FDRE (Hold_fdre_C_D)         0.059     0.051    soc_lite/u_confreg/timer_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.164ns (18.345%)  route 0.730ns (81.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.696    -0.566    soc_lite/u_confreg/timer_clk
    SLICE_X18Y51         FDRE                                         r  soc_lite/u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  soc_lite/u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.730     0.328    soc_lite/u_confreg/timer_reg[13]
    SLICE_X17Y49         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.047    -0.261    soc_lite/u_confreg/cpu_clk
    SLICE_X17Y49         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[13]/C
                         clock pessimism              0.099    -0.162    
                         clock uncertainty            0.231     0.069    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.070     0.139    soc_lite/u_confreg/timer_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.169%)  route 0.680ns (82.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.689    -0.573    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  soc_lite/u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.680     0.248    soc_lite/u_confreg/write_timer_begin_r2
    SLICE_X25Y60         FDRE                                         r  soc_lite/u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.964    -0.344    soc_lite/u_confreg/cpu_clk
    SLICE_X25Y60         FDRE                                         r  soc_lite/u_confreg/write_timer_end_r1_reg/C
                         clock pessimism              0.099    -0.245    
                         clock uncertainty            0.231    -0.014    
    SLICE_X25Y60         FDRE (Hold_fdre_C_D)         0.070     0.056    soc_lite/u_confreg/write_timer_end_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.164ns (20.514%)  route 0.635ns (79.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.696    -0.566    soc_lite/u_confreg/timer_clk
    SLICE_X18Y52         FDRE                                         r  soc_lite/u_confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  soc_lite/u_confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.635     0.233    soc_lite/u_confreg/timer_reg[17]
    SLICE_X19Y52         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.972    -0.336    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y52         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[17]/C
                         clock pessimism              0.099    -0.237    
                         clock uncertainty            0.231    -0.006    
    SLICE_X19Y52         FDRE (Hold_fdre_C_D)         0.046     0.040    soc_lite/u_confreg/timer_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.164ns (20.409%)  route 0.640ns (79.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.767    -0.496    soc_lite/u_confreg/timer_clk
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  soc_lite/u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.640     0.308    soc_lite/u_confreg/timer_reg[3]
    SLICE_X21Y46         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.045    -0.263    soc_lite/u_confreg/cpu_clk
    SLICE_X21Y46         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[3]/C
                         clock pessimism              0.099    -0.164    
                         clock uncertainty            0.231     0.067    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.047     0.114    soc_lite/u_confreg/timer_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite/u_confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.164ns (20.431%)  route 0.639ns (79.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.695    -0.567    soc_lite/u_confreg/timer_clk
    SLICE_X18Y53         FDRE                                         r  soc_lite/u_confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  soc_lite/u_confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.639     0.235    soc_lite/u_confreg/timer_reg[21]
    SLICE_X19Y52         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.972    -0.336    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y52         FDRE                                         r  soc_lite/u_confreg/timer_r1_reg[21]/C
                         clock pessimism              0.099    -0.237    
                         clock uncertainty            0.231    -0.006    
    SLICE_X19Y52         FDRE (Hold_fdre_C_D)         0.047     0.041    soc_lite/u_confreg/timer_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 soc_lite/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 0.580ns (9.262%)  route 5.682ns (90.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.837    -2.505    soc_lite/cpu_clk
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  soc_lite/cpu_resetn_reg/Q
                         net (fo=125, routed)         4.153     2.105    soc_lite/u_confreg/cpu_resetn
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.229 r  soc_lite/u_confreg/fs_valid_i_1/O
                         net (fo=826, routed)         1.529     3.757    soc_lite/u_confreg/SR[0]
    SLICE_X18Y52         FDRE                                         r  soc_lite/u_confreg/timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.822     7.994    soc_lite/u_confreg/timer_clk
    SLICE_X18Y52         FDRE                                         r  soc_lite/u_confreg/timer_reg[16]/C
                         clock pessimism             -0.601     7.393    
                         clock uncertainty           -0.231     7.162    
    SLICE_X18Y52         FDRE (Setup_fdre_C_R)       -0.524     6.638    soc_lite/u_confreg/timer_reg[16]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 soc_lite/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 0.580ns (9.262%)  route 5.682ns (90.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.837    -2.505    soc_lite/cpu_clk
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  soc_lite/cpu_resetn_reg/Q
                         net (fo=125, routed)         4.153     2.105    soc_lite/u_confreg/cpu_resetn
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.229 r  soc_lite/u_confreg/fs_valid_i_1/O
                         net (fo=826, routed)         1.529     3.757    soc_lite/u_confreg/SR[0]
    SLICE_X18Y52         FDRE                                         r  soc_lite/u_confreg/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.822     7.994    soc_lite/u_confreg/timer_clk
    SLICE_X18Y52         FDRE                                         r  soc_lite/u_confreg/timer_reg[17]/C
                         clock pessimism             -0.601     7.393    
                         clock uncertainty           -0.231     7.162    
    SLICE_X18Y52         FDRE (Setup_fdre_C_R)       -0.524     6.638    soc_lite/u_confreg/timer_reg[17]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 soc_lite/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 0.580ns (9.262%)  route 5.682ns (90.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.837    -2.505    soc_lite/cpu_clk
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  soc_lite/cpu_resetn_reg/Q
                         net (fo=125, routed)         4.153     2.105    soc_lite/u_confreg/cpu_resetn
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.229 r  soc_lite/u_confreg/fs_valid_i_1/O
                         net (fo=826, routed)         1.529     3.757    soc_lite/u_confreg/SR[0]
    SLICE_X18Y52         FDRE                                         r  soc_lite/u_confreg/timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.822     7.994    soc_lite/u_confreg/timer_clk
    SLICE_X18Y52         FDRE                                         r  soc_lite/u_confreg/timer_reg[18]/C
                         clock pessimism             -0.601     7.393    
                         clock uncertainty           -0.231     7.162    
    SLICE_X18Y52         FDRE (Setup_fdre_C_R)       -0.524     6.638    soc_lite/u_confreg/timer_reg[18]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 soc_lite/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 0.580ns (9.262%)  route 5.682ns (90.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.837    -2.505    soc_lite/cpu_clk
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  soc_lite/cpu_resetn_reg/Q
                         net (fo=125, routed)         4.153     2.105    soc_lite/u_confreg/cpu_resetn
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.229 r  soc_lite/u_confreg/fs_valid_i_1/O
                         net (fo=826, routed)         1.529     3.757    soc_lite/u_confreg/SR[0]
    SLICE_X18Y52         FDRE                                         r  soc_lite/u_confreg/timer_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.822     7.994    soc_lite/u_confreg/timer_clk
    SLICE_X18Y52         FDRE                                         r  soc_lite/u_confreg/timer_reg[19]/C
                         clock pessimism             -0.601     7.393    
                         clock uncertainty           -0.231     7.162    
    SLICE_X18Y52         FDRE (Setup_fdre_C_R)       -0.524     6.638    soc_lite/u_confreg/timer_reg[19]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 soc_lite/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.837    -2.505    soc_lite/cpu_clk
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  soc_lite/cpu_resetn_reg/Q
                         net (fo=125, routed)         4.153     2.105    soc_lite/u_confreg/cpu_resetn
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.229 r  soc_lite/u_confreg/fs_valid_i_1/O
                         net (fo=826, routed)         1.429     3.658    soc_lite/u_confreg/SR[0]
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.822     7.994    soc_lite/u_confreg/timer_clk
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[10]/C
                         clock pessimism             -0.601     7.393    
                         clock uncertainty           -0.231     7.162    
    SLICE_X18Y50         FDRE (Setup_fdre_C_R)       -0.524     6.638    soc_lite/u_confreg/timer_reg[10]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -3.658    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 soc_lite/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.837    -2.505    soc_lite/cpu_clk
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  soc_lite/cpu_resetn_reg/Q
                         net (fo=125, routed)         4.153     2.105    soc_lite/u_confreg/cpu_resetn
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.229 r  soc_lite/u_confreg/fs_valid_i_1/O
                         net (fo=826, routed)         1.429     3.658    soc_lite/u_confreg/SR[0]
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.822     7.994    soc_lite/u_confreg/timer_clk
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[11]/C
                         clock pessimism             -0.601     7.393    
                         clock uncertainty           -0.231     7.162    
    SLICE_X18Y50         FDRE (Setup_fdre_C_R)       -0.524     6.638    soc_lite/u_confreg/timer_reg[11]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -3.658    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 soc_lite/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.837    -2.505    soc_lite/cpu_clk
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  soc_lite/cpu_resetn_reg/Q
                         net (fo=125, routed)         4.153     2.105    soc_lite/u_confreg/cpu_resetn
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.229 r  soc_lite/u_confreg/fs_valid_i_1/O
                         net (fo=826, routed)         1.429     3.658    soc_lite/u_confreg/SR[0]
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.822     7.994    soc_lite/u_confreg/timer_clk
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[8]/C
                         clock pessimism             -0.601     7.393    
                         clock uncertainty           -0.231     7.162    
    SLICE_X18Y50         FDRE (Setup_fdre_C_R)       -0.524     6.638    soc_lite/u_confreg/timer_reg[8]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -3.658    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 soc_lite/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.580ns (9.411%)  route 5.583ns (90.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 7.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.837    -2.505    soc_lite/cpu_clk
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  soc_lite/cpu_resetn_reg/Q
                         net (fo=125, routed)         4.153     2.105    soc_lite/u_confreg/cpu_resetn
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.229 r  soc_lite/u_confreg/fs_valid_i_1/O
                         net (fo=826, routed)         1.429     3.658    soc_lite/u_confreg/SR[0]
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.822     7.994    soc_lite/u_confreg/timer_clk
    SLICE_X18Y50         FDRE                                         r  soc_lite/u_confreg/timer_reg[9]/C
                         clock pessimism             -0.601     7.393    
                         clock uncertainty           -0.231     7.162    
    SLICE_X18Y50         FDRE (Setup_fdre_C_R)       -0.524     6.638    soc_lite/u_confreg/timer_reg[9]
  -------------------------------------------------------------------
                         required time                          6.638    
                         arrival time                          -3.658    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 soc_lite/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.580ns (9.157%)  route 5.754ns (90.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 8.169 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.837    -2.505    soc_lite/cpu_clk
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  soc_lite/cpu_resetn_reg/Q
                         net (fo=125, routed)         4.153     2.105    soc_lite/u_confreg/cpu_resetn
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.229 r  soc_lite/u_confreg/fs_valid_i_1/O
                         net (fo=826, routed)         1.600     3.829    soc_lite/u_confreg/SR[0]
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.998     8.169    soc_lite/u_confreg/timer_clk
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[0]/C
                         clock pessimism             -0.601     7.568    
                         clock uncertainty           -0.231     7.337    
    SLICE_X18Y48         FDRE (Setup_fdre_C_R)       -0.524     6.813    soc_lite/u_confreg/timer_reg[0]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 soc_lite/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.580ns (9.157%)  route 5.754ns (90.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 8.169 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.837    -2.505    soc_lite/cpu_clk
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.456    -2.049 f  soc_lite/cpu_resetn_reg/Q
                         net (fo=125, routed)         4.153     2.105    soc_lite/u_confreg/cpu_resetn
    SLICE_X22Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.229 r  soc_lite/u_confreg/fs_valid_i_1/O
                         net (fo=826, routed)         1.600     3.829    soc_lite/u_confreg/SR[0]
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393    11.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.248     4.326 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.081    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.172 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.998     8.169    soc_lite/u_confreg/timer_clk
    SLICE_X18Y48         FDRE                                         r  soc_lite/u_confreg/timer_reg[1]/C
                         clock pessimism             -0.601     7.568    
                         clock uncertainty           -0.231     7.337    
    SLICE_X18Y48         FDRE (Setup_fdre_C_R)       -0.524     6.813    soc_lite/u_confreg/timer_reg[1]
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  2.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.506%)  route 0.664ns (82.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.688    -0.574    soc_lite/u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  soc_lite/u_confreg/conf_wdata_r_reg[1]/Q
                         net (fo=1, routed)           0.664     0.231    soc_lite/u_confreg/conf_wdata_r[1]
    SLICE_X29Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.964    -0.344    soc_lite/u_confreg/timer_clk
    SLICE_X29Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[1]/C
                         clock pessimism              0.099    -0.245    
                         clock uncertainty            0.231    -0.014    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.066     0.052    soc_lite/u_confreg/conf_wdata_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.383%)  route 0.670ns (82.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.688    -0.574    soc_lite/u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  soc_lite/u_confreg/conf_wdata_r_reg[0]/Q
                         net (fo=1, routed)           0.670     0.237    soc_lite/u_confreg/conf_wdata_r[0]
    SLICE_X29Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.964    -0.344    soc_lite/u_confreg/timer_clk
    SLICE_X29Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[0]/C
                         clock pessimism              0.099    -0.245    
                         clock uncertainty            0.231    -0.014    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.070     0.056    soc_lite/u_confreg/conf_wdata_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.813%)  route 0.651ns (82.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.689    -0.573    soc_lite/u_confreg/cpu_clk
    SLICE_X25Y58         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  soc_lite/u_confreg/conf_wdata_r_reg[15]/Q
                         net (fo=1, routed)           0.651     0.218    soc_lite/u_confreg/conf_wdata_r[15]
    SLICE_X24Y58         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.965    -0.343    soc_lite/u_confreg/timer_clk
    SLICE_X24Y58         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[15]/C
                         clock pessimism              0.099    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.046     0.033    soc_lite/u_confreg/conf_wdata_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.813%)  route 0.651ns (82.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.690    -0.572    soc_lite/u_confreg/cpu_clk
    SLICE_X25Y56         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  soc_lite/u_confreg/conf_wdata_r_reg[19]/Q
                         net (fo=1, routed)           0.651     0.219    soc_lite/u_confreg/conf_wdata_r[19]
    SLICE_X24Y56         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.966    -0.342    soc_lite/u_confreg/timer_clk
    SLICE_X24Y56         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[19]/C
                         clock pessimism              0.099    -0.243    
                         clock uncertainty            0.231    -0.012    
    SLICE_X24Y56         FDRE (Hold_fdre_C_D)         0.046     0.034    soc_lite/u_confreg/conf_wdata_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.141ns (17.350%)  route 0.672ns (82.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.688    -0.574    soc_lite/u_confreg/cpu_clk
    SLICE_X28Y54         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  soc_lite/u_confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.672     0.238    soc_lite/u_confreg/conf_wdata_r[5]
    SLICE_X28Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.964    -0.344    soc_lite/u_confreg/timer_clk
    SLICE_X28Y53         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[5]/C
                         clock pessimism              0.099    -0.245    
                         clock uncertainty            0.231    -0.014    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.066     0.052    soc_lite/u_confreg/conf_wdata_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.915%)  route 0.693ns (83.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.689    -0.573    soc_lite/u_confreg/cpu_clk
    SLICE_X25Y57         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  soc_lite/u_confreg/conf_wdata_r_reg[10]/Q
                         net (fo=1, routed)           0.693     0.260    soc_lite/u_confreg/conf_wdata_r[10]
    SLICE_X24Y57         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.965    -0.343    soc_lite/u_confreg/timer_clk
    SLICE_X24Y57         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[10]/C
                         clock pessimism              0.099    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X24Y57         FDRE (Hold_fdre_C_D)         0.070     0.057    soc_lite/u_confreg/conf_wdata_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.915%)  route 0.693ns (83.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.689    -0.573    soc_lite/u_confreg/cpu_clk
    SLICE_X25Y59         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  soc_lite/u_confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.693     0.260    soc_lite/u_confreg/conf_wdata_r[21]
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.965    -0.343    soc_lite/u_confreg/timer_clk
    SLICE_X24Y59         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[21]/C
                         clock pessimism              0.099    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X24Y59         FDRE (Hold_fdre_C_D)         0.070     0.057    soc_lite/u_confreg/conf_wdata_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.128ns (15.699%)  route 0.687ns (84.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.691    -0.571    soc_lite/u_confreg/cpu_clk
    SLICE_X23Y59         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  soc_lite/u_confreg/conf_wdata_r_reg[28]/Q
                         net (fo=1, routed)           0.687     0.244    soc_lite/u_confreg/conf_wdata_r[28]
    SLICE_X22Y59         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.967    -0.341    soc_lite/u_confreg/timer_clk
    SLICE_X22Y59         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[28]/C
                         clock pessimism              0.099    -0.242    
                         clock uncertainty            0.231    -0.011    
    SLICE_X22Y59         FDRE (Hold_fdre_C_D)         0.006    -0.005    soc_lite/u_confreg/conf_wdata_r1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.032%)  route 0.738ns (83.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.688    -0.574    soc_lite/u_confreg/cpu_clk
    SLICE_X29Y54         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  soc_lite/u_confreg/conf_wdata_r_reg[2]/Q
                         net (fo=1, routed)           0.738     0.305    soc_lite/u_confreg/conf_wdata_r[2]
    SLICE_X30Y54         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.964    -0.344    soc_lite/u_confreg/timer_clk
    SLICE_X30Y54         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[2]/C
                         clock pessimism              0.099    -0.245    
                         clock uncertainty            0.231    -0.014    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.070     0.056    soc_lite/u_confreg/conf_wdata_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 soc_lite/u_confreg/conf_wdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/u_confreg/conf_wdata_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.128ns (15.393%)  route 0.704ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.689    -0.573    soc_lite/u_confreg/cpu_clk
    SLICE_X25Y58         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  soc_lite/u_confreg/conf_wdata_r_reg[20]/Q
                         net (fo=1, routed)           0.704     0.258    soc_lite/u_confreg/conf_wdata_r[20]
    SLICE_X24Y58         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.965    -0.343    soc_lite/u_confreg/timer_clk
    SLICE_X24Y58         FDRE                                         r  soc_lite/u_confreg/conf_wdata_r1_reg[20]/C
                         clock pessimism              0.099    -0.244    
                         clock uncertainty            0.231    -0.013    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.021     0.008    soc_lite/u_confreg/conf_wdata_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.251    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.519ns  (logic 0.029ns (1.909%)  route 1.490ns (98.091%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                     10.000    10.000 f  
    K21                                               0.000    10.000 f  clk_50M (IN)
                         net (fo=0)                   0.000    10.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419    10.419 f  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.847     8.053 f  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.611     8.663    soc_lite/pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.692 f  soc_lite/pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.880     9.572    soc_lite/pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV                                    f  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.498ns  (logic 0.091ns (2.602%)  route 3.407ns (97.398%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.248    -5.674 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.755    -3.919    soc_lite/pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lite/pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.652    -2.177    soc_lite/pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV                                    r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_lite/u_confreg/num_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpy0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.368ns  (logic 4.420ns (30.761%)  route 9.948ns (69.239%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.931    -2.411    soc_lite/u_confreg/cpu_clk
    SLICE_X40Y54         FDRE                                         r  soc_lite/u_confreg/num_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  soc_lite/u_confreg/num_data_reg[2]/Q
                         net (fo=8, routed)           1.356    -0.536    soc_lite/u_confreg/Q[2]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.154    -0.382 r  soc_lite/u_confreg/dpy0_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           8.592     8.209    dpy0_OBUF[7]
    C17                  OBUF (Prop_obuf_I_O)         3.748    11.957 r  dpy0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.957    dpy0[7]
    C17                                                               r  dpy0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/led_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.516ns  (logic 4.122ns (30.494%)  route 9.395ns (69.506%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        2.125    -2.217    soc_lite/u_confreg/cpu_clk
    SLICE_X24Y43         FDRE                                         r  soc_lite/u_confreg/led_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.761 f  soc_lite/u_confreg/led_data_reg[6]/Q
                         net (fo=2, routed)           0.826    -0.935    soc_lite/u_confreg/led_data_reg[31]_0[6]
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    -0.811 r  soc_lite/u_confreg/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           8.569     7.758    leds_OBUF[6]
    E20                  OBUF (Prop_obuf_I_O)         3.542    11.300 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.300    leds[6]
    E20                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/led_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.875ns  (logic 4.205ns (32.660%)  route 8.670ns (67.340%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        2.129    -2.213    soc_lite/u_confreg/cpu_clk
    SLICE_X22Y45         FDRE                                         r  soc_lite/u_confreg/led_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.518    -1.695 f  soc_lite/u_confreg/led_data_reg[14]/Q
                         net (fo=2, routed)           0.462    -1.233    soc_lite/u_confreg/led_data_reg[31]_0[14]
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124    -1.109 r  soc_lite/u_confreg/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           8.208     7.099    leds_OBUF[14]
    A20                  OBUF (Prop_obuf_I_O)         3.563    10.662 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.662    leds[14]
    A20                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/num_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpy0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.694ns  (logic 4.119ns (32.450%)  route 8.575ns (67.550%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.931    -2.411    soc_lite/u_confreg/cpu_clk
    SLICE_X39Y53         FDRE                                         r  soc_lite/u_confreg/num_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  soc_lite/u_confreg/num_data_reg[3]/Q
                         net (fo=8, routed)           1.281    -0.674    soc_lite/u_confreg/Q[3]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.124    -0.550 r  soc_lite/u_confreg/dpy0_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           7.294     6.744    dpy0_OBUF[4]
    E18                  OBUF (Prop_obuf_I_O)         3.539    10.284 r  dpy0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.284    dpy0[4]
    E18                                                               r  dpy0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/led_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.440ns  (logic 4.351ns (34.976%)  route 8.089ns (65.024%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        2.130    -2.212    soc_lite/u_confreg/cpu_clk
    SLICE_X20Y44         FDRE                                         r  soc_lite/u_confreg/led_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.478    -1.734 f  soc_lite/u_confreg/led_data_reg[7]/Q
                         net (fo=2, routed)           1.043    -0.691    soc_lite/u_confreg/led_data_reg[31]_0[7]
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.301    -0.390 r  soc_lite/u_confreg/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           7.046     6.657    leds_OBUF[7]
    B22                  OBUF (Prop_obuf_I_O)         3.572    10.229 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.229    leds[7]
    B22                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/num_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpy0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.597ns  (logic 4.125ns (32.749%)  route 8.471ns (67.251%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.931    -2.411    soc_lite/u_confreg/cpu_clk
    SLICE_X39Y53         FDRE                                         r  soc_lite/u_confreg/num_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  soc_lite/u_confreg/num_data_reg[3]/Q
                         net (fo=8, routed)           1.266    -0.689    soc_lite/u_confreg/Q[3]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.124    -0.565 r  soc_lite/u_confreg/dpy0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.206     6.641    dpy0_OBUF[1]
    D19                  OBUF (Prop_obuf_I_O)         3.545    10.186 r  dpy0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.186    dpy0[1]
    D19                                                               r  dpy0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/led_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.306ns  (logic 4.155ns (33.762%)  route 8.151ns (66.238%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        2.125    -2.217    soc_lite/u_confreg/cpu_clk
    SLICE_X27Y45         FDRE                                         r  soc_lite/u_confreg/led_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.761 f  soc_lite/u_confreg/led_data_reg[0]/Q
                         net (fo=2, routed)           0.805    -0.956    soc_lite/u_confreg/led_data_reg[31]_0[0]
    SLICE_X24Y45         LUT1 (Prop_lut1_I0_O)        0.124    -0.832 r  soc_lite/u_confreg/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           7.346     6.515    leds_OBUF[0]
    B24                  OBUF (Prop_obuf_I_O)         3.575    10.090 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.090    leds[0]
    B24                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/num_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpy1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.892ns  (logic 4.333ns (36.438%)  route 7.559ns (63.562%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.938    -2.404    soc_lite/u_confreg/cpu_clk
    SLICE_X33Y52         FDRE                                         r  soc_lite/u_confreg/num_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  soc_lite/u_confreg/num_data_reg[4]/Q
                         net (fo=8, routed)           1.025    -0.923    soc_lite/u_confreg/Q[4]
    SLICE_X27Y53         LUT4 (Prop_lut4_I0_O)        0.154    -0.769 r  soc_lite/u_confreg/dpy1_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.534     5.765    dpy1_OBUF[7]
    G17                  OBUF (Prop_obuf_I_O)         3.723     9.488 r  dpy1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.488    dpy1[7]
    G17                                                               r  dpy1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/num_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpy0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.840ns  (logic 4.198ns (35.458%)  route 7.642ns (64.542%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.931    -2.411    soc_lite/u_confreg/cpu_clk
    SLICE_X40Y54         FDRE                                         r  soc_lite/u_confreg/num_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.518    -1.893 r  soc_lite/u_confreg/num_data_reg[2]/Q
                         net (fo=8, routed)           1.356    -0.536    soc_lite/u_confreg/Q[2]
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.124    -0.412 r  soc_lite/u_confreg/dpy0_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.286     5.873    dpy0_OBUF[6]
    B17                  OBUF (Prop_obuf_I_O)         3.556     9.430 r  dpy0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.430    dpy0[6]
    B17                                                               r  dpy0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/num_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpy1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.786ns  (logic 4.330ns (36.741%)  route 7.456ns (63.259%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.991    -6.275 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.438    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.342 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.937    -2.405    soc_lite/u_confreg/cpu_clk
    SLICE_X35Y53         FDRE                                         r  soc_lite/u_confreg/num_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  soc_lite/u_confreg/num_data_reg[7]/Q
                         net (fo=8, routed)           1.030    -0.919    soc_lite/u_confreg/Q[7]
    SLICE_X27Y53         LUT4 (Prop_lut4_I1_O)        0.152    -0.767 r  soc_lite/u_confreg/dpy1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.426     5.659    dpy1_OBUF[3]
    F17                  OBUF (Prop_obuf_I_O)         3.722     9.382 r  dpy1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.382    dpy1[3]
    F17                                                               r  dpy1[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_lite/u_confreg/led_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.528ns  (logic 1.449ns (41.080%)  route 2.079ns (58.920%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.766    -0.497    soc_lite/u_confreg/cpu_clk
    SLICE_X19Y43         FDRE                                         r  soc_lite/u_confreg/led_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  soc_lite/u_confreg/led_data_reg[15]/Q
                         net (fo=2, routed)           0.101    -0.255    soc_lite/u_confreg/led_data_reg[31]_0[15]
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  soc_lite/u_confreg/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.978     1.768    leds_OBUF[15]
    B20                  OBUF (Prop_obuf_I_O)         1.263     3.032 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.032    leds[15]
    B20                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/led_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.651ns  (logic 1.449ns (39.676%)  route 2.203ns (60.324%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.765    -0.498    soc_lite/u_confreg/cpu_clk
    SLICE_X21Y45         FDRE                                         r  soc_lite/u_confreg/led_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.357 f  soc_lite/u_confreg/led_data_reg[4]/Q
                         net (fo=2, routed)           0.279    -0.078    soc_lite/u_confreg/led_data_reg[31]_0[4]
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.033 r  soc_lite/u_confreg/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.924     1.891    leds_OBUF[4]
    C22                  OBUF (Prop_obuf_I_O)         1.263     3.154 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.154    leds[4]
    C22                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/led_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.679ns  (logic 1.452ns (39.472%)  route 2.227ns (60.528%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.765    -0.498    soc_lite/u_confreg/cpu_clk
    SLICE_X20Y44         FDRE                                         r  soc_lite/u_confreg/led_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.334 f  soc_lite/u_confreg/led_data_reg[12]/Q
                         net (fo=2, routed)           0.253    -0.081    soc_lite/u_confreg/led_data_reg[31]_0[12]
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.036 r  soc_lite/u_confreg/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.974     1.938    leds_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.243     3.181 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.181    leds[12]
    D20                                                               r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/led_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.701ns  (logic 1.509ns (40.766%)  route 2.192ns (59.234%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.765    -0.498    soc_lite/u_confreg/cpu_clk
    SLICE_X20Y44         FDRE                                         r  soc_lite/u_confreg/led_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.350 f  soc_lite/u_confreg/led_data_reg[3]/Q
                         net (fo=2, routed)           0.197    -0.153    soc_lite/u_confreg/led_data_reg[31]_0[3]
    SLICE_X20Y44         LUT1 (Prop_lut1_I0_O)        0.098    -0.055 r  soc_lite/u_confreg/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.995     1.940    leds_OBUF[3]
    D23                  OBUF (Prop_obuf_I_O)         1.263     3.203 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.203    leds[3]
    D23                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/num_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpy0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.782ns  (logic 1.445ns (38.211%)  route 2.337ns (61.789%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.687    -0.575    soc_lite/u_confreg/cpu_clk
    SLICE_X34Y54         FDRE                                         r  soc_lite/u_confreg/num_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  soc_lite/u_confreg/num_data_reg[1]/Q
                         net (fo=8, routed)           0.364    -0.071    soc_lite/u_confreg/Q[1]
    SLICE_X29Y57         LUT4 (Prop_lut4_I3_O)        0.045    -0.026 r  soc_lite/u_confreg/dpy0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.973     1.947    dpy0_OBUF[2]
    B21                  OBUF (Prop_obuf_I_O)         1.259     3.206 r  dpy0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.206    dpy0[2]
    B21                                                               r  dpy0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/num_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpy1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.791ns  (logic 1.428ns (37.680%)  route 2.362ns (62.320%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.688    -0.574    soc_lite/u_confreg/cpu_clk
    SLICE_X33Y52         FDRE                                         r  soc_lite/u_confreg/num_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  soc_lite/u_confreg/num_data_reg[4]/Q
                         net (fo=8, routed)           0.216    -0.218    soc_lite/u_confreg/Q[4]
    SLICE_X27Y53         LUT4 (Prop_lut4_I3_O)        0.045    -0.173 r  soc_lite/u_confreg/dpy1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.147     1.974    dpy1_OBUF[4]
    E16                  OBUF (Prop_obuf_I_O)         1.242     3.216 r  dpy1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.216    dpy1[4]
    E16                                                               r  dpy1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/led_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.715ns  (logic 1.463ns (39.386%)  route 2.252ns (60.614%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.767    -0.496    soc_lite/u_confreg/cpu_clk
    SLICE_X18Y47         FDRE                                         r  soc_lite/u_confreg/led_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  soc_lite/u_confreg/led_data_reg[5]/Q
                         net (fo=2, routed)           0.382     0.050    soc_lite/u_confreg/led_data_reg[31]_0[5]
    SLICE_X10Y52         LUT1 (Prop_lut1_I0_O)        0.045     0.095 r  soc_lite/u_confreg/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.870     1.965    leds_OBUF[5]
    C21                  OBUF (Prop_obuf_I_O)         1.254     3.219 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.219    leds[5]
    C21                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/num_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpy1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.804ns  (logic 1.486ns (39.055%)  route 2.319ns (60.945%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.688    -0.574    soc_lite/u_confreg/cpu_clk
    SLICE_X33Y52         FDRE                                         r  soc_lite/u_confreg/num_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  soc_lite/u_confreg/num_data_reg[4]/Q
                         net (fo=8, routed)           0.246    -0.188    soc_lite/u_confreg/Q[4]
    SLICE_X27Y53         LUT4 (Prop_lut4_I1_O)        0.048    -0.140 r  soc_lite/u_confreg/dpy1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.073     1.933    dpy1_OBUF[5]
    G16                  OBUF (Prop_obuf_I_O)         1.297     3.230 r  dpy1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.230    dpy1[5]
    G16                                                               r  dpy1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/num_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpy1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.815ns  (logic 1.424ns (37.320%)  route 2.391ns (62.680%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.687    -0.575    soc_lite/u_confreg/cpu_clk
    SLICE_X35Y53         FDRE                                         r  soc_lite/u_confreg/num_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  soc_lite/u_confreg/num_data_reg[7]/Q
                         net (fo=8, routed)           0.249    -0.186    soc_lite/u_confreg/Q[7]
    SLICE_X27Y53         LUT4 (Prop_lut4_I2_O)        0.045    -0.141 r  soc_lite/u_confreg/dpy1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.143     2.002    dpy1_OBUF[6]
    F15                  OBUF (Prop_obuf_I_O)         1.238     3.240 r  dpy1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.240    dpy1[6]
    F15                                                               r  dpy1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_lite/u_confreg/num_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dpy1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.826ns  (logic 1.428ns (37.331%)  route 2.398ns (62.669%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.848 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.289    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.263 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.688    -0.574    soc_lite/u_confreg/cpu_clk
    SLICE_X33Y52         FDRE                                         r  soc_lite/u_confreg/num_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  soc_lite/u_confreg/num_data_reg[4]/Q
                         net (fo=8, routed)           0.299    -0.135    soc_lite/u_confreg/Q[4]
    SLICE_X27Y53         LUT4 (Prop_lut4_I2_O)        0.045    -0.090 r  soc_lite/u_confreg/dpy1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.099     2.009    dpy1_OBUF[2]
    E17                  OBUF (Prop_obuf_I_O)         1.242     3.252 r  dpy1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.252    dpy1[2]
    E17                                                               r  dpy1[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip_sw[0]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.221ns  (logic 1.743ns (17.053%)  route 8.478ns (82.947%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  dip_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  dip_sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.542     9.037    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[0]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.161 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[0]_i_3/O
                         net (fo=1, routed)           0.936    10.097    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[0]_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.221 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.221    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[0]
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.987    -1.842    soc_lite/u_confreg/cpu_clk
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[0]/C

Slack:                    inf
  Source:                 dip_sw[0]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.990ns  (logic 1.743ns (17.448%)  route 8.247ns (82.552%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  dip_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[0]
    T3                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  dip_sw_IBUF[0]_inst/O
                         net (fo=2, routed)           7.195     8.690    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.814 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[1]_i_2/O
                         net (fo=1, routed)           1.052     9.866    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[1]_i_2_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.990    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[1]
    SLICE_X36Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.986    -1.843    soc_lite/u_confreg/cpu_clk
    SLICE_X36Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[1]/C

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.598ns  (logic 1.719ns (17.912%)  route 7.879ns (82.088%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    N6                   IBUF (Prop_ibuf_I_O)         1.471     1.471 f  dip_sw_IBUF[7]_inst/O
                         net (fo=2, routed)           6.885     8.356    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[7]
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.480 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[7]_i_2/O
                         net (fo=1, routed)           0.995     9.474    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[7]_i_2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.598 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.598    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[7]
    SLICE_X31Y48         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.989    -1.840    soc_lite/u_confreg/cpu_clk
    SLICE_X31Y48         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[7]/C

Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.495ns  (logic 1.743ns (18.359%)  route 7.752ns (81.641%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 f  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    M2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  dip_sw_IBUF[2]_inst/O
                         net (fo=2, routed)           6.580     8.075    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[2]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.199 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[2]_i_7/O
                         net (fo=1, routed)           1.172     9.371    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[2]_i_7_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.495 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.495    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[2]
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.987    -1.842    soc_lite/u_confreg/cpu_clk
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[2]/C

Slack:                    inf
  Source:                 dip_sw[6]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.479ns  (logic 1.736ns (18.313%)  route 7.743ns (81.687%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  dip_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[6]
    L3                   IBUF (Prop_ibuf_I_O)         1.488     1.488 f  dip_sw_IBUF[6]_inst/O
                         net (fo=2, routed)           6.966     8.454    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[6]
    SLICE_X34Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.578 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[6]_i_7/O
                         net (fo=1, routed)           0.777     9.355    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[6]_i_7_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.479 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.479    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[6]
    SLICE_X34Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.987    -1.842    soc_lite/u_confreg/cpu_clk
    SLICE_X34Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[6]/C

Slack:                    inf
  Source:                 dip_sw[3]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.244ns  (logic 1.752ns (18.956%)  route 7.492ns (81.044%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 f  dip_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[3]
    P1                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  dip_sw_IBUF[3]_inst/O
                         net (fo=2, routed)           6.595     8.099    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.223 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[3]_i_2/O
                         net (fo=1, routed)           0.897     9.120    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[3]_i_2_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.244 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.244    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[3]
    SLICE_X34Y47         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -1.841    soc_lite/u_confreg/cpu_clk
    SLICE_X34Y47         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[3]/C

Slack:                    inf
  Source:                 dip_sw[4]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.064ns  (logic 1.736ns (19.155%)  route 7.328ns (80.845%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 f  dip_sw[4] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[4]
    P4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 f  dip_sw_IBUF[4]_inst/O
                         net (fo=2, routed)           6.309     7.797    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[4]
    SLICE_X34Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.921 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[4]_i_7/O
                         net (fo=1, routed)           1.018     8.940    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[4]_i_7_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     9.064 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.064    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[4]
    SLICE_X34Y47         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.988    -1.841    soc_lite/u_confreg/cpu_clk
    SLICE_X34Y47         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[4]/C

Slack:                    inf
  Source:                 dip_sw[5]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 1.718ns (19.108%)  route 7.275ns (80.892%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 f  dip_sw[5] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[5]
    L5                   IBUF (Prop_ibuf_I_O)         1.470     1.470 f  dip_sw_IBUF[5]_inst/O
                         net (fo=2, routed)           6.452     7.922    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[5]
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.046 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.823     8.869    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[11]_i_2_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.993 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.993    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[11]
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.987    -1.842    soc_lite/u_confreg/cpu_clk
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[11]/C

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.682ns  (logic 1.719ns (19.804%)  route 6.962ns (80.196%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    N6                   IBUF (Prop_ibuf_I_O)         1.471     1.471 f  dip_sw_IBUF[7]_inst/O
                         net (fo=2, routed)           6.497     7.968    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[7]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.092 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.465     8.558    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[15]_i_2_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.682 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     8.682    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[15]
    SLICE_X36Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.986    -1.843    soc_lite/u_confreg/cpu_clk
    SLICE_X36Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[15]/C

Slack:                    inf
  Source:                 dip_sw[2]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.678ns  (logic 1.743ns (20.088%)  route 6.935ns (79.912%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 f  dip_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[2]
    M2                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  dip_sw_IBUF[2]_inst/O
                         net (fo=2, routed)           6.241     7.736    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[2]
    SLICE_X41Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.860 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.694     8.554    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[5]_i_2_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.678    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[5]
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.573    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.248    -5.674 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.919    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.828 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.987    -1.842    soc_lite/u_confreg/cpu_clk
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lite/cpu_resetn_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.736ns  (logic 0.293ns (10.715%)  route 2.443ns (89.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.443     2.691    soc_lite/reset_btn_IBUF
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.736 r  soc_lite/cpu_resetn_rep_i_1__0/O
                         net (fo=1, routed)           0.000     2.736    soc_lite/cpu_resetn_rep_i_1__0_n_0
    SLICE_X51Y94         FDRE                                         r  soc_lite/cpu_resetn_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.928    -0.380    soc_lite/cpu_clk
    SLICE_X51Y94         FDRE                                         r  soc_lite/cpu_resetn_reg_rep__0/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lite/cpu_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.007ns  (logic 0.293ns (9.750%)  route 2.714ns (90.250%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.714     2.962    soc_lite/reset_btn_IBUF
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.007 r  soc_lite/cpu_resetn_i_1/O
                         net (fo=1, routed)           0.000     3.007    soc_lite/resetn
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.921    -0.387    soc_lite/cpu_clk
    SLICE_X55Y83         FDRE                                         r  soc_lite/cpu_resetn_reg/C

Slack:                    inf
  Source:                 dip_sw[5]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.289ns  (logic 0.328ns (9.983%)  route 2.961ns (90.017%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 f  dip_sw[5] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[5]
    L5                   IBUF (Prop_ibuf_I_O)         0.238     0.238 f  dip_sw_IBUF[5]_inst/O
                         net (fo=2, routed)           2.688     2.926    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[5]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.045     2.971 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.273     3.244    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[5]_i_2_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.045     3.289 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.289    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[5]
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.038    -0.270    soc_lite/u_confreg/cpu_clk
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[5]/C

Slack:                    inf
  Source:                 dip_sw[4]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.334ns  (logic 0.346ns (10.377%)  route 2.988ns (89.623%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 f  dip_sw[4] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[4]
    P4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 f  dip_sw_IBUF[4]_inst/O
                         net (fo=2, routed)           2.691     2.947    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[4]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.045     2.992 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.297     3.289    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[9]_i_2_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I0_O)        0.045     3.334 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.334    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[9]
    SLICE_X29Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.042    -0.266    soc_lite/u_confreg/cpu_clk
    SLICE_X29Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[9]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            soc_lite/cpu_resetn_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.364ns  (logic 0.292ns (8.687%)  route 3.072ns (91.313%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_btn_IBUF_inst/O
                         net (fo=3, routed)           2.714     2.962    soc_lite/reset_btn_IBUF
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.044     3.006 r  soc_lite/cpu_resetn_rep_i_1/O
                         net (fo=1, routed)           0.357     3.364    soc_lite/cpu_resetn_rep_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  soc_lite/cpu_resetn_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        0.953    -0.355    soc_lite/cpu_clk
    SLICE_X40Y83         FDRE                                         r  soc_lite/cpu_resetn_reg_rep/C

Slack:                    inf
  Source:                 dip_sw[6]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.387ns  (logic 0.346ns (10.208%)  route 3.041ns (89.792%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  dip_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[6]
    L3                   IBUF (Prop_ibuf_I_O)         0.256     0.256 f  dip_sw_IBUF[6]_inst/O
                         net (fo=2, routed)           2.925     3.181    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[6]
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.045     3.226 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[13]_i_2/O
                         net (fo=1, routed)           0.116     3.342    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[13]_i_2_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.045     3.387 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     3.387    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[13]
    SLICE_X36Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.038    -0.270    soc_lite/u_confreg/cpu_clk
    SLICE_X36Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[13]/C

Slack:                    inf
  Source:                 dip_sw[5]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.429ns  (logic 0.328ns (9.576%)  route 3.101ns (90.424%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 f  dip_sw[5] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[5]
    L5                   IBUF (Prop_ibuf_I_O)         0.238     0.238 f  dip_sw_IBUF[5]_inst/O
                         net (fo=2, routed)           2.806     3.044    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[5]
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.045     3.089 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.295     3.384    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[11]_i_2_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.045     3.429 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.429    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[11]
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.038    -0.270    soc_lite/u_confreg/cpu_clk
    SLICE_X35Y46         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[11]/C

Slack:                    inf
  Source:                 dip_sw[1]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.431ns  (logic 0.355ns (10.361%)  route 3.075ns (89.640%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  dip_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[1]
    J3                   IBUF (Prop_ibuf_I_O)         0.265     0.265 f  dip_sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.722     2.987    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.045     3.032 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.354     3.386    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[1]_i_2_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.045     3.431 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.431    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[1]
    SLICE_X36Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.038    -0.270    soc_lite/u_confreg/cpu_clk
    SLICE_X36Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[1]/C

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.442ns  (logic 0.329ns (9.566%)  route 3.112ns (90.434%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 f  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    N6                   IBUF (Prop_ibuf_I_O)         0.239     0.239 f  dip_sw_IBUF[7]_inst/O
                         net (fo=2, routed)           2.938     3.177    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[7]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.045     3.222 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.174     3.397    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[15]_i_2_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.045     3.442 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     3.442    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[15]
    SLICE_X36Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.038    -0.270    soc_lite/u_confreg/cpu_clk
    SLICE_X36Y49         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[15]/C

Slack:                    inf
  Source:                 dip_sw[1]
                            (input port)
  Destination:            soc_lite/u_confreg/conf_rdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.450ns  (logic 0.355ns (10.304%)  route 3.094ns (89.696%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  dip_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[1]
    J3                   IBUF (Prop_ibuf_I_O)         0.265     0.265 f  dip_sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.758     3.023    soc_lite/cpu/my_exeReg/u_alu/u_div/dip_sw_IBUF[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I4_O)        0.045     3.068 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[3]_i_2/O
                         net (fo=1, routed)           0.337     3.405    soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[3]_i_2_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.045     3.450 r  soc_lite/cpu/my_exeReg/u_alu/u_div/conf_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.450    soc_lite/u_confreg/conf_rdata_reg_reg[31]_2[3]
    SLICE_X34Y47         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    soc_lite/pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  soc_lite/pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    soc_lite/pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.947 r  soc_lite/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.337    soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.308 r  soc_lite/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2580, routed)        1.039    -0.269    soc_lite/u_confreg/cpu_clk
    SLICE_X34Y47         FDRE                                         r  soc_lite/u_confreg/conf_rdata_reg_reg[3]/C





