#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon May 27 01:22:02 2024
# Process ID: 22252
# Current directory: C:/Users/Somaya/Desktop/Vivado Projects/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27568 C:\Users\Somaya\Desktop\Vivado Projects\UART\UART.xpr
# Log file: C:/Users/Somaya/Desktop/Vivado Projects/UART/vivado.log
# Journal file: C:/Users/Somaya/Desktop/Vivado Projects/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 1020.781 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Mon May 27 01:30:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.939 . Memory (MB): peak = 1234.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2662 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1349.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1464.336 ; gain = 443.555
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.301 ; gain = 25.418
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2146.992 ; gain = 235.238
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[Mon May 27 01:40:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2164.938 ; gain = 15.129
file mkdir C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1
can't create directory "C:/Users/Somaya/Desktop/Vivado": file already exists
file mkdir C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1
can't create directory "C:/Users/Somaya/Desktop/Vivado": file already exists
file mkdir C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1/new
can't create directory "C:/Users/Somaya/Desktop/Vivado": file already exists
file mkdir C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1/new
can't create directory "C:/Users/Somaya/Desktop/Vivado": file already exists
file mkdir C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1/new
can't create directory "C:/Users/Somaya/Desktop/Vivado": file already exists
file mkdir C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1/new
can't create directory "C:/Users/Somaya/Desktop/Vivado": file already exists
file mkdir C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1
can't create directory "C:/Users/Somaya/Desktop/Vivado": file already exists
file mkdir {C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1/new}
close [ open {C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1/new/Basys-3-Master.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.srcs/constrs_1/new/Basys-3-Master.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon May 27 02:05:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.runs/synth_1/runme.log
[Mon May 27 02:05:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/Somaya/Desktop/Vivado Projects/UART/UART.runs/impl_1/runme.log
