Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  9 10:32:09 2024
| Host         : Lenovo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.709        0.000                      0                  414        0.229        0.000                      0                  414        3.750        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.709        0.000                      0                  390        0.229        0.000                      0                  390        3.750        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.612        0.000                      0                   24        0.771        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.837ns (31.648%)  route 6.127ns (68.352%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.632     5.153    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  Intruction_Fetch1/PC_reg_rep[7]/Q
                         net (fo=6, routed)           0.561     6.171    Intruction_Fetch1/PC_reg_rep__0[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.295 f  Intruction_Fetch1/led_OBUF[6]_inst_i_2/O
                         net (fo=77, routed)          0.861     7.156    Intruction_Fetch1/led_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.280 r  Intruction_Fetch1/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=18, routed)          1.048     8.327    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/ADDRB2
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.477 r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=3, routed)           0.861     9.338    Intruction_Fetch1/WriteData[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.348     9.686 r  Intruction_Fetch1/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.576    10.262    Instruction_Decode1/RF1/AluInput[1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124    10.386 r  Instruction_Decode1/RF1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.386    Execution_Unit1/S[2]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.784 r  Execution_Unit1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.784    Execution_Unit1/plusOp_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  Execution_Unit1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.898    Execution_Unit1/plusOp_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  Execution_Unit1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.012    Execution_Unit1/plusOp_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.346 r  Execution_Unit1/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.614    11.960    Intruction_Fetch1/data0[13]
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.303    12.263 r  Intruction_Fetch1/reg_file_reg_r1_0_7_12_15_i_17/O
                         net (fo=2, routed)           0.586    12.849    Intruction_Fetch1/reg_file_reg_r1_0_7_12_15_i_17_n_0
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  Intruction_Fetch1/reg_file_reg_r1_0_7_12_15_i_6/O
                         net (fo=1, routed)           0.402    13.376    Intruction_Fetch1/reg_file_reg_r1_0_7_12_15_i_6_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  Intruction_Fetch1/reg_file_reg_r1_0_7_12_15_i_1/O
                         net (fo=2, routed)           0.618    14.117    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_12_15/DIA1
    SLICE_X6Y19          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.506    14.847    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y19          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_12_15/RAMA_D1/CLK
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.827    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -14.117    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 2.627ns (29.268%)  route 6.349ns (70.732%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.632     5.153    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  Intruction_Fetch1/PC_reg_rep[7]/Q
                         net (fo=6, routed)           0.561     6.171    Intruction_Fetch1/PC_reg_rep__0[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.295 f  Intruction_Fetch1/led_OBUF[6]_inst_i_2/O
                         net (fo=77, routed)          0.861     7.156    Intruction_Fetch1/led_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.280 r  Intruction_Fetch1/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=18, routed)          1.048     8.327    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/ADDRB2
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.477 r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=3, routed)           0.861     9.338    Intruction_Fetch1/WriteData[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.348     9.686 r  Intruction_Fetch1/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.576    10.262    Instruction_Decode1/RF1/AluInput[1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124    10.386 r  Instruction_Decode1/RF1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.386    Execution_Unit1/S[2]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.784 r  Execution_Unit1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.784    Execution_Unit1/plusOp_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  Execution_Unit1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.898    Execution_Unit1/plusOp_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.137 r  Execution_Unit1/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.736    11.873    Intruction_Fetch1/data0[10]
    SLICE_X7Y20          LUT6 (Prop_lut6_I1_O)        0.302    12.175 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_29/O
                         net (fo=2, routed)           0.520    12.695    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_29_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I0_O)        0.124    12.819 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_18/O
                         net (fo=1, routed)           0.466    13.285    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_18_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I2_O)        0.124    13.409 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_6/O
                         net (fo=2, routed)           0.720    14.129    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/DIC0
    SLICE_X6Y18          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.507    14.848    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X6Y18          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMC/CLK
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X6Y18          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.911    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 2.627ns (29.277%)  route 6.346ns (70.723%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.632     5.153    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  Intruction_Fetch1/PC_reg_rep[7]/Q
                         net (fo=6, routed)           0.561     6.171    Intruction_Fetch1/PC_reg_rep__0[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.295 f  Intruction_Fetch1/led_OBUF[6]_inst_i_2/O
                         net (fo=77, routed)          0.861     7.156    Intruction_Fetch1/led_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.280 r  Intruction_Fetch1/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=18, routed)          1.048     8.327    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/ADDRB2
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.477 r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=3, routed)           0.861     9.338    Intruction_Fetch1/WriteData[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.348     9.686 r  Intruction_Fetch1/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.576    10.262    Instruction_Decode1/RF1/AluInput[1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124    10.386 r  Instruction_Decode1/RF1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.386    Execution_Unit1/S[2]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.784 r  Execution_Unit1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.784    Execution_Unit1/plusOp_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  Execution_Unit1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.898    Execution_Unit1/plusOp_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.137 r  Execution_Unit1/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.736    11.873    Intruction_Fetch1/data0[10]
    SLICE_X7Y20          LUT6 (Prop_lut6_I1_O)        0.302    12.175 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_29/O
                         net (fo=2, routed)           0.520    12.695    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_29_n_0
    SLICE_X8Y20          LUT5 (Prop_lut5_I0_O)        0.124    12.819 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_18/O
                         net (fo=1, routed)           0.466    13.285    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_18_n_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I2_O)        0.124    13.409 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_6/O
                         net (fo=2, routed)           0.717    14.126    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/DIC0
    SLICE_X6Y17          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509    14.850    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y17          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC/CLK
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.913    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 2.705ns (30.577%)  route 6.141ns (69.423%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.632     5.153    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  Intruction_Fetch1/PC_reg_rep[7]/Q
                         net (fo=6, routed)           0.561     6.171    Intruction_Fetch1/PC_reg_rep__0[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.295 f  Intruction_Fetch1/led_OBUF[6]_inst_i_2/O
                         net (fo=77, routed)          0.861     7.156    Intruction_Fetch1/led_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.280 r  Intruction_Fetch1/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=18, routed)          1.048     8.327    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/ADDRB2
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.477 r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=3, routed)           0.861     9.338    Intruction_Fetch1/WriteData[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.348     9.686 r  Intruction_Fetch1/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.576    10.262    Instruction_Decode1/RF1/AluInput[1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124    10.386 r  Instruction_Decode1/RF1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.386    Execution_Unit1/S[2]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.784 r  Execution_Unit1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.784    Execution_Unit1/plusOp_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  Execution_Unit1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.898    Execution_Unit1/plusOp_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.211 r  Execution_Unit1/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.833    12.045    Intruction_Fetch1/data0[11]
    SLICE_X7Y20          LUT6 (Prop_lut6_I1_O)        0.306    12.351 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_27/O
                         net (fo=2, routed)           0.390    12.741    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_27_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    12.865 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_16/O
                         net (fo=1, routed)           0.295    13.160    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_16_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I2_O)        0.124    13.284 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_5/O
                         net (fo=2, routed)           0.716    14.000    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/DIC1
    SLICE_X6Y17          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509    14.850    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y17          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC_D1/CLK
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.839    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 2.837ns (32.142%)  route 5.989ns (67.858%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.632     5.153    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  Intruction_Fetch1/PC_reg_rep[7]/Q
                         net (fo=6, routed)           0.561     6.171    Intruction_Fetch1/PC_reg_rep__0[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.295 f  Intruction_Fetch1/led_OBUF[6]_inst_i_2/O
                         net (fo=77, routed)          0.861     7.156    Intruction_Fetch1/led_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.280 r  Intruction_Fetch1/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=18, routed)          1.048     8.327    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/ADDRB2
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.477 r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=3, routed)           0.861     9.338    Intruction_Fetch1/WriteData[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.348     9.686 r  Intruction_Fetch1/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.576    10.262    Instruction_Decode1/RF1/AluInput[1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124    10.386 r  Instruction_Decode1/RF1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.386    Execution_Unit1/S[2]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.784 r  Execution_Unit1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.784    Execution_Unit1/plusOp_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  Execution_Unit1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.898    Execution_Unit1/plusOp_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.012 r  Execution_Unit1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.012    Execution_Unit1/plusOp_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.346 r  Execution_Unit1/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.614    11.960    Intruction_Fetch1/data0[13]
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.303    12.263 r  Intruction_Fetch1/reg_file_reg_r1_0_7_12_15_i_17/O
                         net (fo=2, routed)           0.586    12.849    Intruction_Fetch1/reg_file_reg_r1_0_7_12_15_i_17_n_0
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  Intruction_Fetch1/reg_file_reg_r1_0_7_12_15_i_6/O
                         net (fo=1, routed)           0.402    13.376    Intruction_Fetch1/reg_file_reg_r1_0_7_12_15_i_6_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I2_O)        0.124    13.500 r  Intruction_Fetch1/reg_file_reg_r1_0_7_12_15_i_1/O
                         net (fo=2, routed)           0.480    13.980    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/DIA1
    SLICE_X6Y20          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.506    14.847    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y20          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y20          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.827    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 2.607ns (29.377%)  route 6.267ns (70.623%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.632     5.153    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  Intruction_Fetch1/PC_reg_rep[7]/Q
                         net (fo=6, routed)           0.561     6.171    Intruction_Fetch1/PC_reg_rep__0[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.295 f  Intruction_Fetch1/led_OBUF[6]_inst_i_2/O
                         net (fo=77, routed)          0.861     7.156    Intruction_Fetch1/led_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.280 r  Intruction_Fetch1/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=18, routed)          1.048     8.327    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/ADDRB2
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.477 r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=3, routed)           0.861     9.338    Intruction_Fetch1/WriteData[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.348     9.686 r  Intruction_Fetch1/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.576    10.262    Instruction_Decode1/RF1/AluInput[1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124    10.386 r  Instruction_Decode1/RF1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.386    Execution_Unit1/S[2]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.784 r  Execution_Unit1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.784    Execution_Unit1/plusOp_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  Execution_Unit1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.898    Execution_Unit1/plusOp_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.120 r  Execution_Unit1/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.472    11.592    Intruction_Fetch1/data0[8]
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.299    11.891 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_25/O
                         net (fo=2, routed)           0.692    12.583    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_25_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.707 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_14/O
                         net (fo=1, routed)           0.466    13.173    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_14_n_0
    SLICE_X8Y19          LUT4 (Prop_lut4_I2_O)        0.124    13.297 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_4/O
                         net (fo=2, routed)           0.731    14.028    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/DIB0
    SLICE_X6Y17          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509    14.850    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y17          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB/CLK
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.903    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.028    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 2.591ns (29.465%)  route 6.203ns (70.535%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.632     5.153    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  Intruction_Fetch1/PC_reg_rep[7]/Q
                         net (fo=6, routed)           0.561     6.171    Intruction_Fetch1/PC_reg_rep__0[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.295 f  Intruction_Fetch1/led_OBUF[6]_inst_i_2/O
                         net (fo=77, routed)          0.861     7.156    Intruction_Fetch1/led_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.280 r  Intruction_Fetch1/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=18, routed)          1.048     8.327    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/ADDRB2
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.477 r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=3, routed)           0.861     9.338    Intruction_Fetch1/WriteData[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.348     9.686 r  Intruction_Fetch1/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.576    10.262    Instruction_Decode1/RF1/AluInput[1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124    10.386 r  Instruction_Decode1/RF1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.386    Execution_Unit1/S[2]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.784 r  Execution_Unit1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.784    Execution_Unit1/plusOp_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.097 r  Execution_Unit1/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.423    11.520    Intruction_Fetch1/data0[7]
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.306    11.826 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_20/O
                         net (fo=2, routed)           0.688    12.514    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_20_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I0_O)        0.124    12.638 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_8/O
                         net (fo=1, routed)           0.466    13.104    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_8_n_0
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.124    13.228 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_1/O
                         net (fo=2, routed)           0.719    13.947    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/DIA1
    SLICE_X6Y17          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509    14.850    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y17          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA_D1/CLK
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.830    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 2.607ns (29.421%)  route 6.254ns (70.579%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.632     5.153    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  Intruction_Fetch1/PC_reg_rep[7]/Q
                         net (fo=6, routed)           0.561     6.171    Intruction_Fetch1/PC_reg_rep__0[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.295 f  Intruction_Fetch1/led_OBUF[6]_inst_i_2/O
                         net (fo=77, routed)          0.861     7.156    Intruction_Fetch1/led_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.280 r  Intruction_Fetch1/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=18, routed)          1.048     8.327    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/ADDRB2
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.477 r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=3, routed)           0.861     9.338    Intruction_Fetch1/WriteData[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.348     9.686 r  Intruction_Fetch1/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.576    10.262    Instruction_Decode1/RF1/AluInput[1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124    10.386 r  Instruction_Decode1/RF1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.386    Execution_Unit1/S[2]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.784 r  Execution_Unit1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.784    Execution_Unit1/plusOp_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  Execution_Unit1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.898    Execution_Unit1/plusOp_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.120 r  Execution_Unit1/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.472    11.592    Intruction_Fetch1/data0[8]
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.299    11.891 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_25/O
                         net (fo=2, routed)           0.692    12.583    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_25_n_0
    SLICE_X8Y19          LUT5 (Prop_lut5_I0_O)        0.124    12.707 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_14/O
                         net (fo=1, routed)           0.466    13.173    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_14_n_0
    SLICE_X8Y19          LUT4 (Prop_lut4_I2_O)        0.124    13.297 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_4/O
                         net (fo=2, routed)           0.717    14.014    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/DIB0
    SLICE_X6Y18          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.507    14.848    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X6Y18          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMB/CLK
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X6Y18          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.901    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 2.723ns (31.009%)  route 6.058ns (68.991%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.632     5.153    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  Intruction_Fetch1/PC_reg_rep[7]/Q
                         net (fo=6, routed)           0.561     6.171    Intruction_Fetch1/PC_reg_rep__0[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.295 f  Intruction_Fetch1/led_OBUF[6]_inst_i_2/O
                         net (fo=77, routed)          0.861     7.156    Intruction_Fetch1/led_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.280 r  Intruction_Fetch1/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=18, routed)          1.048     8.327    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/ADDRB2
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.477 r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=3, routed)           0.861     9.338    Intruction_Fetch1/WriteData[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.348     9.686 r  Intruction_Fetch1/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.576    10.262    Instruction_Decode1/RF1/AluInput[1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124    10.386 r  Instruction_Decode1/RF1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.386    Execution_Unit1/S[2]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.784 r  Execution_Unit1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.784    Execution_Unit1/plusOp_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  Execution_Unit1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.898    Execution_Unit1/plusOp_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.232 r  Execution_Unit1/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.595    11.828    Intruction_Fetch1/data0[9]
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.303    12.131 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_23/O
                         net (fo=2, routed)           0.442    12.573    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_23_n_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.124    12.697 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_12/O
                         net (fo=1, routed)           0.433    13.130    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_12_n_0
    SLICE_X5Y20          LUT4 (Prop_lut4_I2_O)        0.124    13.254 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_3/O
                         net (fo=2, routed)           0.680    13.935    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/DIB1
    SLICE_X6Y17          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.509    14.850    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y17          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB_D1/CLK
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.860    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 Intruction_Fetch1/PC_reg_rep[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 2.705ns (31.072%)  route 6.001ns (68.928%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.632     5.153    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456     5.609 f  Intruction_Fetch1/PC_reg_rep[7]/Q
                         net (fo=6, routed)           0.561     6.171    Intruction_Fetch1/PC_reg_rep__0[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.295 f  Intruction_Fetch1/led_OBUF[6]_inst_i_2/O
                         net (fo=77, routed)          0.861     7.156    Intruction_Fetch1/led_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I2_O)        0.124     7.280 r  Intruction_Fetch1/reg_file_reg_r2_0_7_0_5_i_1/O
                         net (fo=18, routed)          1.048     8.327    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/ADDRB2
    SLICE_X2Y15          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.477 r  Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/O
                         net (fo=3, routed)           0.861     9.338    Intruction_Fetch1/WriteData[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.348     9.686 r  Intruction_Fetch1/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.576    10.262    Instruction_Decode1/RF1/AluInput[1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124    10.386 r  Instruction_Decode1/RF1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    10.386    Execution_Unit1/S[2]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.784 r  Execution_Unit1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.784    Execution_Unit1/plusOp_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.898 r  Execution_Unit1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.898    Execution_Unit1/plusOp_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.211 r  Execution_Unit1/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.833    12.045    Intruction_Fetch1/data0[11]
    SLICE_X7Y20          LUT6 (Prop_lut6_I1_O)        0.306    12.351 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_27/O
                         net (fo=2, routed)           0.390    12.741    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_27_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    12.865 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_16/O
                         net (fo=1, routed)           0.295    13.160    Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_16_n_0
    SLICE_X9Y19          LUT4 (Prop_lut4_I2_O)        0.124    13.284 r  Intruction_Fetch1/reg_file_reg_r1_0_7_6_11_i_5/O
                         net (fo=2, routed)           0.575    13.859    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/DIC1
    SLICE_X6Y18          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.507    14.848    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X6Y18          RAMD32                                       r  Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMC_D1/CLK
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X6Y18          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.837    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                  0.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 debouncer2/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer2/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    debouncer2/CLK
    SLICE_X0Y22          FDRE                                         r  debouncer2/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  debouncer2/q1_reg/Q
                         net (fo=1, routed)           0.172     1.781    debouncer2/q1_reg_n_0
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.853     1.980    debouncer2/CLK
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.071     1.552    debouncer2/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssd1/counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     1.476    ssd1/CLK
    SLICE_X1Y10          FDRE                                         r  ssd1/counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ssd1/counter_out_reg[11]/Q
                         net (fo=1, routed)           0.108     1.725    ssd1/counter_out_reg_n_0_[11]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  ssd1/counter_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    ssd1/counter_out_reg[8]_i_1_n_4
    SLICE_X1Y10          FDRE                                         r  ssd1/counter_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.864     1.991    ssd1/CLK
    SLICE_X1Y10          FDRE                                         r  ssd1/counter_out_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    ssd1/counter_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssd1/counter_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.594     1.477    ssd1/CLK
    SLICE_X1Y8           FDRE                                         r  ssd1/counter_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ssd1/counter_out_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    ssd1/counter_out_reg_n_0_[3]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  ssd1/counter_out_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    ssd1/counter_out_reg[0]_i_1_n_4
    SLICE_X1Y8           FDRE                                         r  ssd1/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.865     1.992    ssd1/CLK
    SLICE_X1Y8           FDRE                                         r  ssd1/counter_out_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    ssd1/counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssd1/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.594     1.477    ssd1/CLK
    SLICE_X1Y9           FDRE                                         r  ssd1/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ssd1/counter_out_reg[7]/Q
                         net (fo=1, routed)           0.108     1.726    ssd1/counter_out_reg_n_0_[7]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  ssd1/counter_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    ssd1/counter_out_reg[4]_i_1_n_4
    SLICE_X1Y9           FDRE                                         r  ssd1/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.865     1.992    ssd1/CLK
    SLICE_X1Y9           FDRE                                         r  ssd1/counter_out_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    ssd1/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssd1/counter_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     1.476    ssd1/CLK
    SLICE_X1Y11          FDRE                                         r  ssd1/counter_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ssd1/counter_out_reg[12]/Q
                         net (fo=1, routed)           0.105     1.722    ssd1/counter_out_reg_n_0_[12]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  ssd1/counter_out_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    ssd1/counter_out_reg[12]_i_1_n_7
    SLICE_X1Y11          FDRE                                         r  ssd1/counter_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.864     1.991    ssd1/CLK
    SLICE_X1Y11          FDRE                                         r  ssd1/counter_out_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    ssd1/counter_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssd1/counter_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     1.476    ssd1/CLK
    SLICE_X1Y10          FDRE                                         r  ssd1/counter_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ssd1/counter_out_reg[8]/Q
                         net (fo=1, routed)           0.105     1.722    ssd1/counter_out_reg_n_0_[8]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  ssd1/counter_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    ssd1/counter_out_reg[8]_i_1_n_7
    SLICE_X1Y10          FDRE                                         r  ssd1/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.864     1.991    ssd1/CLK
    SLICE_X1Y10          FDRE                                         r  ssd1/counter_out_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    ssd1/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssd1/counter_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.594     1.477    ssd1/CLK
    SLICE_X1Y9           FDRE                                         r  ssd1/counter_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ssd1/counter_out_reg[4]/Q
                         net (fo=1, routed)           0.105     1.723    ssd1/counter_out_reg_n_0_[4]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  ssd1/counter_out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    ssd1/counter_out_reg[4]_i_1_n_7
    SLICE_X1Y9           FDRE                                         r  ssd1/counter_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.865     1.992    ssd1/CLK
    SLICE_X1Y9           FDRE                                         r  ssd1/counter_out_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    ssd1/counter_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssd1/counter_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     1.476    ssd1/CLK
    SLICE_X1Y10          FDRE                                         r  ssd1/counter_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ssd1/counter_out_reg[10]/Q
                         net (fo=1, routed)           0.109     1.727    ssd1/counter_out_reg_n_0_[10]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  ssd1/counter_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    ssd1/counter_out_reg[8]_i_1_n_5
    SLICE_X1Y10          FDRE                                         r  ssd1/counter_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.864     1.991    ssd1/CLK
    SLICE_X1Y10          FDRE                                         r  ssd1/counter_out_reg[10]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    ssd1/counter_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssd1/counter_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.594     1.477    ssd1/CLK
    SLICE_X1Y8           FDRE                                         r  ssd1/counter_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ssd1/counter_out_reg[2]/Q
                         net (fo=1, routed)           0.109     1.728    ssd1/counter_out_reg_n_0_[2]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  ssd1/counter_out_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    ssd1/counter_out_reg[0]_i_1_n_5
    SLICE_X1Y8           FDRE                                         r  ssd1/counter_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.865     1.992    ssd1/CLK
    SLICE_X1Y8           FDRE                                         r  ssd1/counter_out_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    ssd1/counter_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssd1/counter_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd1/counter_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.594     1.477    ssd1/CLK
    SLICE_X1Y9           FDRE                                         r  ssd1/counter_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ssd1/counter_out_reg[6]/Q
                         net (fo=1, routed)           0.109     1.728    ssd1/counter_out_reg_n_0_[6]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  ssd1/counter_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    ssd1/counter_out_reg[4]_i_1_n_5
    SLICE_X1Y9           FDRE                                         r  ssd1/counter_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.865     1.992    ssd1/CLK
    SLICE_X1Y9           FDRE                                         r  ssd1/counter_out_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    ssd1/counter_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y12    Intruction_Fetch1/PC_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y13    Intruction_Fetch1/PC_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y13    Intruction_Fetch1/PC_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y13    Intruction_Fetch1/PC_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y14    Intruction_Fetch1/PC_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y14    Intruction_Fetch1/PC_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y14    Intruction_Fetch1/PC_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y11    Intruction_Fetch1/PC_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y11    Intruction_Fetch1/PC_reg[2]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    Instruction_Decode1/RF1/reg_file_reg_r1_0_7_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    Instruction_Decode1/RF1/reg_file_reg_r2_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    Memory_Unit1/RAM_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    Memory_Unit1/RAM_reg_0_15_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    Memory_Unit1/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    Memory_Unit1/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14    Memory_Unit1/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14    Memory_Unit1/RAM_reg_0_15_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.642ns (22.004%)  route 2.276ns (77.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.624     5.145    debouncer2/CLK
    SLICE_X2Y21          FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.878     6.542    debouncer2/q3
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.666 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.397     8.063    Intruction_Fetch1/AR[0]
    SLICE_X4Y11          FDCE                                         f  Intruction_Fetch1/PC_reg_rep[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.514    14.855    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    Intruction_Fetch1/PC_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.642ns (22.004%)  route 2.276ns (77.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.624     5.145    debouncer2/CLK
    SLICE_X2Y21          FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.878     6.542    debouncer2/q3
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.666 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.397     8.063    Intruction_Fetch1/AR[0]
    SLICE_X4Y11          FDCE                                         f  Intruction_Fetch1/PC_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.514    14.855    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[5]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    Intruction_Fetch1/PC_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.642ns (22.004%)  route 2.276ns (77.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.624     5.145    debouncer2/CLK
    SLICE_X2Y21          FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.878     6.542    debouncer2/q3
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.666 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.397     8.063    Intruction_Fetch1/AR[0]
    SLICE_X4Y11          FDCE                                         f  Intruction_Fetch1/PC_reg_rep[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.514    14.855    Intruction_Fetch1/CLK
    SLICE_X4Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[7]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    Intruction_Fetch1/PC_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.642ns (22.037%)  route 2.271ns (77.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.624     5.145    debouncer2/CLK
    SLICE_X2Y21          FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.878     6.542    debouncer2/q3
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.666 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.393     8.059    Intruction_Fetch1/AR[0]
    SLICE_X5Y11          FDCE                                         f  Intruction_Fetch1/PC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.514    14.855    Intruction_Fetch1/CLK
    SLICE_X5Y11          FDCE                                         r  Intruction_Fetch1/PC_reg[7]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    Intruction_Fetch1/PC_reg[7]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.642ns (22.037%)  route 2.271ns (77.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.624     5.145    debouncer2/CLK
    SLICE_X2Y21          FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.878     6.542    debouncer2/q3
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.666 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.393     8.059    Intruction_Fetch1/AR[0]
    SLICE_X5Y11          FDCE                                         f  Intruction_Fetch1/PC_reg_rep[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.514    14.855    Intruction_Fetch1/CLK
    SLICE_X5Y11          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[6]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.675    Intruction_Fetch1/PC_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.642ns (23.189%)  route 2.127ns (76.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.624     5.145    debouncer2/CLK
    SLICE_X2Y21          FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.878     6.542    debouncer2/q3
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.666 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.248     7.914    Intruction_Fetch1/AR[0]
    SLICE_X4Y12          FDCE                                         f  Intruction_Fetch1/PC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.513    14.854    Intruction_Fetch1/CLK
    SLICE_X4Y12          FDCE                                         r  Intruction_Fetch1/PC_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y12          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    Intruction_Fetch1/PC_reg[0]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.642ns (23.189%)  route 2.127ns (76.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.624     5.145    debouncer2/CLK
    SLICE_X2Y21          FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.878     6.542    debouncer2/q3
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.666 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.248     7.914    Intruction_Fetch1/AR[0]
    SLICE_X4Y12          FDCE                                         f  Intruction_Fetch1/PC_reg_rep[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.513    14.854    Intruction_Fetch1/CLK
    SLICE_X4Y12          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y12          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    Intruction_Fetch1/PC_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.642ns (23.339%)  route 2.109ns (76.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.624     5.145    debouncer2/CLK
    SLICE_X2Y21          FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.878     6.542    debouncer2/q3
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.666 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.230     7.896    Intruction_Fetch1/AR[0]
    SLICE_X3Y11          FDCE                                         f  Intruction_Fetch1/PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.516    14.857    Intruction_Fetch1/CLK
    SLICE_X3Y11          FDCE                                         r  Intruction_Fetch1/PC_reg[4]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.691    Intruction_Fetch1/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.642ns (23.339%)  route 2.109ns (76.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.624     5.145    debouncer2/CLK
    SLICE_X2Y21          FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.878     6.542    debouncer2/q3
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.666 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.230     7.896    Intruction_Fetch1/AR[0]
    SLICE_X3Y11          FDCE                                         f  Intruction_Fetch1/PC_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.516    14.857    Intruction_Fetch1/CLK
    SLICE_X3Y11          FDCE                                         r  Intruction_Fetch1/PC_reg[8]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.691    Intruction_Fetch1/PC_reg[8]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 debouncer2/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.642ns (23.339%)  route 2.109ns (76.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.624     5.145    debouncer2/CLK
    SLICE_X2Y21          FDRE                                         r  debouncer2/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  debouncer2/q3_reg/Q
                         net (fo=1, routed)           0.878     6.542    debouncer2/q3
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.666 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          1.230     7.896    Intruction_Fetch1/AR[0]
    SLICE_X3Y11          FDCE                                         f  Intruction_Fetch1/PC_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.516    14.857    Intruction_Fetch1/CLK
    SLICE_X3Y11          FDCE                                         r  Intruction_Fetch1/PC_reg[9]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDCE (Recov_fdce_C_CLR)     -0.405    14.691    Intruction_Fetch1/PC_reg[9]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  6.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.226ns (31.186%)  route 0.499ns (68.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    debouncer2/CLK
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.194     1.790    debouncer2/q2
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.098     1.888 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.304     2.193    Intruction_Fetch1/AR[0]
    SLICE_X2Y14          FDCE                                         f  Intruction_Fetch1/PC_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.861     1.988    Intruction_Fetch1/CLK
    SLICE_X2Y14          FDCE                                         r  Intruction_Fetch1/PC_reg[14]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067     1.422    Intruction_Fetch1/PC_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.226ns (31.186%)  route 0.499ns (68.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    debouncer2/CLK
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.194     1.790    debouncer2/q2
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.098     1.888 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.304     2.193    Intruction_Fetch1/AR[0]
    SLICE_X2Y14          FDCE                                         f  Intruction_Fetch1/PC_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.861     1.988    Intruction_Fetch1/CLK
    SLICE_X2Y14          FDCE                                         r  Intruction_Fetch1/PC_reg[15]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.067     1.422    Intruction_Fetch1/PC_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.226ns (31.186%)  route 0.499ns (68.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    debouncer2/CLK
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.194     1.790    debouncer2/q2
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.098     1.888 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.304     2.193    Intruction_Fetch1/AR[0]
    SLICE_X3Y14          FDCE                                         f  Intruction_Fetch1/PC_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.861     1.988    Intruction_Fetch1/CLK
    SLICE_X3Y14          FDCE                                         r  Intruction_Fetch1/PC_reg[13]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y14          FDCE (Remov_fdce_C_CLR)     -0.092     1.397    Intruction_Fetch1/PC_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.226ns (28.573%)  route 0.565ns (71.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    debouncer2/CLK
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.194     1.790    debouncer2/q2
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.098     1.888 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.371     2.259    Intruction_Fetch1/AR[0]
    SLICE_X3Y13          FDCE                                         f  Intruction_Fetch1/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.861     1.988    Intruction_Fetch1/CLK
    SLICE_X3Y13          FDCE                                         r  Intruction_Fetch1/PC_reg[10]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y13          FDCE (Remov_fdce_C_CLR)     -0.092     1.397    Intruction_Fetch1/PC_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.226ns (26.678%)  route 0.621ns (73.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    debouncer2/CLK
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.194     1.790    debouncer2/q2
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.098     1.888 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.427     2.315    Intruction_Fetch1/AR[0]
    SLICE_X1Y13          FDCE                                         f  Intruction_Fetch1/PC_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.861     1.988    Intruction_Fetch1/CLK
    SLICE_X1Y13          FDCE                                         r  Intruction_Fetch1/PC_reg[11]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092     1.397    Intruction_Fetch1/PC_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.226ns (26.678%)  route 0.621ns (73.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    debouncer2/CLK
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.194     1.790    debouncer2/q2
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.098     1.888 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.427     2.315    Intruction_Fetch1/AR[0]
    SLICE_X1Y13          FDCE                                         f  Intruction_Fetch1/PC_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.861     1.988    Intruction_Fetch1/CLK
    SLICE_X1Y13          FDCE                                         r  Intruction_Fetch1/PC_reg[12]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y13          FDCE (Remov_fdce_C_CLR)     -0.092     1.397    Intruction_Fetch1/PC_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.226ns (26.442%)  route 0.629ns (73.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    debouncer2/CLK
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.194     1.790    debouncer2/q2
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.098     1.888 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.434     2.323    Intruction_Fetch1/AR[0]
    SLICE_X3Y12          FDCE                                         f  Intruction_Fetch1/PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    Intruction_Fetch1/CLK
    SLICE_X3Y12          FDCE                                         r  Intruction_Fetch1/PC_reg[5]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    Intruction_Fetch1/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.226ns (26.442%)  route 0.629ns (73.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    debouncer2/CLK
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.194     1.790    debouncer2/q2
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.098     1.888 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.434     2.323    Intruction_Fetch1/AR[0]
    SLICE_X3Y12          FDCE                                         f  Intruction_Fetch1/PC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    Intruction_Fetch1/CLK
    SLICE_X3Y12          FDCE                                         r  Intruction_Fetch1/PC_reg[6]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    Intruction_Fetch1/PC_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.226ns (26.442%)  route 0.629ns (73.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    debouncer2/CLK
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.194     1.790    debouncer2/q2
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.098     1.888 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.434     2.323    Intruction_Fetch1/AR[0]
    SLICE_X3Y12          FDCE                                         f  Intruction_Fetch1/PC_reg_rep[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    Intruction_Fetch1/CLK
    SLICE_X3Y12          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    Intruction_Fetch1/PC_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 debouncer2/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Intruction_Fetch1/PC_reg_rep[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.226ns (26.442%)  route 0.629ns (73.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.585     1.468    debouncer2/CLK
    SLICE_X1Y22          FDRE                                         r  debouncer2/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  debouncer2/q2_reg/Q
                         net (fo=2, routed)           0.194     1.790    debouncer2/q2
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.098     1.888 f  debouncer2/PC_rep[7]_i_3/O
                         net (fo=24, routed)          0.434     2.323    Intruction_Fetch1/AR[0]
    SLICE_X3Y12          FDCE                                         f  Intruction_Fetch1/PC_reg_rep[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     1.989    Intruction_Fetch1/CLK
    SLICE_X3Y12          FDCE                                         r  Intruction_Fetch1/PC_reg_rep[3]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y12          FDCE (Remov_fdce_C_CLR)     -0.092     1.398    Intruction_Fetch1/PC_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.925    





