{"top":"global.harris",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"}
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
            "type":["Record",[
              ["in",["Array",3,"BitIn"]],
              ["out","Bit"]
            ]],
            "modparams":{"init":["BitVector",8]},
            "instances":{
              "lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
              }
            },
            "connections":[
              ["self.in","lut.bit.in"],
              ["self.out","lut.bit.out"]
            ]
          }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
            "type":["Record",[
              ["in0",["Array",16,"BitIn"]],
              ["in1",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "instances":{
              "cgramax":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","max"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
              }
            },
            "connections":[
              ["self.in0","cgramax.data.in.0"],
              ["self.in1","cgramax.data.in.1"],
              ["self.out","cgramax.data.out"]
            ]
          }]
        ]
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
            "type":["Record",[
              ["in0",["Array",16,"BitIn"]],
              ["in1",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "instances":{
              "min_mux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "scomp$compop":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","le"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
              }
            },
            "connections":[
              ["scomp$compop.bit.out","min_mux$mux.bit.in.0"],
              ["self.in0","min_mux$mux.data.in.0"],
              ["self.in1","min_mux$mux.data.in.1"],
              ["self.out","min_mux$mux.data.out"],
              ["self.in0","scomp$compop.data.in.0"],
              ["self.in1","scomp$compop.data.in.1"]
            ]
          }]
        ]
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"implicit"],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "cim_output_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_cim_output_stencil_write.0"],
          ["self.op_hcompute_hw_output_stencil_read_extra_ctrl","self.op_hcompute_cim_output_stencil_write_extra_ctrl"]
        ]
      },
      "cim_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_cim_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_cim_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U1$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[264],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,60],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,15]},"in2agg_0":{"cycle_starting_addr":[260],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,60],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"sram2tb_0":{"cycle_starting_addr":[383],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,58],"read_data_starting_addr":[0],"read_data_stride":[1,15],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"sram2tb_1":{"cycle_starting_addr":[385],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,58],"read_data_starting_addr":[15],"read_data_stride":[1,15],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"stencil_valid":{"cycle_starting_addr":[390],"cycle_stride":[1,64],"dimensionality":2,"extent":[58,58]},"tb2out_0":{"cycle_starting_addr":[388],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,58],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]},"tb2out_1":{"cycle_starting_addr":[388],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,58],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U1$reg0.clk"],
          ["self.op_hcompute_cim_stencil_write.0","d_reg__U1$reg0.in"],
          ["d_reg__U2$reg0.in","d_reg__U1$reg0.out"],
          ["self.op_hcompute_cim_output_stencil_read.7","d_reg__U1$reg0.out"],
          ["self.clk","d_reg__U2$reg0.clk"],
          ["self.op_hcompute_cim_output_stencil_read.6","d_reg__U2$reg0.out"],
          ["self.clk","d_reg__U3$reg0.clk"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_0","d_reg__U3$reg0.in"],
          ["d_reg__U4$reg0.in","d_reg__U3$reg0.out"],
          ["self.op_hcompute_cim_output_stencil_read.2","d_reg__U3$reg0.out"],
          ["self.clk","d_reg__U4$reg0.clk"],
          ["self.op_hcompute_cim_output_stencil_read.0","d_reg__U4$reg0.out"],
          ["self.clk","d_reg__U5$reg0.clk"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_1","d_reg__U5$reg0.in"],
          ["d_reg__U6$reg0.in","d_reg__U5$reg0.out"],
          ["self.op_hcompute_cim_output_stencil_read.1","d_reg__U5$reg0.out"],
          ["self.clk","d_reg__U6$reg0.clk"],
          ["self.op_hcompute_cim_output_stencil_read.4","d_reg__U6$reg0.out"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.clk","self.clk"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_0","self.op_hcompute_cim_output_stencil_read.3"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_1","self.op_hcompute_cim_output_stencil_read.5"],
          ["self.op_hcompute_cim_stencil_write.0","self.op_hcompute_cim_output_stencil_read.8"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.stencil_valid","self.op_hcompute_cim_output_stencil_read_extra_ctrl"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_in_0","self.op_hcompute_cim_stencil_write.0"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.flush","self.reset"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.clk_en","ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "cu_op_hcompute_cim_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["cim_stencil_op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"BitIn"]]],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$bitand_575_576_577$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "inner_compute$bitand_575_576_577$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "inner_compute$bitand_577_578_579$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "inner_compute$bitand_577_578_579$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "inner_compute$bitand_579_580_581$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "inner_compute$bitand_579_580_581$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "inner_compute$bitand_581_582_583$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "inner_compute$bitand_581_582_583$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "inner_compute$bitand_583_584_585$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "inner_compute$bitand_583_584_585$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "inner_compute$bitand_585_586_587$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "inner_compute$bitand_585_586_587$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "inner_compute$bitand_587_588_589$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "inner_compute$bitand_587_588_589$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "inner_compute$bitand_589_591_592$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "inner_compute$bitand_589_591_592$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "inner_compute$const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$const_p1__590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "inner_compute$mux_5922550$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$sle_590_cim_stencil_2_591$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","le"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$slt_cim_stencil_1_cim_stencil_2_575$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$slt_cim_stencil_3_cim_stencil_2_576$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$slt_cim_stencil_4_cim_stencil_2_578$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$slt_cim_stencil_5_cim_stencil_2_580$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$slt_cim_stencil_6_cim_stencil_2_582$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$slt_cim_stencil_7_cim_stencil_2_584$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$slt_cim_stencil_8_cim_stencil_2_586$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$slt_cim_stencil_9_cim_stencil_2_588$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          }
        },
        "connections":[
          ["inner_compute$bitand_575_576_577$lut$lut.bit.in.2","inner_compute$bitand_575_576_577$c0_lutcnst.bit.out"],
          ["inner_compute$slt_cim_stencil_1_cim_stencil_2_575$compop.bit.out","inner_compute$bitand_575_576_577$lut$lut.bit.in.0"],
          ["inner_compute$slt_cim_stencil_3_cim_stencil_2_576$compop.bit.out","inner_compute$bitand_575_576_577$lut$lut.bit.in.1"],
          ["inner_compute$bitand_577_578_579$lut$lut.bit.in.0","inner_compute$bitand_575_576_577$lut$lut.bit.out"],
          ["inner_compute$bitand_577_578_579$lut$lut.bit.in.2","inner_compute$bitand_577_578_579$c0_lutcnst.bit.out"],
          ["inner_compute$slt_cim_stencil_4_cim_stencil_2_578$compop.bit.out","inner_compute$bitand_577_578_579$lut$lut.bit.in.1"],
          ["inner_compute$bitand_579_580_581$lut$lut.bit.in.0","inner_compute$bitand_577_578_579$lut$lut.bit.out"],
          ["inner_compute$bitand_579_580_581$lut$lut.bit.in.2","inner_compute$bitand_579_580_581$c0_lutcnst.bit.out"],
          ["inner_compute$slt_cim_stencil_5_cim_stencil_2_580$compop.bit.out","inner_compute$bitand_579_580_581$lut$lut.bit.in.1"],
          ["inner_compute$bitand_581_582_583$lut$lut.bit.in.0","inner_compute$bitand_579_580_581$lut$lut.bit.out"],
          ["inner_compute$bitand_581_582_583$lut$lut.bit.in.2","inner_compute$bitand_581_582_583$c0_lutcnst.bit.out"],
          ["inner_compute$slt_cim_stencil_6_cim_stencil_2_582$compop.bit.out","inner_compute$bitand_581_582_583$lut$lut.bit.in.1"],
          ["inner_compute$bitand_583_584_585$lut$lut.bit.in.0","inner_compute$bitand_581_582_583$lut$lut.bit.out"],
          ["inner_compute$bitand_583_584_585$lut$lut.bit.in.2","inner_compute$bitand_583_584_585$c0_lutcnst.bit.out"],
          ["inner_compute$slt_cim_stencil_7_cim_stencil_2_584$compop.bit.out","inner_compute$bitand_583_584_585$lut$lut.bit.in.1"],
          ["inner_compute$bitand_585_586_587$lut$lut.bit.in.0","inner_compute$bitand_583_584_585$lut$lut.bit.out"],
          ["inner_compute$bitand_585_586_587$lut$lut.bit.in.2","inner_compute$bitand_585_586_587$c0_lutcnst.bit.out"],
          ["inner_compute$slt_cim_stencil_8_cim_stencil_2_586$compop.bit.out","inner_compute$bitand_585_586_587$lut$lut.bit.in.1"],
          ["inner_compute$bitand_587_588_589$lut$lut.bit.in.0","inner_compute$bitand_585_586_587$lut$lut.bit.out"],
          ["inner_compute$bitand_587_588_589$lut$lut.bit.in.2","inner_compute$bitand_587_588_589$c0_lutcnst.bit.out"],
          ["inner_compute$slt_cim_stencil_9_cim_stencil_2_588$compop.bit.out","inner_compute$bitand_587_588_589$lut$lut.bit.in.1"],
          ["inner_compute$bitand_589_591_592$lut$lut.bit.in.0","inner_compute$bitand_587_588_589$lut$lut.bit.out"],
          ["inner_compute$bitand_589_591_592$lut$lut.bit.in.2","inner_compute$bitand_589_591_592$c0_lutcnst.bit.out"],
          ["inner_compute$sle_590_cim_stencil_2_591$compop.bit.out","inner_compute$bitand_589_591_592$lut$lut.bit.in.1"],
          ["inner_compute$mux_5922550$mux.bit.in.0","inner_compute$bitand_589_591_592$lut$lut.bit.out"],
          ["inner_compute$mux_5922550$mux.data.in.1","inner_compute$const_p0_0.out"],
          ["inner_compute$sle_590_cim_stencil_2_591$compop.data.in.0","inner_compute$const_p1__590.out"],
          ["inner_compute$mux_5922550$mux.data.in.0","inner_compute$const_p255_255.out"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write.0","inner_compute$mux_5922550$mux.data.out"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$sle_590_cim_stencil_2_591$compop.data.in.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.0","inner_compute$slt_cim_stencil_1_cim_stencil_2_575$compop.data.in.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_1_cim_stencil_2_575$compop.data.in.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.2","inner_compute$slt_cim_stencil_3_cim_stencil_2_576$compop.data.in.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_3_cim_stencil_2_576$compop.data.in.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.3","inner_compute$slt_cim_stencil_4_cim_stencil_2_578$compop.data.in.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_4_cim_stencil_2_578$compop.data.in.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.4","inner_compute$slt_cim_stencil_5_cim_stencil_2_580$compop.data.in.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_5_cim_stencil_2_580$compop.data.in.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.5","inner_compute$slt_cim_stencil_6_cim_stencil_2_582$compop.data.in.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_6_cim_stencil_2_582$compop.data.in.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.6","inner_compute$slt_cim_stencil_7_cim_stencil_2_584$compop.data.in.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_7_cim_stencil_2_584$compop.data.in.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.7","inner_compute$slt_cim_stencil_8_cim_stencil_2_586$compop.data.in.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_8_cim_stencil_2_586$compop.data.in.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.8","inner_compute$slt_cim_stencil_9_cim_stencil_2_588$compop.data.in.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute$slt_cim_stencil_9_cim_stencil_2_588$compop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_cim_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["cim_stencil_op_hcompute_cim_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_529_530_535$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$ashr_536_537_538$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "inner_compute$ashr_lgxx_stencil_2_528_529$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "inner_compute$ashr_lgxy_stencil_2_528_532$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "inner_compute$ashr_lgyy_stencil_2_528_530$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "inner_compute$const_p4__537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "inner_compute$const_p6__528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "inner_compute$const_p6__528$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "inner_compute$const_p6__528$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "inner_compute$mul_529_530_531$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_532_532_533$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_535_535_536$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_531_533_534$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_534_538_539$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$ashr_lgxx_stencil_2_528_529$binop.data.out","inner_compute$add_529_530_535$binop.data.in.0"],
          ["inner_compute$ashr_lgyy_stencil_2_528_530$binop.data.out","inner_compute$add_529_530_535$binop.data.in.1"],
          ["inner_compute$mul_535_535_536$binop.data.in.0","inner_compute$add_529_530_535$binop.data.out"],
          ["inner_compute$mul_535_535_536$binop.data.in.1","inner_compute$add_529_530_535$binop.data.out"],
          ["inner_compute$mul_535_535_536$binop.data.out","inner_compute$ashr_536_537_538$binop.data.in.0"],
          ["inner_compute$const_p4__537.out","inner_compute$ashr_536_537_538$binop.data.in.1"],
          ["inner_compute$sub_534_538_539$binop.data.in.1","inner_compute$ashr_536_537_538$binop.data.out"],
          ["self.lgxx_stencil_op_hcompute_cim_stencil_read.0","inner_compute$ashr_lgxx_stencil_2_528_529$binop.data.in.0"],
          ["inner_compute$const_p6__528.out","inner_compute$ashr_lgxx_stencil_2_528_529$binop.data.in.1"],
          ["inner_compute$mul_529_530_531$binop.data.in.0","inner_compute$ashr_lgxx_stencil_2_528_529$binop.data.out"],
          ["self.lgxy_stencil_op_hcompute_cim_stencil_read.0","inner_compute$ashr_lgxy_stencil_2_528_532$binop.data.in.0"],
          ["inner_compute$const_p6__528$2.out","inner_compute$ashr_lgxy_stencil_2_528_532$binop.data.in.1"],
          ["inner_compute$mul_532_532_533$binop.data.in.0","inner_compute$ashr_lgxy_stencil_2_528_532$binop.data.out"],
          ["inner_compute$mul_532_532_533$binop.data.in.1","inner_compute$ashr_lgxy_stencil_2_528_532$binop.data.out"],
          ["self.lgyy_stencil_op_hcompute_cim_stencil_read.0","inner_compute$ashr_lgyy_stencil_2_528_530$binop.data.in.0"],
          ["inner_compute$const_p6__528$1.out","inner_compute$ashr_lgyy_stencil_2_528_530$binop.data.in.1"],
          ["inner_compute$mul_529_530_531$binop.data.in.1","inner_compute$ashr_lgyy_stencil_2_528_530$binop.data.out"],
          ["inner_compute$sub_531_533_534$binop.data.in.0","inner_compute$mul_529_530_531$binop.data.out"],
          ["inner_compute$sub_531_533_534$binop.data.in.1","inner_compute$mul_532_532_533$binop.data.out"],
          ["inner_compute$sub_534_538_539$binop.data.in.0","inner_compute$sub_531_533_534$binop.data.out"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write.0","inner_compute$sub_534_538_539$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_grad_x_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_x_stencil_op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_padded16_global_wrapper_stencil_1_275_276$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_padded16_global_wrapper_stencil_2_274_275$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$const_n255__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "inner_compute$const_p255__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "inner_compute$const_p255__2811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "inner_compute$const_p2__273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p2__273$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$mul_padded16_global_wrapper_stencil_3_273_274$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_padded16_global_wrapper_stencil_5_273_278$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$smax_282_283_284$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","max"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$smin_280_281_282$min_mux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$smin_280_281_282$scomp$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","le"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$sub_276_padded16_global_wrapper_stencil_4_277$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_277_278_279$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_279_padded16_global_wrapper_stencil_6_280$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.0","inner_compute$add_padded16_global_wrapper_stencil_1_275_276$binop.data.in.0"],
          ["inner_compute$add_padded16_global_wrapper_stencil_2_274_275$binop.data.out","inner_compute$add_padded16_global_wrapper_stencil_1_275_276$binop.data.in.1"],
          ["inner_compute$sub_276_padded16_global_wrapper_stencil_4_277$binop.data.in.0","inner_compute$add_padded16_global_wrapper_stencil_1_275_276$binop.data.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.1","inner_compute$add_padded16_global_wrapper_stencil_2_274_275$binop.data.in.0"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_3_273_274$binop.data.out","inner_compute$add_padded16_global_wrapper_stencil_2_274_275$binop.data.in.1"],
          ["inner_compute$smax_282_283_284$cgramax.data.in.1","inner_compute$const_n255__283.out"],
          ["inner_compute$smin_280_281_282$scomp$compop.data.in.1","inner_compute$const_p255__281.out"],
          ["inner_compute$smin_280_281_282$min_mux$mux.data.in.1","inner_compute$const_p255__2811.out"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_5_273_278$binop.data.in.1","inner_compute$const_p2__273$1.out"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_3_273_274$binop.data.in.1","inner_compute$const_p2__273.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.2","inner_compute$mul_padded16_global_wrapper_stencil_3_273_274$binop.data.in.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.4","inner_compute$mul_padded16_global_wrapper_stencil_5_273_278$binop.data.in.0"],
          ["inner_compute$sub_277_278_279$binop.data.in.1","inner_compute$mul_padded16_global_wrapper_stencil_5_273_278$binop.data.out"],
          ["inner_compute$smin_280_281_282$min_mux$mux.data.out","inner_compute$smax_282_283_284$cgramax.data.in.0"],
          ["self.grad_x_stencil_op_hcompute_grad_x_stencil_write.0","inner_compute$smax_282_283_284$cgramax.data.out"],
          ["inner_compute$smin_280_281_282$scomp$compop.bit.out","inner_compute$smin_280_281_282$min_mux$mux.bit.in.0"],
          ["inner_compute$sub_279_padded16_global_wrapper_stencil_6_280$binop.data.out","inner_compute$smin_280_281_282$min_mux$mux.data.in.0"],
          ["inner_compute$sub_279_padded16_global_wrapper_stencil_6_280$binop.data.out","inner_compute$smin_280_281_282$scomp$compop.data.in.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.3","inner_compute$sub_276_padded16_global_wrapper_stencil_4_277$binop.data.in.1"],
          ["inner_compute$sub_277_278_279$binop.data.in.0","inner_compute$sub_276_padded16_global_wrapper_stencil_4_277$binop.data.out"],
          ["inner_compute$sub_279_padded16_global_wrapper_stencil_6_280$binop.data.in.0","inner_compute$sub_277_278_279$binop.data.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.5","inner_compute$sub_279_padded16_global_wrapper_stencil_6_280$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_grad_y_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_padded16_global_wrapper_stencil_7_375_376$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_padded16_global_wrapper_stencil_8_374_375$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$const_n255__383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "inner_compute$const_p255__381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "inner_compute$const_p255__3811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "inner_compute$const_p2__373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$const_p2__373$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "inner_compute$mul_padded16_global_wrapper_stencil_11_373_378$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_padded16_global_wrapper_stencil_9_373_374$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$smax_382_383_384$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","max"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$smin_380_381_382$min_mux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$smin_380_381_382$scomp$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","le"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "inner_compute$sub_376_padded16_global_wrapper_stencil_10_377$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_377_378_379$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_379_padded16_global_wrapper_stencil_12_380$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.3","inner_compute$add_padded16_global_wrapper_stencil_7_375_376$binop.data.in.0"],
          ["inner_compute$add_padded16_global_wrapper_stencil_8_374_375$binop.data.out","inner_compute$add_padded16_global_wrapper_stencil_7_375_376$binop.data.in.1"],
          ["inner_compute$sub_376_padded16_global_wrapper_stencil_10_377$binop.data.in.0","inner_compute$add_padded16_global_wrapper_stencil_7_375_376$binop.data.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.4","inner_compute$add_padded16_global_wrapper_stencil_8_374_375$binop.data.in.0"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_9_373_374$binop.data.out","inner_compute$add_padded16_global_wrapper_stencil_8_374_375$binop.data.in.1"],
          ["inner_compute$smax_382_383_384$cgramax.data.in.1","inner_compute$const_n255__383.out"],
          ["inner_compute$smin_380_381_382$min_mux$mux.data.in.1","inner_compute$const_p255__381.out"],
          ["inner_compute$smin_380_381_382$scomp$compop.data.in.1","inner_compute$const_p255__3811.out"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_11_373_378$binop.data.in.1","inner_compute$const_p2__373$1.out"],
          ["inner_compute$mul_padded16_global_wrapper_stencil_9_373_374$binop.data.in.1","inner_compute$const_p2__373.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.1","inner_compute$mul_padded16_global_wrapper_stencil_11_373_378$binop.data.in.0"],
          ["inner_compute$sub_377_378_379$binop.data.in.1","inner_compute$mul_padded16_global_wrapper_stencil_11_373_378$binop.data.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.5","inner_compute$mul_padded16_global_wrapper_stencil_9_373_374$binop.data.in.0"],
          ["inner_compute$smin_380_381_382$min_mux$mux.data.out","inner_compute$smax_382_383_384$cgramax.data.in.0"],
          ["self.grad_y_stencil_op_hcompute_grad_y_stencil_write.0","inner_compute$smax_382_383_384$cgramax.data.out"],
          ["inner_compute$smin_380_381_382$scomp$compop.bit.out","inner_compute$smin_380_381_382$min_mux$mux.bit.in.0"],
          ["inner_compute$sub_379_padded16_global_wrapper_stencil_12_380$binop.data.out","inner_compute$smin_380_381_382$min_mux$mux.data.in.0"],
          ["inner_compute$sub_379_padded16_global_wrapper_stencil_12_380$binop.data.out","inner_compute$smin_380_381_382$scomp$compop.data.in.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.0","inner_compute$sub_376_padded16_global_wrapper_stencil_10_377$binop.data.in.1"],
          ["inner_compute$sub_377_378_379$binop.data.in.0","inner_compute$sub_376_padded16_global_wrapper_stencil_10_377$binop.data.out"],
          ["inner_compute$sub_379_padded16_global_wrapper_stencil_12_380$binop.data.in.0","inner_compute$sub_377_378_379$binop.data.out"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.2","inner_compute$sub_379_padded16_global_wrapper_stencil_12_380$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.cim_output_stencil_op_hcompute_hw_output_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write.0","inner_compute$const_p0__318.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_lgxx_stencil_1_335_336$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxx_stencil_1_336_337$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxx_stencil_2_334_335$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxx_stencil_3_333_334$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxx_stencil_4_332_333$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxx_stencil_5_331_332$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxx_stencil_6_330_331$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxx_stencil_7_329_330$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxx_stencil_8_lxx_stencil_9_329$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read.0","inner_compute$add_lgxx_stencil_1_335_336$binop.data.in.0"],
          ["inner_compute$add_lxx_stencil_2_334_335$binop.data.out","inner_compute$add_lgxx_stencil_1_335_336$binop.data.in.1"],
          ["inner_compute$add_lxx_stencil_1_336_337$binop.data.in.1","inner_compute$add_lgxx_stencil_1_335_336$binop.data.out"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.0","inner_compute$add_lxx_stencil_1_336_337$binop.data.in.0"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write.0","inner_compute$add_lxx_stencil_1_336_337$binop.data.out"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.1","inner_compute$add_lxx_stencil_2_334_335$binop.data.in.0"],
          ["inner_compute$add_lxx_stencil_3_333_334$binop.data.out","inner_compute$add_lxx_stencil_2_334_335$binop.data.in.1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.2","inner_compute$add_lxx_stencil_3_333_334$binop.data.in.0"],
          ["inner_compute$add_lxx_stencil_4_332_333$binop.data.out","inner_compute$add_lxx_stencil_3_333_334$binop.data.in.1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.3","inner_compute$add_lxx_stencil_4_332_333$binop.data.in.0"],
          ["inner_compute$add_lxx_stencil_5_331_332$binop.data.out","inner_compute$add_lxx_stencil_4_332_333$binop.data.in.1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.4","inner_compute$add_lxx_stencil_5_331_332$binop.data.in.0"],
          ["inner_compute$add_lxx_stencil_6_330_331$binop.data.out","inner_compute$add_lxx_stencil_5_331_332$binop.data.in.1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.5","inner_compute$add_lxx_stencil_6_330_331$binop.data.in.0"],
          ["inner_compute$add_lxx_stencil_7_329_330$binop.data.out","inner_compute$add_lxx_stencil_6_330_331$binop.data.in.1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.6","inner_compute$add_lxx_stencil_7_329_330$binop.data.in.0"],
          ["inner_compute$add_lxx_stencil_8_lxx_stencil_9_329$binop.data.out","inner_compute$add_lxx_stencil_7_329_330$binop.data.in.1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.7","inner_compute$add_lxx_stencil_8_lxx_stencil_9_329$binop.data.in.0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.8","inner_compute$add_lxx_stencil_8_lxx_stencil_9_329$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write.0","inner_compute$const_p0__419.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_lgxy_stencil_1_436_437$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxy_stencil_1_437_438$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxy_stencil_2_435_436$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxy_stencil_3_434_435$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxy_stencil_4_433_434$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxy_stencil_5_432_433$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxy_stencil_6_431_432$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxy_stencil_7_430_431$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lxy_stencil_8_lxy_stencil_9_430$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read.0","inner_compute$add_lgxy_stencil_1_436_437$binop.data.in.0"],
          ["inner_compute$add_lxy_stencil_2_435_436$binop.data.out","inner_compute$add_lgxy_stencil_1_436_437$binop.data.in.1"],
          ["inner_compute$add_lxy_stencil_1_437_438$binop.data.in.1","inner_compute$add_lgxy_stencil_1_436_437$binop.data.out"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.0","inner_compute$add_lxy_stencil_1_437_438$binop.data.in.0"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write.0","inner_compute$add_lxy_stencil_1_437_438$binop.data.out"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.1","inner_compute$add_lxy_stencil_2_435_436$binop.data.in.0"],
          ["inner_compute$add_lxy_stencil_3_434_435$binop.data.out","inner_compute$add_lxy_stencil_2_435_436$binop.data.in.1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.2","inner_compute$add_lxy_stencil_3_434_435$binop.data.in.0"],
          ["inner_compute$add_lxy_stencil_4_433_434$binop.data.out","inner_compute$add_lxy_stencil_3_434_435$binop.data.in.1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.3","inner_compute$add_lxy_stencil_4_433_434$binop.data.in.0"],
          ["inner_compute$add_lxy_stencil_5_432_433$binop.data.out","inner_compute$add_lxy_stencil_4_433_434$binop.data.in.1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.4","inner_compute$add_lxy_stencil_5_432_433$binop.data.in.0"],
          ["inner_compute$add_lxy_stencil_6_431_432$binop.data.out","inner_compute$add_lxy_stencil_5_432_433$binop.data.in.1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.5","inner_compute$add_lxy_stencil_6_431_432$binop.data.in.0"],
          ["inner_compute$add_lxy_stencil_7_430_431$binop.data.out","inner_compute$add_lxy_stencil_6_431_432$binop.data.in.1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.6","inner_compute$add_lxy_stencil_7_430_431$binop.data.in.0"],
          ["inner_compute$add_lxy_stencil_8_lxy_stencil_9_430$binop.data.out","inner_compute$add_lxy_stencil_7_430_431$binop.data.in.1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.7","inner_compute$add_lxy_stencil_8_lxy_stencil_9_430$binop.data.in.0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.8","inner_compute$add_lxy_stencil_8_lxy_stencil_9_430$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write.0","inner_compute$const_p0__473.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_lgyy_stencil_1_490_491$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lyy_stencil_1_491_492$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lyy_stencil_2_489_490$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lyy_stencil_3_488_489$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lyy_stencil_4_487_488$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lyy_stencil_5_486_487$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lyy_stencil_6_485_486$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lyy_stencil_7_484_485$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_lyy_stencil_8_lyy_stencil_9_484$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read.0","inner_compute$add_lgyy_stencil_1_490_491$binop.data.in.0"],
          ["inner_compute$add_lyy_stencil_2_489_490$binop.data.out","inner_compute$add_lgyy_stencil_1_490_491$binop.data.in.1"],
          ["inner_compute$add_lyy_stencil_1_491_492$binop.data.in.1","inner_compute$add_lgyy_stencil_1_490_491$binop.data.out"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.0","inner_compute$add_lyy_stencil_1_491_492$binop.data.in.0"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write.0","inner_compute$add_lyy_stencil_1_491_492$binop.data.out"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.1","inner_compute$add_lyy_stencil_2_489_490$binop.data.in.0"],
          ["inner_compute$add_lyy_stencil_3_488_489$binop.data.out","inner_compute$add_lyy_stencil_2_489_490$binop.data.in.1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.2","inner_compute$add_lyy_stencil_3_488_489$binop.data.in.0"],
          ["inner_compute$add_lyy_stencil_4_487_488$binop.data.out","inner_compute$add_lyy_stencil_3_488_489$binop.data.in.1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.3","inner_compute$add_lyy_stencil_4_487_488$binop.data.in.0"],
          ["inner_compute$add_lyy_stencil_5_486_487$binop.data.out","inner_compute$add_lyy_stencil_4_487_488$binop.data.in.1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.4","inner_compute$add_lyy_stencil_5_486_487$binop.data.in.0"],
          ["inner_compute$add_lyy_stencil_6_485_486$binop.data.out","inner_compute$add_lyy_stencil_5_486_487$binop.data.in.1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.5","inner_compute$add_lyy_stencil_6_485_486$binop.data.in.0"],
          ["inner_compute$add_lyy_stencil_7_484_485$binop.data.out","inner_compute$add_lyy_stencil_6_485_486$binop.data.in.1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.6","inner_compute$add_lyy_stencil_7_484_485$binop.data.in.0"],
          ["inner_compute$add_lyy_stencil_8_lyy_stencil_9_484$binop.data.out","inner_compute$add_lyy_stencil_7_484_485$binop.data.in.1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.7","inner_compute$add_lyy_stencil_8_lyy_stencil_9_484$binop.data.in.0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.8","inner_compute$add_lyy_stencil_8_lyy_stencil_9_484$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$ashr_310_311_312$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "inner_compute$const_p7__311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310$binop.data.out","inner_compute$ashr_310_311_312$binop.data.in.0"],
          ["inner_compute$const_p7__311.out","inner_compute$ashr_310_311_312$binop.data.in.1"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write.0","inner_compute$ashr_310_311_312$binop.data.out"],
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read.0","inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310$binop.data.in.0"],
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read.0","inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_x_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$ashr_410_411_412$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "inner_compute$const_p7__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410$binop.data.out","inner_compute$ashr_410_411_412$binop.data.in.0"],
          ["inner_compute$const_p7__411.out","inner_compute$ashr_410_411_412$binop.data.in.1"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write.0","inner_compute$ashr_410_411_412$binop.data.out"],
          ["self.grad_x_stencil_op_hcompute_lxy_stencil_read.0","inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410$binop.data.in.0"],
          ["self.grad_y_stencil_op_hcompute_lxy_stencil_read.0","inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_y_stencil_op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$ashr_465_466_467$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "inner_compute$const_p7__466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465$binop.data.out","inner_compute$ashr_465_466_467$binop.data.in.0"],
          ["inner_compute$const_p7__466.out","inner_compute$ashr_465_466_467$binop.data.in.1"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write.0","inner_compute$ashr_465_466_467$binop.data.out"],
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read.0","inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465$binop.data.in.0"],
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read.0","inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "grad_x_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxx_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_lxx_stencil_read.0","self.op_hcompute_grad_x_stencil_write.0"],
          ["self.op_hcompute_lxy_stencil_read.0","self.op_hcompute_grad_x_stencil_write.0"],
          ["self.op_hcompute_lxx_stencil_read_extra_ctrl","self.op_hcompute_grad_x_stencil_write_extra_ctrl"],
          ["self.op_hcompute_lxy_stencil_read_extra_ctrl","self.op_hcompute_grad_x_stencil_write_extra_ctrl"]
        ]
      },
      "grad_y_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_lxy_stencil_read.0","self.op_hcompute_grad_y_stencil_write.0"],
          ["self.op_hcompute_lyy_stencil_read.0","self.op_hcompute_grad_y_stencil_write.0"],
          ["self.op_hcompute_lxy_stencil_read_extra_ctrl","self.op_hcompute_grad_y_stencil_write_extra_ctrl"],
          ["self.op_hcompute_lyy_stencil_read_extra_ctrl","self.op_hcompute_grad_y_stencil_write_extra_ctrl"]
        ]
      },
      "harris":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "cim_stencil$chain_disen_const_U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "cim_stencil$d_reg__U1$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$d_reg__U2$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$d_reg__U3$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$d_reg__U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$d_reg__U5$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$d_reg__U6$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[264],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,60],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,15]},"in2agg_0":{"cycle_starting_addr":[260],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,60],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"sram2tb_0":{"cycle_starting_addr":[383],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,58],"read_data_starting_addr":[0],"read_data_stride":[1,15],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"sram2tb_1":{"cycle_starting_addr":[385],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,58],"read_data_starting_addr":[15],"read_data_stride":[1,15],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"stencil_valid":{"cycle_starting_addr":[390],"cycle_stride":[1,64],"dimensionality":2,"extent":[58,58]},"tb2out_0":{"cycle_starting_addr":[388],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,58],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]},"tb2out_1":{"cycle_starting_addr":[388],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,58],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "lxx_stencil$chain_disen_const_U15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "lxx_stencil$d_reg__U10$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$d_reg__U11$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$d_reg__U12$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$d_reg__U13$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$d_reg__U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$d_reg__U9$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U8"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "lxy_stencil$chain_disen_const_U23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "lxy_stencil$d_reg__U17$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$d_reg__U18$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$d_reg__U19$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$d_reg__U20$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$d_reg__U21$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$d_reg__U22$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "lyy_stencil$chain_disen_const_U31":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "lyy_stencil$d_reg__U25$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$d_reg__U26$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$d_reg__U27$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$d_reg__U28$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$d_reg__U29$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$d_reg__U30$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_575_576_577$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_575_576_577$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_577_578_579$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_577_578_579$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_579_580_581$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_579_580_581$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_581_582_583$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_581_582_583$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_583_584_585$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_583_584_585$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_585_586_587$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_585_586_587$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_587_588_589$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_587_588_589$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_589_591_592$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$bitand_589_591_592$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$const_p1__590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$const_p255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$mux_5922550$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$sle_590_cim_stencil_2_591$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","le"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_1_cim_stencil_2_575$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_3_cim_stencil_2_576$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_4_cim_stencil_2_578$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_5_cim_stencil_2_580$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_6_cim_stencil_2_582$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_7_cim_stencil_2_584$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_8_cim_stencil_2_586$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_9_cim_stencil_2_588$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_stencil$inner_compute$add_529_530_535$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_cim_stencil$inner_compute$ashr_536_537_538$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_stencil$inner_compute$ashr_lgxx_stencil_2_528_529$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_stencil$inner_compute$ashr_lgxy_stencil_2_528_532$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_stencil$inner_compute$ashr_lgyy_stencil_2_528_530$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "op_hcompute_cim_stencil$inner_compute$const_p4__537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "op_hcompute_cim_stencil$inner_compute$const_p6__528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "op_hcompute_cim_stencil$inner_compute$const_p6__528$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "op_hcompute_cim_stencil$inner_compute$const_p6__528$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "op_hcompute_cim_stencil$inner_compute$mul_529_530_531$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_cim_stencil$inner_compute$mul_532_532_533$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_cim_stencil$inner_compute$mul_535_535_536$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_cim_stencil$inner_compute$sub_531_533_534$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_cim_stencil$inner_compute$sub_534_538_539$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$add_padded16_global_wrapper_stencil_1_275_276$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$add_padded16_global_wrapper_stencil_2_274_275$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$const_n255__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$const_p255__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$const_p255__2811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$const_p2__273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$const_p2__273$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$mul_padded16_global_wrapper_stencil_3_273_274$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$mul_padded16_global_wrapper_stencil_5_273_278$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$smax_282_283_284$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","max"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$smin_280_281_282$min_mux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$smin_280_281_282$scomp$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","le"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$sub_276_padded16_global_wrapper_stencil_4_277$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$sub_277_278_279$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_x_stencil$inner_compute$sub_279_padded16_global_wrapper_stencil_6_280$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$add_padded16_global_wrapper_stencil_7_375_376$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$add_padded16_global_wrapper_stencil_8_374_375$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$const_n255__383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$const_p255__381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$const_p255__3811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$const_p2__373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$const_p2__373$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$mul_padded16_global_wrapper_stencil_11_373_378$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$mul_padded16_global_wrapper_stencil_9_373_374$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$smax_382_383_384$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","max"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$smin_380_381_382$min_mux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$smin_380_381_382$scomp$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","le"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$sub_376_padded16_global_wrapper_stencil_10_377$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$sub_377_378_379$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_grad_y_stencil$inner_compute$sub_379_padded16_global_wrapper_stencil_12_380$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U40"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[390],"cycle_stride":[1,64],"dimensionality":2,"extent":[58,58]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_lgxx_stencil$inner_compute$const_p0__318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_lgxx_stencil_1$inner_compute$add_lgxx_stencil_1_335_336$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_1_336_337$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_2_334_335$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_3_333_334$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_4_332_333$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_5_331_332$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_6_330_331$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_7_329_330$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_8_lxx_stencil_9_329$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil$inner_compute$const_p0__419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_lgxy_stencil_1$inner_compute$add_lgxy_stencil_1_436_437$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_1_437_438$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_2_435_436$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_3_434_435$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_4_433_434$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_5_432_433$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_6_431_432$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_7_430_431$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_8_lxy_stencil_9_430$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil$inner_compute$const_p0__473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_lgyy_stencil_1$inner_compute$add_lgyy_stencil_1_490_491$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_1_491_492$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_2_489_490$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_3_488_489$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_4_487_488$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_5_486_487$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_6_485_486$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_7_484_485$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_8_lyy_stencil_9_484$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lxx_stencil$inner_compute$ashr_310_311_312$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "op_hcompute_lxx_stencil$inner_compute$const_p7__311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_lxx_stencil$inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lxy_stencil$inner_compute$ashr_410_411_412$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "op_hcompute_lxy_stencil$inner_compute$const_p7__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_lxy_stencil$inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_lyy_stencil$inner_compute$ashr_465_466_467$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "op_hcompute_lyy_stencil$inner_compute$const_p7__466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_lyy_stencil$inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "padded16_global_wrapper_stencil$chain_disen_const_U39":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "padded16_global_wrapper_stencil$d_reg__U33$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$d_reg__U34$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$d_reg__U35$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$d_reg__U36$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$d_reg__U37$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$d_reg__U38$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U32"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[123],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[125],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[130],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["op_hcompute_cim_stencil$inner_compute$sub_534_538_539$binop.data.out","cim_stencil$d_reg__U1$reg0.in"],
          ["cim_stencil$d_reg__U2$reg0.in","cim_stencil$d_reg__U1$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_8_cim_stencil_2_586$compop.data.in.0","cim_stencil$d_reg__U1$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_7_cim_stencil_2_584$compop.data.in.0","cim_stencil$d_reg__U2$reg0.out"],
          ["cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_0","cim_stencil$d_reg__U3$reg0.in"],
          ["cim_stencil$d_reg__U4$reg0.in","cim_stencil$d_reg__U3$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_3_cim_stencil_2_576$compop.data.in.0","cim_stencil$d_reg__U3$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_1_cim_stencil_2_575$compop.data.in.0","cim_stencil$d_reg__U4$reg0.out"],
          ["cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_1","cim_stencil$d_reg__U5$reg0.in"],
          ["cim_stencil$d_reg__U6$reg0.in","cim_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$sle_590_cim_stencil_2_591$compop.data.in.1","cim_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_1_cim_stencil_2_575$compop.data.in.1","cim_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_3_cim_stencil_2_576$compop.data.in.1","cim_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_4_cim_stencil_2_578$compop.data.in.1","cim_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_5_cim_stencil_2_580$compop.data.in.1","cim_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_6_cim_stencil_2_582$compop.data.in.1","cim_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_7_cim_stencil_2_584$compop.data.in.1","cim_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_8_cim_stencil_2_586$compop.data.in.1","cim_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_9_cim_stencil_2_588$compop.data.in.1","cim_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_5_cim_stencil_2_580$compop.data.in.0","cim_stencil$d_reg__U6$reg0.out"],
          ["cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.clk_en","cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_cim_stencil$inner_compute$sub_534_538_539$binop.data.out","cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_in_0"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_4_cim_stencil_2_578$compop.data.in.0","cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_0"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_6_cim_stencil_2_582$compop.data.in.0","cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.data_out_1"],
          ["io1in_reset.out","cim_stencil$ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_garnet.flush"],
          ["op_hcompute_cim_output_stencil$inner_compute$mux_5922550$mux.data.out","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["op_hcompute_grad_x_stencil$inner_compute$add_padded16_global_wrapper_stencil_2_274_275$binop.data.in.0","io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0.out"],
          ["op_hcompute_grad_y_stencil$inner_compute$add_padded16_global_wrapper_stencil_8_374_375$binop.data.in.0","io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0.out"],
          ["padded16_global_wrapper_stencil$d_reg__U35$reg0.in","io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0.out"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_in_0","io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.stencil_valid","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.flush","io1in_reset.out"],
          ["lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.flush","io1in_reset.out"],
          ["lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.flush","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.flush","io1in_reset.out"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.flush","io1in_reset.out"],
          ["lxx_stencil$d_reg__U9$reg0.out","lxx_stencil$d_reg__U10$reg0.in"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_7_329_330$binop.data.in.0","lxx_stencil$d_reg__U10$reg0.out"],
          ["lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_0","lxx_stencil$d_reg__U11$reg0.in"],
          ["lxx_stencil$d_reg__U12$reg0.in","lxx_stencil$d_reg__U11$reg0.out"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_2_334_335$binop.data.in.0","lxx_stencil$d_reg__U11$reg0.out"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_1_336_337$binop.data.in.0","lxx_stencil$d_reg__U12$reg0.out"],
          ["lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_1","lxx_stencil$d_reg__U13$reg0.in"],
          ["lxx_stencil$d_reg__U14$reg0.in","lxx_stencil$d_reg__U13$reg0.out"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_5_331_332$binop.data.in.0","lxx_stencil$d_reg__U13$reg0.out"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_4_332_333$binop.data.in.0","lxx_stencil$d_reg__U14$reg0.out"],
          ["op_hcompute_lxx_stencil$inner_compute$ashr_310_311_312$binop.data.out","lxx_stencil$d_reg__U9$reg0.in"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_8_lxx_stencil_9_329$binop.data.in.1","lxx_stencil$d_reg__U9$reg0.out"],
          ["lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.clk_en","lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_lxx_stencil$inner_compute$ashr_310_311_312$binop.data.out","lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_in_0"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_3_333_334$binop.data.in.0","lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_0"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_6_330_331$binop.data.in.0","lxx_stencil$ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_1"],
          ["op_hcompute_lxy_stencil$inner_compute$ashr_410_411_412$binop.data.out","lxy_stencil$d_reg__U17$reg0.in"],
          ["lxy_stencil$d_reg__U18$reg0.in","lxy_stencil$d_reg__U17$reg0.out"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_8_lxy_stencil_9_430$binop.data.in.1","lxy_stencil$d_reg__U17$reg0.out"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_7_430_431$binop.data.in.0","lxy_stencil$d_reg__U18$reg0.out"],
          ["lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_0","lxy_stencil$d_reg__U19$reg0.in"],
          ["lxy_stencil$d_reg__U20$reg0.in","lxy_stencil$d_reg__U19$reg0.out"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_2_435_436$binop.data.in.0","lxy_stencil$d_reg__U19$reg0.out"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_1_437_438$binop.data.in.0","lxy_stencil$d_reg__U20$reg0.out"],
          ["lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_1","lxy_stencil$d_reg__U21$reg0.in"],
          ["lxy_stencil$d_reg__U22$reg0.in","lxy_stencil$d_reg__U21$reg0.out"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_5_432_433$binop.data.in.0","lxy_stencil$d_reg__U21$reg0.out"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_4_433_434$binop.data.in.0","lxy_stencil$d_reg__U22$reg0.out"],
          ["lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.clk_en","lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_lxy_stencil$inner_compute$ashr_410_411_412$binop.data.out","lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_in_0"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_3_434_435$binop.data.in.0","lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_0"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_6_431_432$binop.data.in.0","lxy_stencil$ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_1"],
          ["op_hcompute_lyy_stencil$inner_compute$ashr_465_466_467$binop.data.out","lyy_stencil$d_reg__U25$reg0.in"],
          ["lyy_stencil$d_reg__U26$reg0.in","lyy_stencil$d_reg__U25$reg0.out"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_8_lyy_stencil_9_484$binop.data.in.1","lyy_stencil$d_reg__U25$reg0.out"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_7_484_485$binop.data.in.0","lyy_stencil$d_reg__U26$reg0.out"],
          ["lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_0","lyy_stencil$d_reg__U27$reg0.in"],
          ["lyy_stencil$d_reg__U28$reg0.in","lyy_stencil$d_reg__U27$reg0.out"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_2_489_490$binop.data.in.0","lyy_stencil$d_reg__U27$reg0.out"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_1_491_492$binop.data.in.0","lyy_stencil$d_reg__U28$reg0.out"],
          ["lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_1","lyy_stencil$d_reg__U29$reg0.in"],
          ["lyy_stencil$d_reg__U30$reg0.in","lyy_stencil$d_reg__U29$reg0.out"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_5_486_487$binop.data.in.0","lyy_stencil$d_reg__U29$reg0.out"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_4_487_488$binop.data.in.0","lyy_stencil$d_reg__U30$reg0.out"],
          ["lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.clk_en","lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_lyy_stencil$inner_compute$ashr_465_466_467$binop.data.out","lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_in_0"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_3_488_489$binop.data.in.0","lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_0"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_6_485_486$binop.data.in.0","lyy_stencil$ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_1"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_575_576_577$lut$lut.bit.in.2","op_hcompute_cim_output_stencil$inner_compute$bitand_575_576_577$c0_lutcnst.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_1_cim_stencil_2_575$compop.bit.out","op_hcompute_cim_output_stencil$inner_compute$bitand_575_576_577$lut$lut.bit.in.0"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_3_cim_stencil_2_576$compop.bit.out","op_hcompute_cim_output_stencil$inner_compute$bitand_575_576_577$lut$lut.bit.in.1"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_577_578_579$lut$lut.bit.in.0","op_hcompute_cim_output_stencil$inner_compute$bitand_575_576_577$lut$lut.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_577_578_579$lut$lut.bit.in.2","op_hcompute_cim_output_stencil$inner_compute$bitand_577_578_579$c0_lutcnst.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_4_cim_stencil_2_578$compop.bit.out","op_hcompute_cim_output_stencil$inner_compute$bitand_577_578_579$lut$lut.bit.in.1"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_579_580_581$lut$lut.bit.in.0","op_hcompute_cim_output_stencil$inner_compute$bitand_577_578_579$lut$lut.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_579_580_581$lut$lut.bit.in.2","op_hcompute_cim_output_stencil$inner_compute$bitand_579_580_581$c0_lutcnst.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_5_cim_stencil_2_580$compop.bit.out","op_hcompute_cim_output_stencil$inner_compute$bitand_579_580_581$lut$lut.bit.in.1"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_581_582_583$lut$lut.bit.in.0","op_hcompute_cim_output_stencil$inner_compute$bitand_579_580_581$lut$lut.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_581_582_583$lut$lut.bit.in.2","op_hcompute_cim_output_stencil$inner_compute$bitand_581_582_583$c0_lutcnst.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_6_cim_stencil_2_582$compop.bit.out","op_hcompute_cim_output_stencil$inner_compute$bitand_581_582_583$lut$lut.bit.in.1"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_583_584_585$lut$lut.bit.in.0","op_hcompute_cim_output_stencil$inner_compute$bitand_581_582_583$lut$lut.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_583_584_585$lut$lut.bit.in.2","op_hcompute_cim_output_stencil$inner_compute$bitand_583_584_585$c0_lutcnst.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_7_cim_stencil_2_584$compop.bit.out","op_hcompute_cim_output_stencil$inner_compute$bitand_583_584_585$lut$lut.bit.in.1"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_585_586_587$lut$lut.bit.in.0","op_hcompute_cim_output_stencil$inner_compute$bitand_583_584_585$lut$lut.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_585_586_587$lut$lut.bit.in.2","op_hcompute_cim_output_stencil$inner_compute$bitand_585_586_587$c0_lutcnst.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_8_cim_stencil_2_586$compop.bit.out","op_hcompute_cim_output_stencil$inner_compute$bitand_585_586_587$lut$lut.bit.in.1"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_587_588_589$lut$lut.bit.in.0","op_hcompute_cim_output_stencil$inner_compute$bitand_585_586_587$lut$lut.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_587_588_589$lut$lut.bit.in.2","op_hcompute_cim_output_stencil$inner_compute$bitand_587_588_589$c0_lutcnst.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_9_cim_stencil_2_588$compop.bit.out","op_hcompute_cim_output_stencil$inner_compute$bitand_587_588_589$lut$lut.bit.in.1"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_589_591_592$lut$lut.bit.in.0","op_hcompute_cim_output_stencil$inner_compute$bitand_587_588_589$lut$lut.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$bitand_589_591_592$lut$lut.bit.in.2","op_hcompute_cim_output_stencil$inner_compute$bitand_589_591_592$c0_lutcnst.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$sle_590_cim_stencil_2_591$compop.bit.out","op_hcompute_cim_output_stencil$inner_compute$bitand_589_591_592$lut$lut.bit.in.1"],
          ["op_hcompute_cim_output_stencil$inner_compute$mux_5922550$mux.bit.in.0","op_hcompute_cim_output_stencil$inner_compute$bitand_589_591_592$lut$lut.bit.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$mux_5922550$mux.data.in.1","op_hcompute_cim_output_stencil$inner_compute$const_p0_0.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$sle_590_cim_stencil_2_591$compop.data.in.0","op_hcompute_cim_output_stencil$inner_compute$const_p1__590.out"],
          ["op_hcompute_cim_output_stencil$inner_compute$mux_5922550$mux.data.in.0","op_hcompute_cim_output_stencil$inner_compute$const_p255_255.out"],
          ["op_hcompute_cim_stencil$inner_compute$sub_534_538_539$binop.data.out","op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_9_cim_stencil_2_588$compop.data.in.0"],
          ["op_hcompute_cim_stencil$inner_compute$ashr_lgxx_stencil_2_528_529$binop.data.out","op_hcompute_cim_stencil$inner_compute$add_529_530_535$binop.data.in.0"],
          ["op_hcompute_cim_stencil$inner_compute$ashr_lgyy_stencil_2_528_530$binop.data.out","op_hcompute_cim_stencil$inner_compute$add_529_530_535$binop.data.in.1"],
          ["op_hcompute_cim_stencil$inner_compute$mul_535_535_536$binop.data.in.0","op_hcompute_cim_stencil$inner_compute$add_529_530_535$binop.data.out"],
          ["op_hcompute_cim_stencil$inner_compute$mul_535_535_536$binop.data.in.1","op_hcompute_cim_stencil$inner_compute$add_529_530_535$binop.data.out"],
          ["op_hcompute_cim_stencil$inner_compute$mul_535_535_536$binop.data.out","op_hcompute_cim_stencil$inner_compute$ashr_536_537_538$binop.data.in.0"],
          ["op_hcompute_cim_stencil$inner_compute$const_p4__537.out","op_hcompute_cim_stencil$inner_compute$ashr_536_537_538$binop.data.in.1"],
          ["op_hcompute_cim_stencil$inner_compute$sub_534_538_539$binop.data.in.1","op_hcompute_cim_stencil$inner_compute$ashr_536_537_538$binop.data.out"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_1_336_337$binop.data.out","op_hcompute_cim_stencil$inner_compute$ashr_lgxx_stencil_2_528_529$binop.data.in.0"],
          ["op_hcompute_cim_stencil$inner_compute$const_p6__528.out","op_hcompute_cim_stencil$inner_compute$ashr_lgxx_stencil_2_528_529$binop.data.in.1"],
          ["op_hcompute_cim_stencil$inner_compute$mul_529_530_531$binop.data.in.0","op_hcompute_cim_stencil$inner_compute$ashr_lgxx_stencil_2_528_529$binop.data.out"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_1_437_438$binop.data.out","op_hcompute_cim_stencil$inner_compute$ashr_lgxy_stencil_2_528_532$binop.data.in.0"],
          ["op_hcompute_cim_stencil$inner_compute$const_p6__528$2.out","op_hcompute_cim_stencil$inner_compute$ashr_lgxy_stencil_2_528_532$binop.data.in.1"],
          ["op_hcompute_cim_stencil$inner_compute$mul_532_532_533$binop.data.in.0","op_hcompute_cim_stencil$inner_compute$ashr_lgxy_stencil_2_528_532$binop.data.out"],
          ["op_hcompute_cim_stencil$inner_compute$mul_532_532_533$binop.data.in.1","op_hcompute_cim_stencil$inner_compute$ashr_lgxy_stencil_2_528_532$binop.data.out"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_1_491_492$binop.data.out","op_hcompute_cim_stencil$inner_compute$ashr_lgyy_stencil_2_528_530$binop.data.in.0"],
          ["op_hcompute_cim_stencil$inner_compute$const_p6__528$1.out","op_hcompute_cim_stencil$inner_compute$ashr_lgyy_stencil_2_528_530$binop.data.in.1"],
          ["op_hcompute_cim_stencil$inner_compute$mul_529_530_531$binop.data.in.1","op_hcompute_cim_stencil$inner_compute$ashr_lgyy_stencil_2_528_530$binop.data.out"],
          ["op_hcompute_cim_stencil$inner_compute$sub_531_533_534$binop.data.in.0","op_hcompute_cim_stencil$inner_compute$mul_529_530_531$binop.data.out"],
          ["op_hcompute_cim_stencil$inner_compute$sub_531_533_534$binop.data.in.1","op_hcompute_cim_stencil$inner_compute$mul_532_532_533$binop.data.out"],
          ["op_hcompute_cim_stencil$inner_compute$sub_534_538_539$binop.data.in.0","op_hcompute_cim_stencil$inner_compute$sub_531_533_534$binop.data.out"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_0","op_hcompute_grad_x_stencil$inner_compute$add_padded16_global_wrapper_stencil_1_275_276$binop.data.in.0"],
          ["op_hcompute_grad_x_stencil$inner_compute$add_padded16_global_wrapper_stencil_2_274_275$binop.data.out","op_hcompute_grad_x_stencil$inner_compute$add_padded16_global_wrapper_stencil_1_275_276$binop.data.in.1"],
          ["op_hcompute_grad_x_stencil$inner_compute$sub_276_padded16_global_wrapper_stencil_4_277$binop.data.in.0","op_hcompute_grad_x_stencil$inner_compute$add_padded16_global_wrapper_stencil_1_275_276$binop.data.out"],
          ["op_hcompute_grad_x_stencil$inner_compute$mul_padded16_global_wrapper_stencil_3_273_274$binop.data.out","op_hcompute_grad_x_stencil$inner_compute$add_padded16_global_wrapper_stencil_2_274_275$binop.data.in.1"],
          ["op_hcompute_grad_x_stencil$inner_compute$smax_282_283_284$cgramax.data.in.1","op_hcompute_grad_x_stencil$inner_compute$const_n255__283.out"],
          ["op_hcompute_grad_x_stencil$inner_compute$smin_280_281_282$scomp$compop.data.in.1","op_hcompute_grad_x_stencil$inner_compute$const_p255__281.out"],
          ["op_hcompute_grad_x_stencil$inner_compute$smin_280_281_282$min_mux$mux.data.in.1","op_hcompute_grad_x_stencil$inner_compute$const_p255__2811.out"],
          ["op_hcompute_grad_x_stencil$inner_compute$mul_padded16_global_wrapper_stencil_5_273_278$binop.data.in.1","op_hcompute_grad_x_stencil$inner_compute$const_p2__273$1.out"],
          ["op_hcompute_grad_x_stencil$inner_compute$mul_padded16_global_wrapper_stencil_3_273_274$binop.data.in.1","op_hcompute_grad_x_stencil$inner_compute$const_p2__273.out"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_1","op_hcompute_grad_x_stencil$inner_compute$mul_padded16_global_wrapper_stencil_3_273_274$binop.data.in.0"],
          ["padded16_global_wrapper_stencil$d_reg__U34$reg0.out","op_hcompute_grad_x_stencil$inner_compute$mul_padded16_global_wrapper_stencil_5_273_278$binop.data.in.0"],
          ["op_hcompute_grad_x_stencil$inner_compute$sub_277_278_279$binop.data.in.1","op_hcompute_grad_x_stencil$inner_compute$mul_padded16_global_wrapper_stencil_5_273_278$binop.data.out"],
          ["op_hcompute_grad_x_stencil$inner_compute$smin_280_281_282$min_mux$mux.data.out","op_hcompute_grad_x_stencil$inner_compute$smax_282_283_284$cgramax.data.in.0"],
          ["op_hcompute_lxx_stencil$inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310$binop.data.in.0","op_hcompute_grad_x_stencil$inner_compute$smax_282_283_284$cgramax.data.out"],
          ["op_hcompute_lxx_stencil$inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310$binop.data.in.1","op_hcompute_grad_x_stencil$inner_compute$smax_282_283_284$cgramax.data.out"],
          ["op_hcompute_lxy_stencil$inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410$binop.data.in.0","op_hcompute_grad_x_stencil$inner_compute$smax_282_283_284$cgramax.data.out"],
          ["op_hcompute_grad_x_stencil$inner_compute$smin_280_281_282$scomp$compop.bit.out","op_hcompute_grad_x_stencil$inner_compute$smin_280_281_282$min_mux$mux.bit.in.0"],
          ["op_hcompute_grad_x_stencil$inner_compute$sub_279_padded16_global_wrapper_stencil_6_280$binop.data.out","op_hcompute_grad_x_stencil$inner_compute$smin_280_281_282$min_mux$mux.data.in.0"],
          ["op_hcompute_grad_x_stencil$inner_compute$sub_279_padded16_global_wrapper_stencil_6_280$binop.data.out","op_hcompute_grad_x_stencil$inner_compute$smin_280_281_282$scomp$compop.data.in.0"],
          ["padded16_global_wrapper_stencil$d_reg__U38$reg0.out","op_hcompute_grad_x_stencil$inner_compute$sub_276_padded16_global_wrapper_stencil_4_277$binop.data.in.1"],
          ["op_hcompute_grad_x_stencil$inner_compute$sub_277_278_279$binop.data.in.0","op_hcompute_grad_x_stencil$inner_compute$sub_276_padded16_global_wrapper_stencil_4_277$binop.data.out"],
          ["op_hcompute_grad_x_stencil$inner_compute$sub_279_padded16_global_wrapper_stencil_6_280$binop.data.in.0","op_hcompute_grad_x_stencil$inner_compute$sub_277_278_279$binop.data.out"],
          ["padded16_global_wrapper_stencil$d_reg__U36$reg0.out","op_hcompute_grad_x_stencil$inner_compute$sub_279_padded16_global_wrapper_stencil_6_280$binop.data.in.1"],
          ["padded16_global_wrapper_stencil$d_reg__U36$reg0.out","op_hcompute_grad_y_stencil$inner_compute$add_padded16_global_wrapper_stencil_7_375_376$binop.data.in.0"],
          ["op_hcompute_grad_y_stencil$inner_compute$add_padded16_global_wrapper_stencil_8_374_375$binop.data.out","op_hcompute_grad_y_stencil$inner_compute$add_padded16_global_wrapper_stencil_7_375_376$binop.data.in.1"],
          ["op_hcompute_grad_y_stencil$inner_compute$sub_376_padded16_global_wrapper_stencil_10_377$binop.data.in.0","op_hcompute_grad_y_stencil$inner_compute$add_padded16_global_wrapper_stencil_7_375_376$binop.data.out"],
          ["op_hcompute_grad_y_stencil$inner_compute$mul_padded16_global_wrapper_stencil_9_373_374$binop.data.out","op_hcompute_grad_y_stencil$inner_compute$add_padded16_global_wrapper_stencil_8_374_375$binop.data.in.1"],
          ["op_hcompute_grad_y_stencil$inner_compute$smax_382_383_384$cgramax.data.in.1","op_hcompute_grad_y_stencil$inner_compute$const_n255__383.out"],
          ["op_hcompute_grad_y_stencil$inner_compute$smin_380_381_382$min_mux$mux.data.in.1","op_hcompute_grad_y_stencil$inner_compute$const_p255__381.out"],
          ["op_hcompute_grad_y_stencil$inner_compute$smin_380_381_382$scomp$compop.data.in.1","op_hcompute_grad_y_stencil$inner_compute$const_p255__3811.out"],
          ["op_hcompute_grad_y_stencil$inner_compute$mul_padded16_global_wrapper_stencil_11_373_378$binop.data.in.1","op_hcompute_grad_y_stencil$inner_compute$const_p2__373$1.out"],
          ["op_hcompute_grad_y_stencil$inner_compute$mul_padded16_global_wrapper_stencil_9_373_374$binop.data.in.1","op_hcompute_grad_y_stencil$inner_compute$const_p2__373.out"],
          ["padded16_global_wrapper_stencil$d_reg__U37$reg0.out","op_hcompute_grad_y_stencil$inner_compute$mul_padded16_global_wrapper_stencil_11_373_378$binop.data.in.0"],
          ["op_hcompute_grad_y_stencil$inner_compute$sub_377_378_379$binop.data.in.1","op_hcompute_grad_y_stencil$inner_compute$mul_padded16_global_wrapper_stencil_11_373_378$binop.data.out"],
          ["padded16_global_wrapper_stencil$d_reg__U35$reg0.out","op_hcompute_grad_y_stencil$inner_compute$mul_padded16_global_wrapper_stencil_9_373_374$binop.data.in.0"],
          ["op_hcompute_grad_y_stencil$inner_compute$smin_380_381_382$min_mux$mux.data.out","op_hcompute_grad_y_stencil$inner_compute$smax_382_383_384$cgramax.data.in.0"],
          ["op_hcompute_lxy_stencil$inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410$binop.data.in.1","op_hcompute_grad_y_stencil$inner_compute$smax_382_383_384$cgramax.data.out"],
          ["op_hcompute_lyy_stencil$inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465$binop.data.in.0","op_hcompute_grad_y_stencil$inner_compute$smax_382_383_384$cgramax.data.out"],
          ["op_hcompute_lyy_stencil$inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465$binop.data.in.1","op_hcompute_grad_y_stencil$inner_compute$smax_382_383_384$cgramax.data.out"],
          ["op_hcompute_grad_y_stencil$inner_compute$smin_380_381_382$scomp$compop.bit.out","op_hcompute_grad_y_stencil$inner_compute$smin_380_381_382$min_mux$mux.bit.in.0"],
          ["op_hcompute_grad_y_stencil$inner_compute$sub_379_padded16_global_wrapper_stencil_12_380$binop.data.out","op_hcompute_grad_y_stencil$inner_compute$smin_380_381_382$min_mux$mux.data.in.0"],
          ["op_hcompute_grad_y_stencil$inner_compute$sub_379_padded16_global_wrapper_stencil_12_380$binop.data.out","op_hcompute_grad_y_stencil$inner_compute$smin_380_381_382$scomp$compop.data.in.0"],
          ["padded16_global_wrapper_stencil$d_reg__U38$reg0.out","op_hcompute_grad_y_stencil$inner_compute$sub_376_padded16_global_wrapper_stencil_10_377$binop.data.in.1"],
          ["op_hcompute_grad_y_stencil$inner_compute$sub_377_378_379$binop.data.in.0","op_hcompute_grad_y_stencil$inner_compute$sub_376_padded16_global_wrapper_stencil_10_377$binop.data.out"],
          ["op_hcompute_grad_y_stencil$inner_compute$sub_379_padded16_global_wrapper_stencil_12_380$binop.data.in.0","op_hcompute_grad_y_stencil$inner_compute$sub_377_378_379$binop.data.out"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_0","op_hcompute_grad_y_stencil$inner_compute$sub_379_padded16_global_wrapper_stencil_12_380$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.clk_en","op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lgxx_stencil_1_335_336$binop.data.in.0","op_hcompute_lgxx_stencil$inner_compute$const_p0__318.out"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_2_334_335$binop.data.out","op_hcompute_lgxx_stencil_1$inner_compute$add_lgxx_stencil_1_335_336$binop.data.in.1"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_1_336_337$binop.data.in.1","op_hcompute_lgxx_stencil_1$inner_compute$add_lgxx_stencil_1_335_336$binop.data.out"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_3_333_334$binop.data.out","op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_2_334_335$binop.data.in.1"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_4_332_333$binop.data.out","op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_3_333_334$binop.data.in.1"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_5_331_332$binop.data.out","op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_4_332_333$binop.data.in.1"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_6_330_331$binop.data.out","op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_5_331_332$binop.data.in.1"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_7_329_330$binop.data.out","op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_6_330_331$binop.data.in.1"],
          ["op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_8_lxx_stencil_9_329$binop.data.out","op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_7_329_330$binop.data.in.1"],
          ["op_hcompute_lxx_stencil$inner_compute$ashr_310_311_312$binop.data.out","op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_8_lxx_stencil_9_329$binop.data.in.0"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lgxy_stencil_1_436_437$binop.data.in.0","op_hcompute_lgxy_stencil$inner_compute$const_p0__419.out"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_2_435_436$binop.data.out","op_hcompute_lgxy_stencil_1$inner_compute$add_lgxy_stencil_1_436_437$binop.data.in.1"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_1_437_438$binop.data.in.1","op_hcompute_lgxy_stencil_1$inner_compute$add_lgxy_stencil_1_436_437$binop.data.out"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_3_434_435$binop.data.out","op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_2_435_436$binop.data.in.1"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_4_433_434$binop.data.out","op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_3_434_435$binop.data.in.1"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_5_432_433$binop.data.out","op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_4_433_434$binop.data.in.1"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_6_431_432$binop.data.out","op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_5_432_433$binop.data.in.1"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_7_430_431$binop.data.out","op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_6_431_432$binop.data.in.1"],
          ["op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_8_lxy_stencil_9_430$binop.data.out","op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_7_430_431$binop.data.in.1"],
          ["op_hcompute_lxy_stencil$inner_compute$ashr_410_411_412$binop.data.out","op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_8_lxy_stencil_9_430$binop.data.in.0"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lgyy_stencil_1_490_491$binop.data.in.0","op_hcompute_lgyy_stencil$inner_compute$const_p0__473.out"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_2_489_490$binop.data.out","op_hcompute_lgyy_stencil_1$inner_compute$add_lgyy_stencil_1_490_491$binop.data.in.1"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_1_491_492$binop.data.in.1","op_hcompute_lgyy_stencil_1$inner_compute$add_lgyy_stencil_1_490_491$binop.data.out"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_3_488_489$binop.data.out","op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_2_489_490$binop.data.in.1"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_4_487_488$binop.data.out","op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_3_488_489$binop.data.in.1"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_5_486_487$binop.data.out","op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_4_487_488$binop.data.in.1"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_6_485_486$binop.data.out","op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_5_486_487$binop.data.in.1"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_7_484_485$binop.data.out","op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_6_485_486$binop.data.in.1"],
          ["op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_8_lyy_stencil_9_484$binop.data.out","op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_7_484_485$binop.data.in.1"],
          ["op_hcompute_lyy_stencil$inner_compute$ashr_465_466_467$binop.data.out","op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_8_lyy_stencil_9_484$binop.data.in.0"],
          ["op_hcompute_lxx_stencil$inner_compute$mul_grad_x_stencil_1_grad_x_stencil_1_310$binop.data.out","op_hcompute_lxx_stencil$inner_compute$ashr_310_311_312$binop.data.in.0"],
          ["op_hcompute_lxx_stencil$inner_compute$const_p7__311.out","op_hcompute_lxx_stencil$inner_compute$ashr_310_311_312$binop.data.in.1"],
          ["op_hcompute_lxy_stencil$inner_compute$mul_grad_x_stencil_2_grad_y_stencil_1_410$binop.data.out","op_hcompute_lxy_stencil$inner_compute$ashr_410_411_412$binop.data.in.0"],
          ["op_hcompute_lxy_stencil$inner_compute$const_p7__411.out","op_hcompute_lxy_stencil$inner_compute$ashr_410_411_412$binop.data.in.1"],
          ["op_hcompute_lyy_stencil$inner_compute$mul_grad_y_stencil_2_grad_y_stencil_2_465$binop.data.out","op_hcompute_lyy_stencil$inner_compute$ashr_465_466_467$binop.data.in.0"],
          ["op_hcompute_lyy_stencil$inner_compute$const_p7__466.out","op_hcompute_lyy_stencil$inner_compute$ashr_465_466_467$binop.data.in.1"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_1","padded16_global_wrapper_stencil$d_reg__U33$reg0.in"],
          ["padded16_global_wrapper_stencil$d_reg__U34$reg0.in","padded16_global_wrapper_stencil$d_reg__U33$reg0.out"],
          ["padded16_global_wrapper_stencil$d_reg__U36$reg0.in","padded16_global_wrapper_stencil$d_reg__U35$reg0.out"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_0","padded16_global_wrapper_stencil$d_reg__U37$reg0.in"],
          ["padded16_global_wrapper_stencil$d_reg__U38$reg0.in","padded16_global_wrapper_stencil$d_reg__U37$reg0.out"],
          ["padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.clk_en","padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "hcompute_cim_output_stencil":{
        "type":["Record",[
          ["out_cim_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "bitand_575_576_577$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "bitand_575_576_577$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_577_578_579$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "bitand_577_578_579$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_579_580_581$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "bitand_579_580_581$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_581_582_583$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "bitand_581_582_583$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_583_584_585$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "bitand_583_584_585$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_585_586_587$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "bitand_585_586_587$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_587_588_589$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "bitand_587_588_589$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_589_591_592$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "bitand_589_591_592$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mux_5922550$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "sle_590_cim_stencil_2_591$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","le"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_cim_stencil_1_cim_stencil_2_575$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_cim_stencil_3_cim_stencil_2_576$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_cim_stencil_4_cim_stencil_2_578$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_cim_stencil_5_cim_stencil_2_580$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_cim_stencil_6_cim_stencil_2_582$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_cim_stencil_7_cim_stencil_2_584$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_cim_stencil_8_cim_stencil_2_586$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_cim_stencil_9_cim_stencil_2_588$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          }
        },
        "connections":[
          ["bitand_575_576_577$lut$lut.bit.in.2","bitand_575_576_577$c0_lutcnst.bit.out"],
          ["slt_cim_stencil_1_cim_stencil_2_575$compop.bit.out","bitand_575_576_577$lut$lut.bit.in.0"],
          ["slt_cim_stencil_3_cim_stencil_2_576$compop.bit.out","bitand_575_576_577$lut$lut.bit.in.1"],
          ["bitand_577_578_579$lut$lut.bit.in.0","bitand_575_576_577$lut$lut.bit.out"],
          ["bitand_577_578_579$lut$lut.bit.in.2","bitand_577_578_579$c0_lutcnst.bit.out"],
          ["slt_cim_stencil_4_cim_stencil_2_578$compop.bit.out","bitand_577_578_579$lut$lut.bit.in.1"],
          ["bitand_579_580_581$lut$lut.bit.in.0","bitand_577_578_579$lut$lut.bit.out"],
          ["bitand_579_580_581$lut$lut.bit.in.2","bitand_579_580_581$c0_lutcnst.bit.out"],
          ["slt_cim_stencil_5_cim_stencil_2_580$compop.bit.out","bitand_579_580_581$lut$lut.bit.in.1"],
          ["bitand_581_582_583$lut$lut.bit.in.0","bitand_579_580_581$lut$lut.bit.out"],
          ["bitand_581_582_583$lut$lut.bit.in.2","bitand_581_582_583$c0_lutcnst.bit.out"],
          ["slt_cim_stencil_6_cim_stencil_2_582$compop.bit.out","bitand_581_582_583$lut$lut.bit.in.1"],
          ["bitand_583_584_585$lut$lut.bit.in.0","bitand_581_582_583$lut$lut.bit.out"],
          ["bitand_583_584_585$lut$lut.bit.in.2","bitand_583_584_585$c0_lutcnst.bit.out"],
          ["slt_cim_stencil_7_cim_stencil_2_584$compop.bit.out","bitand_583_584_585$lut$lut.bit.in.1"],
          ["bitand_585_586_587$lut$lut.bit.in.0","bitand_583_584_585$lut$lut.bit.out"],
          ["bitand_585_586_587$lut$lut.bit.in.2","bitand_585_586_587$c0_lutcnst.bit.out"],
          ["slt_cim_stencil_8_cim_stencil_2_586$compop.bit.out","bitand_585_586_587$lut$lut.bit.in.1"],
          ["bitand_587_588_589$lut$lut.bit.in.0","bitand_585_586_587$lut$lut.bit.out"],
          ["bitand_587_588_589$lut$lut.bit.in.2","bitand_587_588_589$c0_lutcnst.bit.out"],
          ["slt_cim_stencil_9_cim_stencil_2_588$compop.bit.out","bitand_587_588_589$lut$lut.bit.in.1"],
          ["bitand_589_591_592$lut$lut.bit.in.0","bitand_587_588_589$lut$lut.bit.out"],
          ["bitand_589_591_592$lut$lut.bit.in.2","bitand_589_591_592$c0_lutcnst.bit.out"],
          ["sle_590_cim_stencil_2_591$compop.bit.out","bitand_589_591_592$lut$lut.bit.in.1"],
          ["mux_5922550$mux.bit.in.0","bitand_589_591_592$lut$lut.bit.out"],
          ["mux_5922550$mux.data.in.1","const_p0_0.out"],
          ["sle_590_cim_stencil_2_591$compop.data.in.0","const_p1__590.out"],
          ["mux_5922550$mux.data.in.0","const_p255_255.out"],
          ["self.out_cim_output_stencil","mux_5922550$mux.data.out"],
          ["slt_cim_stencil_1_cim_stencil_2_575$compop.data.in.0","self.in0_cim_stencil.0"],
          ["sle_590_cim_stencil_2_591$compop.data.in.1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_1_cim_stencil_2_575$compop.data.in.1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576$compop.data.in.1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_4_cim_stencil_2_578$compop.data.in.1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_5_cim_stencil_2_580$compop.data.in.1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_6_cim_stencil_2_582$compop.data.in.1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_7_cim_stencil_2_584$compop.data.in.1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_8_cim_stencil_2_586$compop.data.in.1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_9_cim_stencil_2_588$compop.data.in.1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576$compop.data.in.0","self.in0_cim_stencil.2"],
          ["slt_cim_stencil_4_cim_stencil_2_578$compop.data.in.0","self.in0_cim_stencil.3"],
          ["slt_cim_stencil_5_cim_stencil_2_580$compop.data.in.0","self.in0_cim_stencil.4"],
          ["slt_cim_stencil_6_cim_stencil_2_582$compop.data.in.0","self.in0_cim_stencil.5"],
          ["slt_cim_stencil_7_cim_stencil_2_584$compop.data.in.0","self.in0_cim_stencil.6"],
          ["slt_cim_stencil_8_cim_stencil_2_586$compop.data.in.0","self.in0_cim_stencil.7"],
          ["slt_cim_stencil_9_cim_stencil_2_588$compop.data.in.0","self.in0_cim_stencil.8"]
        ]
      },
      "hcompute_cim_stencil":{
        "type":["Record",[
          ["out_cim_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_529_530_535$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "ashr_536_537_538$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "ashr_lgxx_stencil_2_528_529$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "ashr_lgxy_stencil_2_528_532$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "ashr_lgyy_stencil_2_528_530$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "const_p4__537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const_p6__528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_529_530_531$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_532_532_533$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_535_535_536$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_531_533_534$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_534_538_539$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["ashr_lgxx_stencil_2_528_529$binop.data.out","add_529_530_535$binop.data.in.0"],
          ["ashr_lgyy_stencil_2_528_530$binop.data.out","add_529_530_535$binop.data.in.1"],
          ["mul_535_535_536$binop.data.in.0","add_529_530_535$binop.data.out"],
          ["mul_535_535_536$binop.data.in.1","add_529_530_535$binop.data.out"],
          ["mul_535_535_536$binop.data.out","ashr_536_537_538$binop.data.in.0"],
          ["const_p4__537.out","ashr_536_537_538$binop.data.in.1"],
          ["sub_534_538_539$binop.data.in.1","ashr_536_537_538$binop.data.out"],
          ["self.in0_lgxx_stencil.0","ashr_lgxx_stencil_2_528_529$binop.data.in.0"],
          ["const_p6__528.out","ashr_lgxx_stencil_2_528_529$binop.data.in.1"],
          ["mul_529_530_531$binop.data.in.0","ashr_lgxx_stencil_2_528_529$binop.data.out"],
          ["self.in1_lgxy_stencil.0","ashr_lgxy_stencil_2_528_532$binop.data.in.0"],
          ["const_p6__528$2.out","ashr_lgxy_stencil_2_528_532$binop.data.in.1"],
          ["mul_532_532_533$binop.data.in.0","ashr_lgxy_stencil_2_528_532$binop.data.out"],
          ["mul_532_532_533$binop.data.in.1","ashr_lgxy_stencil_2_528_532$binop.data.out"],
          ["self.in2_lgyy_stencil.0","ashr_lgyy_stencil_2_528_530$binop.data.in.0"],
          ["const_p6__528$1.out","ashr_lgyy_stencil_2_528_530$binop.data.in.1"],
          ["mul_529_530_531$binop.data.in.1","ashr_lgyy_stencil_2_528_530$binop.data.out"],
          ["sub_531_533_534$binop.data.in.0","mul_529_530_531$binop.data.out"],
          ["sub_531_533_534$binop.data.in.1","mul_532_532_533$binop.data.out"],
          ["sub_534_538_539$binop.data.out","self.out_cim_stencil"],
          ["sub_534_538_539$binop.data.in.0","sub_531_533_534$binop.data.out"]
        ]
      },
      "hcompute_grad_x_stencil":{
        "type":["Record",[
          ["out_grad_x_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_1_275_276$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_padded16_global_wrapper_stencil_2_274_275$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "const_n255__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p255__2811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__273$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_3_273_274$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_padded16_global_wrapper_stencil_5_273_278$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "smax_282_283_284$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","max"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "smin_280_281_282$min_mux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "smin_280_281_282$scomp$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","le"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "sub_276_padded16_global_wrapper_stencil_4_277$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_277_278_279$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_279_padded16_global_wrapper_stencil_6_280$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.0","add_padded16_global_wrapper_stencil_1_275_276$binop.data.in.0"],
          ["add_padded16_global_wrapper_stencil_2_274_275$binop.data.out","add_padded16_global_wrapper_stencil_1_275_276$binop.data.in.1"],
          ["sub_276_padded16_global_wrapper_stencil_4_277$binop.data.in.0","add_padded16_global_wrapper_stencil_1_275_276$binop.data.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","add_padded16_global_wrapper_stencil_2_274_275$binop.data.in.0"],
          ["mul_padded16_global_wrapper_stencil_3_273_274$binop.data.out","add_padded16_global_wrapper_stencil_2_274_275$binop.data.in.1"],
          ["smax_282_283_284$cgramax.data.in.1","const_n255__283.out"],
          ["smin_280_281_282$scomp$compop.data.in.1","const_p255__281.out"],
          ["smin_280_281_282$min_mux$mux.data.in.1","const_p255__2811.out"],
          ["mul_padded16_global_wrapper_stencil_5_273_278$binop.data.in.1","const_p2__273$1.out"],
          ["mul_padded16_global_wrapper_stencil_3_273_274$binop.data.in.1","const_p2__273.out"],
          ["self.in0_padded16_global_wrapper_stencil.2","mul_padded16_global_wrapper_stencil_3_273_274$binop.data.in.0"],
          ["self.in0_padded16_global_wrapper_stencil.4","mul_padded16_global_wrapper_stencil_5_273_278$binop.data.in.0"],
          ["sub_277_278_279$binop.data.in.1","mul_padded16_global_wrapper_stencil_5_273_278$binop.data.out"],
          ["sub_276_padded16_global_wrapper_stencil_4_277$binop.data.in.1","self.in0_padded16_global_wrapper_stencil.3"],
          ["sub_279_padded16_global_wrapper_stencil_6_280$binop.data.in.1","self.in0_padded16_global_wrapper_stencil.5"],
          ["smax_282_283_284$cgramax.data.out","self.out_grad_x_stencil"],
          ["smin_280_281_282$min_mux$mux.data.out","smax_282_283_284$cgramax.data.in.0"],
          ["smin_280_281_282$scomp$compop.bit.out","smin_280_281_282$min_mux$mux.bit.in.0"],
          ["sub_279_padded16_global_wrapper_stencil_6_280$binop.data.out","smin_280_281_282$min_mux$mux.data.in.0"],
          ["sub_279_padded16_global_wrapper_stencil_6_280$binop.data.out","smin_280_281_282$scomp$compop.data.in.0"],
          ["sub_277_278_279$binop.data.in.0","sub_276_padded16_global_wrapper_stencil_4_277$binop.data.out"],
          ["sub_279_padded16_global_wrapper_stencil_6_280$binop.data.in.0","sub_277_278_279$binop.data.out"]
        ]
      },
      "hcompute_grad_y_stencil":{
        "type":["Record",[
          ["out_grad_y_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_7_375_376$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_padded16_global_wrapper_stencil_8_374_375$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "const_n255__383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p255__3811":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__373$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_11_373_378$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_padded16_global_wrapper_stencil_9_373_374$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "smax_382_383_384$cgramax":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","max"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "smin_380_381_382$min_mux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "smin_380_381_382$scomp$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","le"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "sub_376_padded16_global_wrapper_stencil_10_377$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_377_378_379$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_379_padded16_global_wrapper_stencil_12_380$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.3","add_padded16_global_wrapper_stencil_7_375_376$binop.data.in.0"],
          ["add_padded16_global_wrapper_stencil_8_374_375$binop.data.out","add_padded16_global_wrapper_stencil_7_375_376$binop.data.in.1"],
          ["sub_376_padded16_global_wrapper_stencil_10_377$binop.data.in.0","add_padded16_global_wrapper_stencil_7_375_376$binop.data.out"],
          ["self.in0_padded16_global_wrapper_stencil.4","add_padded16_global_wrapper_stencil_8_374_375$binop.data.in.0"],
          ["mul_padded16_global_wrapper_stencil_9_373_374$binop.data.out","add_padded16_global_wrapper_stencil_8_374_375$binop.data.in.1"],
          ["smax_382_383_384$cgramax.data.in.1","const_n255__383.out"],
          ["smin_380_381_382$min_mux$mux.data.in.1","const_p255__381.out"],
          ["smin_380_381_382$scomp$compop.data.in.1","const_p255__3811.out"],
          ["mul_padded16_global_wrapper_stencil_11_373_378$binop.data.in.1","const_p2__373$1.out"],
          ["mul_padded16_global_wrapper_stencil_9_373_374$binop.data.in.1","const_p2__373.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","mul_padded16_global_wrapper_stencil_11_373_378$binop.data.in.0"],
          ["sub_377_378_379$binop.data.in.1","mul_padded16_global_wrapper_stencil_11_373_378$binop.data.out"],
          ["self.in0_padded16_global_wrapper_stencil.5","mul_padded16_global_wrapper_stencil_9_373_374$binop.data.in.0"],
          ["sub_376_padded16_global_wrapper_stencil_10_377$binop.data.in.1","self.in0_padded16_global_wrapper_stencil.0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380$binop.data.in.1","self.in0_padded16_global_wrapper_stencil.2"],
          ["smax_382_383_384$cgramax.data.out","self.out_grad_y_stencil"],
          ["smin_380_381_382$min_mux$mux.data.out","smax_382_383_384$cgramax.data.in.0"],
          ["smin_380_381_382$scomp$compop.bit.out","smin_380_381_382$min_mux$mux.bit.in.0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380$binop.data.out","smin_380_381_382$min_mux$mux.data.in.0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380$binop.data.out","smin_380_381_382$scomp$compop.data.in.0"],
          ["sub_377_378_379$binop.data.in.0","sub_376_padded16_global_wrapper_stencil_10_377$binop.data.out"],
          ["sub_379_padded16_global_wrapper_stencil_12_380$binop.data.in.0","sub_377_378_379$binop.data.out"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_output_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_cim_output_stencil.0"]
        ]
      },
      "hcompute_lgxx_stencil":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxx_stencil","const_p0__318.out"]
        ]
      },
      "hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxx_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxx_stencil_1_335_336$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxx_stencil_1_336_337$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxx_stencil_2_334_335$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxx_stencil_3_333_334$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxx_stencil_4_332_333$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxx_stencil_5_331_332$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxx_stencil_6_330_331$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxx_stencil_7_329_330$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxx_stencil_8_lxx_stencil_9_329$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.in0_lgxx_stencil.0","add_lgxx_stencil_1_335_336$binop.data.in.0"],
          ["add_lxx_stencil_2_334_335$binop.data.out","add_lgxx_stencil_1_335_336$binop.data.in.1"],
          ["add_lxx_stencil_1_336_337$binop.data.in.1","add_lgxx_stencil_1_335_336$binop.data.out"],
          ["self.in1_lxx_stencil.0","add_lxx_stencil_1_336_337$binop.data.in.0"],
          ["self.out_lgxx_stencil","add_lxx_stencil_1_336_337$binop.data.out"],
          ["self.in1_lxx_stencil.1","add_lxx_stencil_2_334_335$binop.data.in.0"],
          ["add_lxx_stencil_3_333_334$binop.data.out","add_lxx_stencil_2_334_335$binop.data.in.1"],
          ["self.in1_lxx_stencil.2","add_lxx_stencil_3_333_334$binop.data.in.0"],
          ["add_lxx_stencil_4_332_333$binop.data.out","add_lxx_stencil_3_333_334$binop.data.in.1"],
          ["self.in1_lxx_stencil.3","add_lxx_stencil_4_332_333$binop.data.in.0"],
          ["add_lxx_stencil_5_331_332$binop.data.out","add_lxx_stencil_4_332_333$binop.data.in.1"],
          ["self.in1_lxx_stencil.4","add_lxx_stencil_5_331_332$binop.data.in.0"],
          ["add_lxx_stencil_6_330_331$binop.data.out","add_lxx_stencil_5_331_332$binop.data.in.1"],
          ["self.in1_lxx_stencil.5","add_lxx_stencil_6_330_331$binop.data.in.0"],
          ["add_lxx_stencil_7_329_330$binop.data.out","add_lxx_stencil_6_330_331$binop.data.in.1"],
          ["self.in1_lxx_stencil.6","add_lxx_stencil_7_329_330$binop.data.in.0"],
          ["add_lxx_stencil_8_lxx_stencil_9_329$binop.data.out","add_lxx_stencil_7_329_330$binop.data.in.1"],
          ["self.in1_lxx_stencil.7","add_lxx_stencil_8_lxx_stencil_9_329$binop.data.in.0"],
          ["self.in1_lxx_stencil.8","add_lxx_stencil_8_lxx_stencil_9_329$binop.data.in.1"]
        ]
      },
      "hcompute_lgxy_stencil":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxy_stencil","const_p0__419.out"]
        ]
      },
      "hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]],
          ["in0_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxy_stencil_1_436_437$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxy_stencil_1_437_438$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxy_stencil_2_435_436$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxy_stencil_3_434_435$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxy_stencil_4_433_434$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxy_stencil_5_432_433$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxy_stencil_6_431_432$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxy_stencil_7_430_431$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lxy_stencil_8_lxy_stencil_9_430$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.in0_lgxy_stencil.0","add_lgxy_stencil_1_436_437$binop.data.in.0"],
          ["add_lxy_stencil_2_435_436$binop.data.out","add_lgxy_stencil_1_436_437$binop.data.in.1"],
          ["add_lxy_stencil_1_437_438$binop.data.in.1","add_lgxy_stencil_1_436_437$binop.data.out"],
          ["self.in1_lxy_stencil.0","add_lxy_stencil_1_437_438$binop.data.in.0"],
          ["self.out_lgxy_stencil","add_lxy_stencil_1_437_438$binop.data.out"],
          ["self.in1_lxy_stencil.1","add_lxy_stencil_2_435_436$binop.data.in.0"],
          ["add_lxy_stencil_3_434_435$binop.data.out","add_lxy_stencil_2_435_436$binop.data.in.1"],
          ["self.in1_lxy_stencil.2","add_lxy_stencil_3_434_435$binop.data.in.0"],
          ["add_lxy_stencil_4_433_434$binop.data.out","add_lxy_stencil_3_434_435$binop.data.in.1"],
          ["self.in1_lxy_stencil.3","add_lxy_stencil_4_433_434$binop.data.in.0"],
          ["add_lxy_stencil_5_432_433$binop.data.out","add_lxy_stencil_4_433_434$binop.data.in.1"],
          ["self.in1_lxy_stencil.4","add_lxy_stencil_5_432_433$binop.data.in.0"],
          ["add_lxy_stencil_6_431_432$binop.data.out","add_lxy_stencil_5_432_433$binop.data.in.1"],
          ["self.in1_lxy_stencil.5","add_lxy_stencil_6_431_432$binop.data.in.0"],
          ["add_lxy_stencil_7_430_431$binop.data.out","add_lxy_stencil_6_431_432$binop.data.in.1"],
          ["self.in1_lxy_stencil.6","add_lxy_stencil_7_430_431$binop.data.in.0"],
          ["add_lxy_stencil_8_lxy_stencil_9_430$binop.data.out","add_lxy_stencil_7_430_431$binop.data.in.1"],
          ["self.in1_lxy_stencil.7","add_lxy_stencil_8_lxy_stencil_9_430$binop.data.in.0"],
          ["self.in1_lxy_stencil.8","add_lxy_stencil_8_lxy_stencil_9_430$binop.data.in.1"]
        ]
      },
      "hcompute_lgyy_stencil":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgyy_stencil","const_p0__473.out"]
        ]
      },
      "hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]],
          ["in0_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lyy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgyy_stencil_1_490_491$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lyy_stencil_1_491_492$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lyy_stencil_2_489_490$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lyy_stencil_3_488_489$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lyy_stencil_4_487_488$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lyy_stencil_5_486_487$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lyy_stencil_6_485_486$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lyy_stencil_7_484_485$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_lyy_stencil_8_lyy_stencil_9_484$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.in0_lgyy_stencil.0","add_lgyy_stencil_1_490_491$binop.data.in.0"],
          ["add_lyy_stencil_2_489_490$binop.data.out","add_lgyy_stencil_1_490_491$binop.data.in.1"],
          ["add_lyy_stencil_1_491_492$binop.data.in.1","add_lgyy_stencil_1_490_491$binop.data.out"],
          ["self.in1_lyy_stencil.0","add_lyy_stencil_1_491_492$binop.data.in.0"],
          ["self.out_lgyy_stencil","add_lyy_stencil_1_491_492$binop.data.out"],
          ["self.in1_lyy_stencil.1","add_lyy_stencil_2_489_490$binop.data.in.0"],
          ["add_lyy_stencil_3_488_489$binop.data.out","add_lyy_stencil_2_489_490$binop.data.in.1"],
          ["self.in1_lyy_stencil.2","add_lyy_stencil_3_488_489$binop.data.in.0"],
          ["add_lyy_stencil_4_487_488$binop.data.out","add_lyy_stencil_3_488_489$binop.data.in.1"],
          ["self.in1_lyy_stencil.3","add_lyy_stencil_4_487_488$binop.data.in.0"],
          ["add_lyy_stencil_5_486_487$binop.data.out","add_lyy_stencil_4_487_488$binop.data.in.1"],
          ["self.in1_lyy_stencil.4","add_lyy_stencil_5_486_487$binop.data.in.0"],
          ["add_lyy_stencil_6_485_486$binop.data.out","add_lyy_stencil_5_486_487$binop.data.in.1"],
          ["self.in1_lyy_stencil.5","add_lyy_stencil_6_485_486$binop.data.in.0"],
          ["add_lyy_stencil_7_484_485$binop.data.out","add_lyy_stencil_6_485_486$binop.data.in.1"],
          ["self.in1_lyy_stencil.6","add_lyy_stencil_7_484_485$binop.data.in.0"],
          ["add_lyy_stencil_8_lyy_stencil_9_484$binop.data.out","add_lyy_stencil_7_484_485$binop.data.in.1"],
          ["self.in1_lyy_stencil.7","add_lyy_stencil_8_lyy_stencil_9_484$binop.data.in.0"],
          ["self.in1_lyy_stencil.8","add_lyy_stencil_8_lyy_stencil_9_484$binop.data.in.1"]
        ]
      },
      "hcompute_lxx_stencil":{
        "type":["Record",[
          ["out_lxx_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_310_311_312$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "const_p7__311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_1_grad_x_stencil_1_310$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_1_grad_x_stencil_1_310$binop.data.out","ashr_310_311_312$binop.data.in.0"],
          ["const_p7__311.out","ashr_310_311_312$binop.data.in.1"],
          ["self.out_lxx_stencil","ashr_310_311_312$binop.data.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310$binop.data.in.0"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310$binop.data.in.1"]
        ]
      },
      "hcompute_lxy_stencil":{
        "type":["Record",[
          ["out_lxy_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_410_411_412$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "const_p7__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_2_grad_y_stencil_1_410$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_2_grad_y_stencil_1_410$binop.data.out","ashr_410_411_412$binop.data.in.0"],
          ["const_p7__411.out","ashr_410_411_412$binop.data.in.1"],
          ["self.out_lxy_stencil","ashr_410_411_412$binop.data.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410$binop.data.in.0"],
          ["self.in1_grad_y_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410$binop.data.in.1"]
        ]
      },
      "hcompute_lyy_stencil":{
        "type":["Record",[
          ["out_lyy_stencil",["Array",16,"Bit"]],
          ["in0_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_465_466_467$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "const_p7__466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_y_stencil_2_grad_y_stencil_2_465$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_grad_y_stencil_2_grad_y_stencil_2_465$binop.data.out","ashr_465_466_467$binop.data.in.0"],
          ["const_p7__466.out","ashr_465_466_467$binop.data.in.1"],
          ["self.out_lyy_stencil","ashr_465_466_467$binop.data.out"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465$binop.data.in.0"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465$binop.data.in.1"]
        ]
      },
      "hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["out_padded16_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_padded16_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_padded16_global_wrapper_stencil","self.in0_padded16_stencil.0"]
        ]
      },
      "lgxx_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxx_stencil_write.0","self.op_hcompute_lgxx_stencil_1_read.0"],
          ["self.op_hcompute_lgxx_stencil_write_extra_ctrl","self.op_hcompute_lgxx_stencil_1_read_extra_ctrl"]
        ]
      },
      "lgxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxx_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"],
          ["self.op_hcompute_lgxx_stencil_1_write_extra_ctrl","self.op_hcompute_cim_stencil_read_extra_ctrl"]
        ]
      },
      "lgxy_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxy_stencil_write.0","self.op_hcompute_lgxy_stencil_1_read.0"],
          ["self.op_hcompute_lgxy_stencil_write_extra_ctrl","self.op_hcompute_lgxy_stencil_1_read_extra_ctrl"]
        ]
      },
      "lgxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxy_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"],
          ["self.op_hcompute_lgxy_stencil_1_write_extra_ctrl","self.op_hcompute_cim_stencil_read_extra_ctrl"]
        ]
      },
      "lgyy_stencil_clkwrk_dsa2_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgyy_stencil_write.0","self.op_hcompute_lgyy_stencil_1_read.0"],
          ["self.op_hcompute_lgyy_stencil_write_extra_ctrl","self.op_hcompute_lgyy_stencil_1_read_extra_ctrl"]
        ]
      },
      "lgyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgyy_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"],
          ["self.op_hcompute_lgyy_stencil_1_write_extra_ctrl","self.op_hcompute_cim_stencil_read_extra_ctrl"]
        ]
      },
      "lxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U10$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U13$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U14$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U9$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U8"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U10$reg0.clk"],
          ["d_reg__U9$reg0.out","d_reg__U10$reg0.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.6","d_reg__U10$reg0.out"],
          ["self.clk","d_reg__U11$reg0.clk"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_0","d_reg__U11$reg0.in"],
          ["d_reg__U12$reg0.in","d_reg__U11$reg0.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.1","d_reg__U11$reg0.out"],
          ["self.clk","d_reg__U12$reg0.clk"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","d_reg__U12$reg0.out"],
          ["self.clk","d_reg__U13$reg0.clk"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_1","d_reg__U13$reg0.in"],
          ["d_reg__U14$reg0.in","d_reg__U13$reg0.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.4","d_reg__U13$reg0.out"],
          ["self.clk","d_reg__U14$reg0.clk"],
          ["self.op_hcompute_lgxx_stencil_1_read.3","d_reg__U14$reg0.out"],
          ["self.clk","d_reg__U9$reg0.clk"],
          ["self.op_hcompute_lxx_stencil_write.0","d_reg__U9$reg0.in"],
          ["self.op_hcompute_lgxx_stencil_1_read.8","d_reg__U9$reg0.out"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.clk","self.clk"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_0","self.op_hcompute_lgxx_stencil_1_read.2"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_out_1","self.op_hcompute_lgxx_stencil_1_read.5"],
          ["self.op_hcompute_lxx_stencil_write.0","self.op_hcompute_lgxx_stencil_1_read.7"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.stencil_valid","self.op_hcompute_lgxx_stencil_1_read_extra_ctrl"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.data_in_0","self.op_hcompute_lxx_stencil_write.0"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.flush","self.reset"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_garnet.clk_en","ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "lxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U23":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U17$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U18$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U19$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U20$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U21$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U22$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U17$reg0.clk"],
          ["self.op_hcompute_lxy_stencil_write.0","d_reg__U17$reg0.in"],
          ["d_reg__U18$reg0.in","d_reg__U17$reg0.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.8","d_reg__U17$reg0.out"],
          ["self.clk","d_reg__U18$reg0.clk"],
          ["self.op_hcompute_lgxy_stencil_1_read.6","d_reg__U18$reg0.out"],
          ["self.clk","d_reg__U19$reg0.clk"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_0","d_reg__U19$reg0.in"],
          ["d_reg__U20$reg0.in","d_reg__U19$reg0.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.1","d_reg__U19$reg0.out"],
          ["self.clk","d_reg__U20$reg0.clk"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","d_reg__U20$reg0.out"],
          ["self.clk","d_reg__U21$reg0.clk"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_1","d_reg__U21$reg0.in"],
          ["d_reg__U22$reg0.in","d_reg__U21$reg0.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.4","d_reg__U21$reg0.out"],
          ["self.clk","d_reg__U22$reg0.clk"],
          ["self.op_hcompute_lgxy_stencil_1_read.3","d_reg__U22$reg0.out"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.clk","self.clk"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_0","self.op_hcompute_lgxy_stencil_1_read.2"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_out_1","self.op_hcompute_lgxy_stencil_1_read.5"],
          ["self.op_hcompute_lxy_stencil_write.0","self.op_hcompute_lgxy_stencil_1_read.7"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.stencil_valid","self.op_hcompute_lgxy_stencil_1_read_extra_ctrl"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.data_in_0","self.op_hcompute_lxy_stencil_write.0"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.flush","self.reset"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_garnet.clk_en","ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "lyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U31":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U25$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U26$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U27$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U28$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U29$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U30$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U25$reg0.clk"],
          ["self.op_hcompute_lyy_stencil_write.0","d_reg__U25$reg0.in"],
          ["d_reg__U26$reg0.in","d_reg__U25$reg0.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.8","d_reg__U25$reg0.out"],
          ["self.clk","d_reg__U26$reg0.clk"],
          ["self.op_hcompute_lgyy_stencil_1_read.6","d_reg__U26$reg0.out"],
          ["self.clk","d_reg__U27$reg0.clk"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_0","d_reg__U27$reg0.in"],
          ["d_reg__U28$reg0.in","d_reg__U27$reg0.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.1","d_reg__U27$reg0.out"],
          ["self.clk","d_reg__U28$reg0.clk"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","d_reg__U28$reg0.out"],
          ["self.clk","d_reg__U29$reg0.clk"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_1","d_reg__U29$reg0.in"],
          ["d_reg__U30$reg0.in","d_reg__U29$reg0.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.4","d_reg__U29$reg0.out"],
          ["self.clk","d_reg__U30$reg0.clk"],
          ["self.op_hcompute_lgyy_stencil_1_read.3","d_reg__U30$reg0.out"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.clk","self.clk"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_0","self.op_hcompute_lgyy_stencil_1_read.2"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_out_1","self.op_hcompute_lgyy_stencil_1_read.5"],
          ["self.op_hcompute_lyy_stencil_write.0","self.op_hcompute_lgyy_stencil_1_read.7"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.stencil_valid","self.op_hcompute_lgyy_stencil_1_read_extra_ctrl"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.data_in_0","self.op_hcompute_lyy_stencil_write.0"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.flush","self.reset"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_garnet.clk_en","ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U41":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U43":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_exe_start_pt__U46":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_read_start_pt__U45":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_write_start_pt__U47":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "padded16_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_x_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_y_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U39":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U33$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U34$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U35$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U36$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U37$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U38$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U32"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[123],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[125],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[130],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U33$reg0.clk"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_1","d_reg__U33$reg0.in"],
          ["d_reg__U34$reg0.in","d_reg__U33$reg0.out"],
          ["self.clk","d_reg__U34$reg0.clk"],
          ["self.op_hcompute_grad_x_stencil_read.4","d_reg__U34$reg0.out"],
          ["self.clk","d_reg__U35$reg0.clk"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","d_reg__U35$reg0.in"],
          ["d_reg__U36$reg0.in","d_reg__U35$reg0.out"],
          ["self.op_hcompute_grad_y_stencil_read.5","d_reg__U35$reg0.out"],
          ["self.clk","d_reg__U36$reg0.clk"],
          ["self.op_hcompute_grad_x_stencil_read.5","d_reg__U36$reg0.out"],
          ["self.op_hcompute_grad_y_stencil_read.3","d_reg__U36$reg0.out"],
          ["self.clk","d_reg__U37$reg0.clk"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_0","d_reg__U37$reg0.in"],
          ["d_reg__U38$reg0.in","d_reg__U37$reg0.out"],
          ["self.op_hcompute_grad_y_stencil_read.1","d_reg__U37$reg0.out"],
          ["self.clk","d_reg__U38$reg0.clk"],
          ["self.op_hcompute_grad_x_stencil_read.3","d_reg__U38$reg0.out"],
          ["self.op_hcompute_grad_y_stencil_read.0","d_reg__U38$reg0.out"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.clk","self.clk"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_0","self.op_hcompute_grad_x_stencil_read.0"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","self.op_hcompute_grad_x_stencil_read.1"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_1","self.op_hcompute_grad_x_stencil_read.2"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.stencil_valid","self.op_hcompute_grad_x_stencil_read_extra_ctrl"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_out_0","self.op_hcompute_grad_y_stencil_read.2"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","self.op_hcompute_grad_y_stencil_read.4"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.stencil_valid","self.op_hcompute_grad_y_stencil_read_extra_ctrl"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.data_in_0","self.op_hcompute_padded16_global_wrapper_stencil_write.0"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.flush","self.reset"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_garnet.clk_en","ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const_lutcnst.bit.out"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.clk","reg0.clk"],
              ["self.in","reg0.in"],
              ["self.out","reg0.out"]
            ]
          }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
