# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 22
attribute \src "dut.sv:4.1-23.10"
attribute \cells_not_processed 1
module \aes_key_expand_128
  wire width 4 $auto$rtlil.cc:3008:Xor$11
  wire width 4 $auto$rtlil.cc:3008:Xor$15
  wire width 4 $auto$rtlil.cc:3008:Xor$17
  wire width 4 $auto$rtlil.cc:3008:Xor$19
  wire width 4 $auto$rtlil.cc:3008:Xor$5
  wire width 4 $auto$rtlil.cc:3008:Xor$9
  wire width 4 $auto$rtlil.cc:3094:Mux$13
  wire width 4 $auto$rtlil.cc:3094:Mux$21
  wire width 4 $auto$rtlil.cc:3094:Mux$3
  wire width 4 $auto$rtlil.cc:3094:Mux$7
  attribute \src "dut.sv:4.27-4.30"
  wire input 1 \clk
  attribute \src "dut.sv:4.37-4.40"
  wire width 16 input 3 \key
  attribute \src "dut.sv:4.32-4.35"
  wire input 2 \kld
  attribute \src "dut.sv:9.11-9.12"
  wire width 4 \w[0]
  attribute \src "dut.sv:9.11-9.12"
  wire width 4 \w[1]
  attribute \src "dut.sv:9.11-9.12"
  wire width 4 \w[2]
  attribute \src "dut.sv:9.11-9.12"
  wire width 4 \w[3]
  attribute \src "dut.sv:4.42-4.46"
  wire width 4 output 4 \wo_0
  attribute \src "dut.sv:4.48-4.52"
  wire width 4 output 5 \wo_1
  attribute \src "dut.sv:4.54-4.58"
  wire width 4 output 6 \wo_2
  attribute \src "dut.sv:4.60-4.64"
  wire width 4 output 7 \wo_3
  cell $mux $mux$dut.sv:17$2
    parameter \WIDTH 4
    connect \A \w[0]
    connect \B \key [15:12]
    connect \S \kld
    connect \Y $auto$rtlil.cc:3094:Mux$3
  end
  cell $mux $mux$dut.sv:18$6
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$5
    connect \B \key [11:8]
    connect \S \kld
    connect \Y $auto$rtlil.cc:3094:Mux$7
  end
  cell $mux $mux$dut.sv:19$12
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$11
    connect \B \key [7:4]
    connect \S \kld
    connect \Y $auto$rtlil.cc:3094:Mux$13
  end
  cell $mux $mux$dut.sv:20$20
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$19
    connect \B \key [3:0]
    connect \S \kld
    connect \Y $auto$rtlil.cc:3094:Mux$21
  end
  cell $xor $xor$dut.sv:18$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \w[0]
    connect \B \w[1]
    connect \Y $auto$rtlil.cc:3008:Xor$5
  end
  cell $xor $xor$dut.sv:19$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$9
    connect \B \w[2]
    connect \Y $auto$rtlil.cc:3008:Xor$11
  end
  cell $xor $xor$dut.sv:19$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \w[0]
    connect \B \w[1]
    connect \Y $auto$rtlil.cc:3008:Xor$9
  end
  cell $xor $xor$dut.sv:20$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \w[0]
    connect \B \w[1]
    connect \Y $auto$rtlil.cc:3008:Xor$15
  end
  cell $xor $xor$dut.sv:20$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$15
    connect \B \w[2]
    connect \Y $auto$rtlil.cc:3008:Xor$17
  end
  cell $xor $xor$dut.sv:20$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $auto$rtlil.cc:3008:Xor$17
    connect \B \w[3]
    connect \Y $auto$rtlil.cc:3008:Xor$19
  end
  attribute \always_ff 1
  attribute \src "dut.sv:16.1-21.4"
  process $proc$dut.sv:16$1
    sync posedge \clk
      update \w[3] $auto$rtlil.cc:3094:Mux$21
      update \w[1] $auto$rtlil.cc:3094:Mux$7
      update \w[0] $auto$rtlil.cc:3094:Mux$3
      update \w[2] $auto$rtlil.cc:3094:Mux$13
  end
  connect \wo_0 \w[0]
  connect \wo_1 \w[1]
  connect \wo_2 \w[2]
  connect \wo_3 \w[3]
end
