

================================================================
== Vitis HLS Report for 'fifo_copy_17_17_1080_1920_1_s'
================================================================
* Date:           Wed Sep  4 19:39:22 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.409 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2077921|  2077921|  6.857 ms|  6.857 ms|  2077921|  2077921|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54  |fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop  |     1922|     1922|  6.343 us|  6.343 us|  1922|  1922|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop  |  2077920|  2077920|      1924|          -|          -|  1080|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      14|      89|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      47|    -|
|Register         |        -|     -|      15|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      29|     165|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54  |fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop  |        0|   0|  14|  89|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+
    |Total                                                    |                                               |        0|   0|  14|  89|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |row_V_2_fu_76_p2     |         +|   0|  0|  18|          11|           1|
    |icmp_ln187_fu_71_p2  |      icmp|   0|  0|  11|          11|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          22|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |demosaic_out_data241_read  |   9|          2|    1|          2|
    |ltm_in_data242_write       |   9|          2|    1|          2|
    |row_V_fu_38                |   9|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  47|         10|   14|         30|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   3|   0|    3|          0|
    |grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54_ap_start_reg  |   1|   0|    1|          0|
    |row_V_fu_38                                                           |  11|   0|   11|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  15|   0|   15|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  fifo_copy<17, 17, 1080, 1920, 1>|  return value|
|demosaic_out_data241_dout            |   in|   30|     ap_fifo|              demosaic_out_data241|       pointer|
|demosaic_out_data241_num_data_valid  |   in|    2|     ap_fifo|              demosaic_out_data241|       pointer|
|demosaic_out_data241_fifo_cap        |   in|    2|     ap_fifo|              demosaic_out_data241|       pointer|
|demosaic_out_data241_empty_n         |   in|    1|     ap_fifo|              demosaic_out_data241|       pointer|
|demosaic_out_data241_read            |  out|    1|     ap_fifo|              demosaic_out_data241|       pointer|
|ltm_in_data242_din                   |  out|   30|     ap_fifo|                    ltm_in_data242|       pointer|
|ltm_in_data242_num_data_valid        |   in|    2|     ap_fifo|                    ltm_in_data242|       pointer|
|ltm_in_data242_fifo_cap              |   in|    2|     ap_fifo|                    ltm_in_data242|       pointer|
|ltm_in_data242_full_n                |   in|    1|     ap_fifo|                    ltm_in_data242|       pointer|
|ltm_in_data242_write                 |  out|    1|     ap_fifo|                    ltm_in_data242|       pointer|
|height                               |   in|   11|     ap_none|                            height|        scalar|
|width                                |   in|   11|     ap_none|                             width|        scalar|
+-------------------------------------+-----+-----+------------+----------------------------------+--------------+

