$date
	Wed May 18 22:44:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LFSR_tb $end
$scope module dff_0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 3 # Qout [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 #
1"
1!
$end
#10000
0!
#20000
b101 #
1!
0"
#30000
0!
#40000
b10 #
1!
#50000
0!
#60000
b100 #
1!
#70000
0!
#80000
b1 #
1!
#90000
0!
#100000
b11 #
1!
#110000
0!
#120000
b111 #
1!
#130000
0!
#140000
b110 #
1!
#150000
0!
#160000
b101 #
1!
#170000
0!
#180000
b10 #
1!
#190000
0!
#200000
b100 #
1!
#210000
0!
#220000
b1 #
1!
#230000
0!
#240000
b11 #
1!
#250000
0!
#260000
b111 #
1!
#270000
0!
#280000
b110 #
1!
#290000
0!
#300000
b101 #
1!
#310000
0!
#320000
b10 #
1!
#330000
0!
#340000
b100 #
1!
#350000
0!
#360000
b1 #
1!
#370000
0!
#380000
b11 #
1!
#390000
0!
#400000
b111 #
1!
#410000
0!
#420000
b110 #
1!
#430000
0!
#440000
b101 #
1!
#450000
0!
#460000
b10 #
1!
#470000
0!
#480000
b100 #
1!
#490000
0!
#500000
b1 #
1!
#510000
0!
#520000
b11 #
1!
