<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="rapid_cpu_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_rapid_pkg_sv_457943007 " />
            <top_module name="glbl" />
            <top_module name="memory_controller_interface" />
            <top_module name="rapid_cpu_testbench" />
            <top_module name="rapid_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1,215,889.260 ns"></ZoomStartTime>
      <ZoomEndTime time="1,216,208.761 ns"></ZoomEndTime>
      <Cursor1Time time="694.250 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="276"></NameColumnWidth>
      <ValueColumnWidth column_width="116"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="56" />
   <wvobject fp_name="/rapid_cpu_testbench/i_clk" type="logic">
      <obj_property name="ElementShortName">i_clk</obj_property>
      <obj_property name="ObjectShortName">i_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/i_reset" type="logic">
      <obj_property name="ElementShortName">i_reset</obj_property>
      <obj_property name="ObjectShortName">i_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/if_done_o" type="logic">
      <obj_property name="ElementShortName">if_done_o</obj_property>
      <obj_property name="ObjectShortName">if_done_o</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/de_done_o" type="logic">
      <obj_property name="ElementShortName">de_done_o</obj_property>
      <obj_property name="ObjectShortName">de_done_o</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/ex_done_o" type="logic">
      <obj_property name="ElementShortName">ex_done_o</obj_property>
      <obj_property name="ObjectShortName">ex_done_o</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_done_o" type="logic">
      <obj_property name="ElementShortName">mem_done_o</obj_property>
      <obj_property name="ObjectShortName">mem_done_o</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/wb_done_o" type="logic">
      <obj_property name="ElementShortName">wb_done_o</obj_property>
      <obj_property name="ObjectShortName">wb_done_o</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider154">
      <obj_property name="label">DCACHE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/mem_res" type="array">
      <obj_property name="ElementShortName">mem_res</obj_property>
      <obj_property name="ObjectShortName">mem_res</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/mem_req" type="array">
      <obj_property name="ElementShortName">mem_req</obj_property>
      <obj_property name="ObjectShortName">mem_req</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/state" type="array">
      <obj_property name="ElementShortName">state[1:0]</obj_property>
      <obj_property name="ObjectShortName">state[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/state_nxt" type="array">
      <obj_property name="ElementShortName">state_nxt[1:0]</obj_property>
      <obj_property name="ObjectShortName">state_nxt[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/tag_read" type="array">
      <obj_property name="ElementShortName">tag_read</obj_property>
      <obj_property name="ObjectShortName">tag_read</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/tag_write" type="array">
      <obj_property name="ElementShortName">tag_write</obj_property>
      <obj_property name="ObjectShortName">tag_write</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/tag_req" type="array">
      <obj_property name="ElementShortName">tag_req</obj_property>
      <obj_property name="ObjectShortName">tag_req</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/data_read" type="array">
      <obj_property name="ElementShortName">data_read[127:0]</obj_property>
      <obj_property name="ObjectShortName">data_read[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/data_write" type="array">
      <obj_property name="ElementShortName">data_write[127:0]</obj_property>
      <obj_property name="ObjectShortName">data_write[127:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/data_req" type="array">
      <obj_property name="ElementShortName">data_req</obj_property>
      <obj_property name="ObjectShortName">data_req</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/addr" type="array">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/wmask" type="array">
      <obj_property name="ElementShortName">wmask[31:0]</obj_property>
      <obj_property name="ObjectShortName">wmask[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/wdata" type="array">
      <obj_property name="ElementShortName">wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/dcache/rw" type="array">
      <obj_property name="ElementShortName">rw[31:0]</obj_property>
      <obj_property name="ObjectShortName">rw[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider303">
      <obj_property name="label">MEM_IFACE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/iface/addr" type="array">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/iface/wdata" type="array">
      <obj_property name="ElementShortName">wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/iface/wmask" type="array">
      <obj_property name="ElementShortName">wmask[31:0]</obj_property>
      <obj_property name="ObjectShortName">wmask[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/iface/rdata" type="array">
      <obj_property name="ElementShortName">rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/iface/rw" type="logic">
      <obj_property name="ElementShortName">rw</obj_property>
      <obj_property name="ObjectShortName">rw</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/iface/rvalid" type="logic">
      <obj_property name="ElementShortName">rvalid</obj_property>
      <obj_property name="ObjectShortName">rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/iface/valid" type="logic">
      <obj_property name="ElementShortName">valid</obj_property>
      <obj_property name="ObjectShortName">valid</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/iface/ready" type="logic">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider505">
      <obj_property name="label">MEM_STAGE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/i_control_sig" type="array">
      <obj_property name="ElementShortName">i_control_sig</obj_property>
      <obj_property name="ObjectShortName">i_control_sig</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/o_control_sig" type="array">
      <obj_property name="ElementShortName">o_control_sig</obj_property>
      <obj_property name="ObjectShortName">o_control_sig</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/i_data_in" type="array">
      <obj_property name="ElementShortName">i_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_data_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/rs2" type="array">
      <obj_property name="ElementShortName">rs2[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/o_rd_output" type="array">
      <obj_property name="ElementShortName">o_rd_output[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_rd_output[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/mem_req" type="array">
      <obj_property name="ElementShortName">mem_req</obj_property>
      <obj_property name="ObjectShortName">mem_req</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/mem_res" type="array">
      <obj_property name="ElementShortName">mem_res</obj_property>
      <obj_property name="ObjectShortName">mem_res</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/state" type="other">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/state_nxt" type="other">
      <obj_property name="ElementShortName">state_nxt</obj_property>
      <obj_property name="ObjectShortName">state_nxt</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/is_word" type="logic">
      <obj_property name="ElementShortName">is_word</obj_property>
      <obj_property name="ObjectShortName">is_word</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/is_byte" type="logic">
      <obj_property name="ElementShortName">is_byte</obj_property>
      <obj_property name="ObjectShortName">is_byte</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/do_sx" type="logic">
      <obj_property name="ElementShortName">do_sx</obj_property>
      <obj_property name="ObjectShortName">do_sx</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/addr" type="array">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/o_rd_output_nxt" type="array">
      <obj_property name="ElementShortName">o_rd_output_nxt[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_rd_output_nxt[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/o_control_sig_nxt" type="array">
      <obj_property name="ElementShortName">o_control_sig_nxt</obj_property>
      <obj_property name="ObjectShortName">o_control_sig_nxt</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/mem_stage/iface_valid" type="logic">
      <obj_property name="ElementShortName">iface_valid</obj_property>
      <obj_property name="ObjectShortName">iface_valid</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider522">
      <obj_property name="label">DECODER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/de_stage/o_control_signal" type="array">
      <obj_property name="ElementShortName">o_control_signal</obj_property>
      <obj_property name="ObjectShortName">o_control_signal</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider537">
      <obj_property name="label">REGFILE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/reg_file/i_rs2_out" type="logic">
      <obj_property name="ElementShortName">i_rs2_out</obj_property>
      <obj_property name="ObjectShortName">i_rs2_out</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/reg_file/o_rs2_data" type="array">
      <obj_property name="ElementShortName">o_rs2_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_rs2_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider540">
      <obj_property name="label">EX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/ex_stage/i_rs2" type="array">
      <obj_property name="ElementShortName">i_rs2[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_rs2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/rapid_cpu_testbench/ex_stage/o_rs2" type="array">
      <obj_property name="ElementShortName">o_rs2[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_rs2[31:0]</obj_property>
   </wvobject>
</wave_config>
