`timescale 1ns/1ps

module d_ff_reset
(
    input logic clk, reset,
    input logic d,
    output logic q

);

always_ff @(posedge clk, posedge reset)

    if(reset)
       q<=1'b0;
    else begin
       q<=d;
end


endmodule       