<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_cpu_itm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_cpu_itm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__cpu__itm_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_cpu_itm_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_CPU_ITM_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_CPU_ITM_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// CPU_ITM component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Stimulus Port 0</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0a627a9a8bc56bebe56c8eec58552b83">   47</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM0                                             0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Stimulus Port 1</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aca4423adc88b6e8a758118b6dedf0a72">   50</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM1                                             0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Stimulus Port 2</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae3f917bea4351387beb1e9df4d6b9f9d">   53</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM2                                             0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Stimulus Port 3</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a68160b284914c344d4725a566c5ee7aa">   56</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM3                                             0x0000000C</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Stimulus Port 4</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a53ee9ab164cb862f68f5a17914ffc5f4">   59</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM4                                             0x00000010</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Stimulus Port 5</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a670c8233eb6d4957fd9601ec6cb8163c">   62</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM5                                             0x00000014</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Stimulus Port 6</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a74caef9d028cf6a5355e6200f6966180">   65</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM6                                             0x00000018</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// Stimulus Port 7</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a6233a0aafb693bc7322562cbac8416f5">   68</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM7                                             0x0000001C</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// Stimulus Port 8</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#abe7ebbbc010397cd4425dfdd76a5b50d">   71</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM8                                             0x00000020</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// Stimulus Port 9</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac4b8bc9a00c374a474b3a792e7a770eb">   74</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM9                                             0x00000024</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// Stimulus Port 10</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9bceda0d3849d2caea6f904be67d0eb9">   77</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM10                                            0x00000028</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// Stimulus Port 11</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#abfd0b532ae257df07c7fa3dcbfd5fd25">   80</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM11                                            0x0000002C</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// Stimulus Port 12</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab962d323cbb657aa02deb7fdf872d046">   83</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM12                                            0x00000030</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// Stimulus Port 13</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a17beabb7a633eb4aba88d3265ad83766">   86</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM13                                            0x00000034</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// Stimulus Port 14</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a2a0407cfd3acaeec34ca64f5bbb7a00d">   89</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM14                                            0x00000038</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// Stimulus Port 15</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#afba0bd7b09df7f31c13c4f323050500f">   92</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM15                                            0x0000003C</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// Stimulus Port 16</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae46016bac80951c049de4333593703c6">   95</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM16                                            0x00000040</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// Stimulus Port 17</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a66a609bec06ce47410c0207b396e1417">   98</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM17                                            0x00000044</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// Stimulus Port 18</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a627c1d72b7cf5dc391e0801acee5461d">  101</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM18                                            0x00000048</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// Stimulus Port 19</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#acf03342345f89b01952862f499403836">  104</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM19                                            0x0000004C</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// Stimulus Port 20</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a4725e8e945062ef0dbc926e2a530da55">  107</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM20                                            0x00000050</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// Stimulus Port 21</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af77d656f796b4a68f65482b04334167a">  110</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM21                                            0x00000054</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Stimulus Port 22</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a3503e51c64567f4ec84ed17f08b23fd2">  113</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM22                                            0x00000058</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// Stimulus Port 23</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a58da7f0a17b7499a60fba0e761f10969">  116</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM23                                            0x0000005C</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// Stimulus Port 24</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a8491d63f84179960a237b250c26ba5ec">  119</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM24                                            0x00000060</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// Stimulus Port 25</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad1ddae0f7cb90671731d503a3ea66b93">  122</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM25                                            0x00000064</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// Stimulus Port 26</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9450b4f98659db7c825005b04dba8664">  125</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM26                                            0x00000068</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// Stimulus Port 27</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0f211b2684d9eb06cae723e57c836705">  128</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM27                                            0x0000006C</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// Stimulus Port 28</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a29832f8d46eb05129bda8f82ae1129cd">  131</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM28                                            0x00000070</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// Stimulus Port 29</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af9c9a11da2b03d16946466a870e62993">  134</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM29                                            0x00000074</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// Stimulus Port 30</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae55bf6e414a92502eb249ad0fa500683">  137</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM30                                            0x00000078</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// Stimulus Port 31</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af89108223eec44387b3ed668ea4661a6">  140</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_STIM31                                            0x0000007C</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// Trace Enable</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0aa7882e628dc1b0b8bb09ede1b5d564">  143</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_TER                                               0x00000E00</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// Trace Privilege</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#afd57b7498d7e23f173ae92d8d05fad95">  146</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_TPR                                               0x00000E40</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// Trace Control</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a29ff8791538e24cdde520c5b3a1b922b">  149</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_TCR                                               0x00000E80</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// Lock Access</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a6792a8cf5cc60d029aca337d9f2456f2">  152</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_LAR                                               0x00000FB0</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// Lock Status</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a759856a395230a47dade06297542f103">  155</a></span>&#160;<span class="preprocessor">#define CPU_ITM_O_LSR                                               0x00000FB4</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM0</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">// Field:  [31:0] STIM0</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// TER.STIMENA0 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a27ddf3bd30d741ce15169429a58dc66e">  170</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM0_STIM0_W                                               32</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a064b1ee9716ffb3a494c5380f7a140b7">  171</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM0_STIM0_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aec9d0e1b1b8e0686d2ece3a3c997777a">  172</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM0_STIM0_S                                                0</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM1</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// Field:  [31:0] STIM1</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">// TER.STIMENA1 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aed05f60a4f8428a26559da47a4676259">  187</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM1_STIM1_W                                               32</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a4bbb37a51f5dcdf7af09b79fc04241a0">  188</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM1_STIM1_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a82a3e95f1cae42f6abb91a05f1cc5845">  189</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM1_STIM1_S                                                0</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM2</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// Field:  [31:0] STIM2</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">// TER.STIMENA2 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa45250b2d7852f176f6c83f92f4e6fb5">  204</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM2_STIM2_W                                               32</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a069cc82e0cbf7df632856017d4fca3cf">  205</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM2_STIM2_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a2d2843ec98c29fb8d92ff021ffcb6bf7">  206</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM2_STIM2_S                                                0</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM3</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// Field:  [31:0] STIM3</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// TER.STIMENA3 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad1eb11a5a005a2ed16e63a44b0851278">  221</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM3_STIM3_W                                               32</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a042330dad0cf00f9eb697ecc5879e303">  222</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM3_STIM3_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a59814325fa602be4b30c68c805b8aa94">  223</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM3_STIM3_S                                                0</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM4</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// Field:  [31:0] STIM4</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// TER.STIMENA4 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a93fbe8518896a9ba4c3487131a06ffb5">  238</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM4_STIM4_W                                               32</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a7f5fd503040d222965eb0593cd607559">  239</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM4_STIM4_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a557c451c372c9244f54b4e3862d548b1">  240</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM4_STIM4_S                                                0</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM5</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// Field:  [31:0] STIM5</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// TER.STIMENA5 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a3d31fd8be3d26d0791f4318f560d208e">  255</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM5_STIM5_W                                               32</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa204d7aa1de2dc4e436efde36d5e6fed">  256</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM5_STIM5_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae183e8c3af047458235785993a0d35a6">  257</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM5_STIM5_S                                                0</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM6</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// Field:  [31:0] STIM6</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// TER.STIMENA6 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a374d309f759a9e4b886ac3cf3cd82682">  272</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM6_STIM6_W                                               32</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a23b440189ae98a8fe30fbfb81d88e50a">  273</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM6_STIM6_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a3b2bfab198bf4d8444498316f4ad40b5">  274</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM6_STIM6_S                                                0</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM7</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">// Field:  [31:0] STIM7</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">// TER.STIMENA7 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aefbcd6372a98c285423bafe3e46671f7">  289</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM7_STIM7_W                                               32</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a938dacdaa18aced5f13acd5bf394636a">  290</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM7_STIM7_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab52897f9a19d33fbaea2947ae310e431">  291</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM7_STIM7_S                                                0</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM8</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">// Field:  [31:0] STIM8</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// TER.STIMENA8 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a2bccb253c2cfd95476563a4b0579bf87">  306</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM8_STIM8_W                                               32</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae030454779546dc3b93ebb1a433d7410">  307</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM8_STIM8_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a705a44f66c0072f3d294a0e05d386c7d">  308</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM8_STIM8_S                                                0</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM9</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// Field:  [31:0] STIM9</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">// TER.STIMENA9 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae481a79e955b324c69746a84ce7c4188">  323</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM9_STIM9_W                                               32</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a7e81b3b0d8139879e6c4d58f01bf2360">  324</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM9_STIM9_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a7c8995153fb42ed5931f38ddfada0644">  325</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM9_STIM9_S                                                0</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM10</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">// Field:  [31:0] STIM10</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// TER.STIMENA10 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a589a1880cf78f7b9b91f911a5900c866">  340</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM10_STIM10_W                                             32</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#abb93e712ad550a7f14562cd131b4c5b3">  341</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM10_STIM10_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af025ee0382e0d651f85206ebda47fedf">  342</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM10_STIM10_S                                              0</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM11</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// Field:  [31:0] STIM11</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">// TER.STIMENA11 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9439eb8948cece39ee1b20f46d130852">  357</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM11_STIM11_W                                             32</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac4479f7f14338b27698f15121d581e29">  358</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM11_STIM11_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a7ac2aabdb1818b28564b16c7e99ade67">  359</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM11_STIM11_S                                              0</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM12</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// Field:  [31:0] STIM12</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">// TER.STIMENA12 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac1f7e2542972a0667185e03f6eca4b95">  374</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM12_STIM12_W                                             32</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a56c960a936d976454c623ad02ab0b6cd">  375</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM12_STIM12_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aeb31fe4d39ed27aa67810932864e5510">  376</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM12_STIM12_S                                              0</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM13</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// Field:  [31:0] STIM13</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// TER.STIMENA13 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a94a509d799e4707ab6fda8da2c4513e9">  391</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM13_STIM13_W                                             32</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab0890b1e4440bea080e2be0cf737390e">  392</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM13_STIM13_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aec4660365d25b905951a0b046be352f5">  393</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM13_STIM13_S                                              0</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM14</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// Field:  [31:0] STIM14</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">// TER.STIMENA14 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad536454e7b4547fc2ec9e4a45a41261a">  408</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM14_STIM14_W                                             32</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9776b175e639b34fadd2da103a98d077">  409</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM14_STIM14_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a2566540e7e30474a18215fd49f5027e7">  410</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM14_STIM14_S                                              0</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM15</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">// Field:  [31:0] STIM15</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// TER.STIMENA15 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#acdb86fbf271821f93b7c00cc505074ba">  425</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM15_STIM15_W                                             32</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a4f9f8bfbf7565e8f98cb7ba11de084a4">  426</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM15_STIM15_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a67108e650655d7507e63a67e33a8ec84">  427</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM15_STIM15_S                                              0</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM16</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">// Field:  [31:0] STIM16</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// TER.STIMENA16 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a21e56b560f7a1cd27109a2deb3211aa1">  442</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM16_STIM16_W                                             32</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a8dace90dd01db8caf212cbf3880fa2e6">  443</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM16_STIM16_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a81a7f8c777b70a861b0c14914067b4ef">  444</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM16_STIM16_S                                              0</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM17</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">// Field:  [31:0] STIM17</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">// TER.STIMENA17 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a1e23bc791af49f74f54190b37ff40f6d">  459</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM17_STIM17_W                                             32</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a4a224811da10f830a3b9301c761902b5">  460</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM17_STIM17_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad93f715b3e3abd911aa2742a40ef0e18">  461</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM17_STIM17_S                                              0</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM18</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">// Field:  [31:0] STIM18</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">// TER.STIMENA18 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a7f092d5617b62272b0c7e63aa8217163">  476</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM18_STIM18_W                                             32</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa8a030196ec2233d393903a1239c67ae">  477</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM18_STIM18_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a094de8ac522b7b750d5de4e4b44d5620">  478</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM18_STIM18_S                                              0</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM19</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// Field:  [31:0] STIM19</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">// TER.STIMENA19 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a71703decd86dc4520377ad08d52b424c">  493</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM19_STIM19_W                                             32</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a5e0297172d7e575be17dddc64594e054">  494</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM19_STIM19_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#abcc446060745fa307b79cf819d9be0ae">  495</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM19_STIM19_S                                              0</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM20</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">// Field:  [31:0] STIM20</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">// TER.STIMENA20 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a3d489ee096f41e8eb047993b68035c7a">  510</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM20_STIM20_W                                             32</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab7b733388c0a7a15de788fb1a14317b7">  511</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM20_STIM20_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a705126f3b7017c734e05ddecf778e427">  512</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM20_STIM20_S                                              0</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM21</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">// Field:  [31:0] STIM21</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">// TER.STIMENA21 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae67e8fed1906ad816ee54b3f89d8338a">  527</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM21_STIM21_W                                             32</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a32ee5e8275814e9b669ea2c77141246c">  528</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM21_STIM21_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aebdae6c4be7d5d7d8f4975293c1a279f">  529</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM21_STIM21_S                                              0</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM22</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">// Field:  [31:0] STIM22</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">// TER.STIMENA22 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af621028b6a7c9851d101f6c1eeb871af">  544</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM22_STIM22_W                                             32</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0c6913cfdc0d17adae5c2a4199136db9">  545</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM22_STIM22_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a16198908979aa28269bfec4a8048ece9">  546</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM22_STIM22_S                                              0</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM23</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">// Field:  [31:0] STIM23</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// TER.STIMENA23 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa410bbcb815fc65f0bf4af55b9e657de">  561</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM23_STIM23_W                                             32</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a631184ef864c5c2925081f444bbd17d8">  562</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM23_STIM23_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad1293472a460d8cd1e261bb580edd7db">  563</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM23_STIM23_S                                              0</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM24</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">// Field:  [31:0] STIM24</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">// TER.STIMENA24 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac03ef3b07c1c356a0e73814b54e82782">  578</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM24_STIM24_W                                             32</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac744a67d23c909b9b5a9e8422b8d13cc">  579</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM24_STIM24_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af0945ac68c612c597e4092b9f8bda4af">  580</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM24_STIM24_S                                              0</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM25</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">// Field:  [31:0] STIM25</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">// TER.STIMENA25 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aafbabfc7b9ab21a0d832bb1a2e33087e">  595</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM25_STIM25_W                                             32</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae93a1250346538cc51283dd62c030241">  596</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM25_STIM25_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af2069a2015867925234ab80d9aebc891">  597</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM25_STIM25_S                                              0</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM26</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">// Field:  [31:0] STIM26</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">// TER.STIMENA26 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac7c325a032089b38d8ca07ac535540f5">  612</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM26_STIM26_W                                             32</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a7da43a6ca6404bbfabfa46392cded745">  613</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM26_STIM26_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a26e1d31df280ef9cbd24d7c231a4fcc2">  614</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM26_STIM26_S                                              0</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM27</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">// Field:  [31:0] STIM27</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">// TER.STIMENA27 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aab12636f2f9af83d5b6f1fd19d94dfcc">  629</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM27_STIM27_W                                             32</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad60c78b9fecefa982a4847aae0bc3506">  630</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM27_STIM27_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab2d2af284bd77735f21dae5373b06cc3">  631</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM27_STIM27_S                                              0</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM28</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">// Field:  [31:0] STIM28</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">// TER.STIMENA28 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a88798e1ce47e26e7cafe0173397a4ef8">  646</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM28_STIM28_W                                             32</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a59b457cf3e2816b783dd09114227990d">  647</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM28_STIM28_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a216a0d22463047e8b6adcb66c7d5bbed">  648</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM28_STIM28_S                                              0</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM29</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">// Field:  [31:0] STIM29</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">// TER.STIMENA29 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9c415371b485bb2fb5ebdbb75e72c07b">  663</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM29_STIM29_W                                             32</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a11bb2c49763008f60f5a7035f24d894d">  664</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM29_STIM29_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a09c015917d61835307a886997d301bb3">  665</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM29_STIM29_S                                              0</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM30</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">// Field:  [31:0] STIM30</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">// TER.STIMENA30 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a92dcb5461ed8f07d354c3cb06cab8d40">  680</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM30_STIM30_W                                             32</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab3287c14ef3425ad533b8624ace26655">  681</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM30_STIM30_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a61787147116a46d474bdfce818eee636">  682</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM30_STIM30_S                                              0</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">// Register: CPU_ITM_O_STIM31</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">// Field:  [31:0] STIM31</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">// A write to this location causes data to be written into the FIFO if</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">// TER.STIMENA31 is set. Reading from the stimulus port returns the FIFO status</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">// in bit [0]: 0 = full, 1 = not full. The polled FIFO interface does not</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">// provide an atomic read-modify-write, so it&#39;s users responsibility to ensure</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">// exclusive read-modify-write if this ITM port is used concurrently by</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">// interrupts or other threads.</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#add7bc6b45dab7956af915248ed770cd7">  697</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM31_STIM31_W                                             32</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a24f7c90c10bd08eecc383c6df760a878">  698</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM31_STIM31_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af74a9b56fe889e3fae6edc83f854f495">  699</a></span>&#160;<span class="preprocessor">#define CPU_ITM_STIM31_STIM31_S                                              0</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">// Register: CPU_ITM_O_TER</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">// Field:    [31] STIMENA31</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 31.</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a647c1ffba3ed833e93106fb0717baf2d">  709</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA31                                       0x80000000</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aeaab10bd23f4bae0c3323886d5f98e2c">  710</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA31_BITN                                          31</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a5c31901c97854f864f7e8f7c8c40d920">  711</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA31_M                                     0x80000000</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9341e74aad02f4b29a7246b22825378c">  712</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA31_S                                             31</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">// Field:    [30] STIMENA30</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 30.</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9f2262a04ab460cb4af93b3461f09c35">  717</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA30                                       0x40000000</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad588a5c55709662c2acc49df82bd6db2">  718</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA30_BITN                                          30</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a60f3019b38d9a7f44eea47681d757fa1">  719</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA30_M                                     0x40000000</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0b1685683596db53e59deac076395764">  720</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA30_S                                             30</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">// Field:    [29] STIMENA29</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 29.</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad2184f5aa1e042d623a7c820b75c7159">  725</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA29                                       0x20000000</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a15212a42754d775865442cfa10d87b87">  726</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA29_BITN                                          29</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9aee1ba36b5751fde5a8658f649458ae">  727</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA29_M                                     0x20000000</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a7eb89afa94c018f389c3675845029a82">  728</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA29_S                                             29</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">// Field:    [28] STIMENA28</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 28.</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a1684ce1e849c0265b048fcf86a82cc49">  733</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA28                                       0x10000000</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab7156066035bdda75a012efbebe79ccc">  734</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA28_BITN                                          28</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab61b9ac40c7689458c24030763544ef7">  735</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA28_M                                     0x10000000</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a54e3e253480ff396389601b5fa9e16c0">  736</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA28_S                                             28</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">// Field:    [27] STIMENA27</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 27.</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aded79f60516f117f24ef4283063cc4cf">  741</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA27                                       0x08000000</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a4c30723c7e42864d2921edf4b91ff5fb">  742</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA27_BITN                                          27</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a8e7486d848d8665b4a1477fc2965c447">  743</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA27_M                                     0x08000000</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#abd6f1e252982a0be8a97d550576cd447">  744</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA27_S                                             27</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">// Field:    [26] STIMENA26</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 26.</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a93997de3c2535e3ab617502755130d46">  749</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA26                                       0x04000000</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a28efa11189bae9e8e405a900545ce2cc">  750</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA26_BITN                                          26</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac90635ab58fc1269ee1dd67f846bd3bc">  751</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA26_M                                     0x04000000</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a2809527dd9d11f2e862a105bfdd7b141">  752</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA26_S                                             26</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">// Field:    [25] STIMENA25</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 25.</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a955884103d65c907f2edd387e738fd7e">  757</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA25                                       0x02000000</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a250bf9d666bed3228a0dcc97cfc6c0e8">  758</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA25_BITN                                          25</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a376c9ffe5c9a0d8b2e5f3c41599d366c">  759</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA25_M                                     0x02000000</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a51240c9e80ab6d0e4dc858453ca20510">  760</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA25_S                                             25</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">// Field:    [24] STIMENA24</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 24.</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad75c4c620b90606d7549167488ccbf12">  765</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA24                                       0x01000000</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a307a92db60d8fba5450ae63d3c30b2de">  766</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA24_BITN                                          24</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a441c62d22b5888c426a3b7b4262c751c">  767</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA24_M                                     0x01000000</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#adfe46f6a307a8e6a3aa3e76abbaffa4d">  768</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA24_S                                             24</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">// Field:    [23] STIMENA23</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 23.</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aedb6b67f3b294eca6ce884083e6a434d">  773</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA23                                       0x00800000</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa6079e5541deeb930d22818ad44db02f">  774</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA23_BITN                                          23</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#acbcb108b41fbf546a3f0634d918ea0b2">  775</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA23_M                                     0x00800000</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a17252f97b9a482ac51a74fc967e34d47">  776</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA23_S                                             23</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">// Field:    [22] STIMENA22</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 22.</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9b113b9dee1edcd2f9f44177f021f7f2">  781</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA22                                       0x00400000</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a329555d4d8233944457496fc3b8c5474">  782</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA22_BITN                                          22</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae0fd7e658d7784cfe25ee47e9573bca6">  783</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA22_M                                     0x00400000</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a419533b6c6a92583c9f0b609aaed2376">  784</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA22_S                                             22</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">// Field:    [21] STIMENA21</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 21.</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0f6a3e4e81a299f093bbd922b00460fb">  789</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA21                                       0x00200000</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#affd19d39f08e83943ba4afaa2e76f5a2">  790</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA21_BITN                                          21</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9ae8372c3302e594f25c2b681509b656">  791</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA21_M                                     0x00200000</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa46b910bb0b61a3e0927f8d5a8611358">  792</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA21_S                                             21</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">// Field:    [20] STIMENA20</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 20.</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a679907138f3cbe337cd80104706a67c3">  797</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA20                                       0x00100000</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0da6a8b1967c5be74b12f8ea8505f673">  798</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA20_BITN                                          20</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#acceecfb3d70cc7344bfe91dcd2f60db7">  799</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA20_M                                     0x00100000</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#abcfab7cd700d6c0b752c137cae3d08ad">  800</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA20_S                                             20</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">// Field:    [19] STIMENA19</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 19.</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a32601c446083521d984730fe195d95e7">  805</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA19                                       0x00080000</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a6e50f400f0186790521f6c4e30d04bd5">  806</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA19_BITN                                          19</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aac93111ecb3d6553e7e6b7f87bdddb3e">  807</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA19_M                                     0x00080000</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a2e5be951b07e3aab65f83926a701c526">  808</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA19_S                                             19</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">// Field:    [18] STIMENA18</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 18.</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a18d2c12e71b4d7d61010f9a2133b4947">  813</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA18                                       0x00040000</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a4313a4047b69ac9bc9da002670ab6d23">  814</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA18_BITN                                          18</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a644c53e4479220871934743b150c76ff">  815</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA18_M                                     0x00040000</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#afed832bd7090aa55b0e82f3f3d6aa0f3">  816</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA18_S                                             18</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">// Field:    [17] STIMENA17</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 17.</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad499d0b5d590ece4431b5ff43590f00b">  821</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA17                                       0x00020000</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a7d184a8063fd5d7c116af7ade86a792d">  822</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA17_BITN                                          17</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac86d3e6fa2109eb08a1301b734b59fdd">  823</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA17_M                                     0x00020000</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab16692f4983695c2674f0cf00be5df3e">  824</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA17_S                                             17</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">// Field:    [16] STIMENA16</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 16.</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9b874553f419e3a3fe0d07ede0ac38a8">  829</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA16                                       0x00010000</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a2aca438c88e8f58a9c042f1d6345ec55">  830</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA16_BITN                                          16</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#afc8e1825d22cfef5a4cfa2f6bfb89761">  831</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA16_M                                     0x00010000</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#acf150abf406ee2a6ab2d18180513ec31">  832</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA16_S                                             16</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">// Field:    [15] STIMENA15</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 15.</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae8b4273fa0ebf3e0d26de5c821cde74d">  837</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA15                                       0x00008000</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a3f0149cf9a4dc544e74f2e283cb9c77e">  838</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA15_BITN                                          15</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a57872283c7beb4284bc1fd38064af909">  839</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA15_M                                     0x00008000</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa2a02eb74ece2acd4984161538cdc4e5">  840</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA15_S                                             15</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">// Field:    [14] STIMENA14</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 14.</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a17ba5e9593befd24d2ceea9054640923">  845</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA14                                       0x00004000</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a3b9c5087710acba29f30a221b89d101a">  846</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA14_BITN                                          14</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af79817806630e834f6bab8e77a19e379">  847</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA14_M                                     0x00004000</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a940a39ca5b2842d8e38455b7540c9ef6">  848</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA14_S                                             14</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">// Field:    [13] STIMENA13</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 13.</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a7c71890246644e8681d6ef48257f681c">  853</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA13                                       0x00002000</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa6489515e790d0d8511000d6b7ad75c9">  854</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA13_BITN                                          13</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a3f386b30b768307b2b4bdfeeb3288429">  855</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA13_M                                     0x00002000</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac8005405bc52394ffbbea7b28a4fdefe">  856</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA13_S                                             13</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">// Field:    [12] STIMENA12</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 12.</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0e70235308a084e9d5ffb2624f751874">  861</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA12                                       0x00001000</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9b2f0aebd875b785751f1eb392bbb46b">  862</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA12_BITN                                          12</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af16ff5cece6681fc0ed3007a0bdcb5db">  863</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA12_M                                     0x00001000</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a34e7bfbcc11f84fab2bb0740fc5fe1de">  864</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA12_S                                             12</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">// Field:    [11] STIMENA11</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 11.</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af96536159b25ae67758f2fc6f701e791">  869</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA11                                       0x00000800</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#afb3a32844d22e498019d41f83b839c0c">  870</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA11_BITN                                          11</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9b59fd58b3584a234e8a7148439936a9">  871</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA11_M                                     0x00000800</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae4b5b8444862c3a0b96953bf071698ba">  872</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA11_S                                             11</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">// Field:    [10] STIMENA10</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 10.</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a5bac4fd09a7650c18e4571be8716c244">  877</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA10                                       0x00000400</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0b7762442cfc0eb5915648cfdf6a47d1">  878</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA10_BITN                                          10</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab4dd9ba34ab959634b53ec76693b232d">  879</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA10_M                                     0x00000400</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac6860e29a8041ec6d13b91cce1026822">  880</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA10_S                                             10</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">// Field:     [9] STIMENA9</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 9.</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae91de56b102aad3dc137c51d93f49b6a">  885</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA9                                        0x00000200</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa4048090c3514e19755a353337dea578">  886</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA9_BITN                                            9</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#acb086f2d83099f0fc340f056a90b7237">  887</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA9_M                                      0x00000200</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a712108cae3cdcbc4b1b630084ac78be5">  888</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA9_S                                               9</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">// Field:     [8] STIMENA8</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 8.</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a6b1878ff8a5ccccaf8e0e3b2b6fd7efb">  893</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA8                                        0x00000100</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#add8595259ebd6a3c253397073eff4cf1">  894</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA8_BITN                                            8</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab2057163a24e3bf685299f9f87db3d61">  895</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA8_M                                      0x00000100</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa157053e9359975d16fb20ed1c597e63">  896</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA8_S                                               8</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">// Field:     [7] STIMENA7</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 7.</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a6b63885a1474ba37375a6df87342ad2c">  901</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA7                                        0x00000080</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a15bfcb4cdd9d51c3a5292be7f1848dc8">  902</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA7_BITN                                            7</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a32aa254e3b41ecbbf2d66de9b3fabf12">  903</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA7_M                                      0x00000080</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae46f3bccef927fd61c046fe22d28bf5f">  904</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA7_S                                               7</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">// Field:     [6] STIMENA6</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 6.</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9f8a8eca11fa413601dc4321109f5a65">  909</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA6                                        0x00000040</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#afaca093c95d51518e505cbdb96690a1b">  910</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA6_BITN                                            6</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a08ebd4c1ed0e9b52bd675bc991dac0fa">  911</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA6_M                                      0x00000040</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aabd1228d05eee43dfcad775ce54927e0">  912</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA6_S                                               6</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">// Field:     [5] STIMENA5</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 5.</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab17580e88d17b04c913db40d213e25e0">  917</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA5                                        0x00000020</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a804129f60b8a6fdf4dcac88243b652f3">  918</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA5_BITN                                            5</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a4fb68dfa56834a431038ffbfff4b2b6e">  919</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA5_M                                      0x00000020</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#afb32775d50db3db9d758252333646ef0">  920</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA5_S                                               5</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">// Field:     [4] STIMENA4</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 4.</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a37402bec0960b6a58f72b5f20beadf4e">  925</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA4                                        0x00000010</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a97136e6d05ed35ab83bbff0f89867cd8">  926</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA4_BITN                                            4</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#adf20c4324b95bb369502c95782ad7427">  927</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA4_M                                      0x00000010</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ae13df4818e613590ad669369a5202146">  928</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA4_S                                               4</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">// Field:     [3] STIMENA3</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 3.</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aab8360cc2ff975b3f30c33fcf9d4ab1e">  933</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA3                                        0x00000008</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad90af9788d8216d3e9da4ccdd6d3c2cc">  934</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA3_BITN                                            3</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#abaa8fc73cda0ec696ec5edb08cffdca1">  935</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA3_M                                      0x00000008</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af8f7747f8f605972d0a5a915af2f94b5">  936</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA3_S                                               3</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">// Field:     [2] STIMENA2</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 2.</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aeeaabed17b37e66d1f219e09ea42506e">  941</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA2                                        0x00000004</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#abb7c0e7e3e713799320b34cf638120ce">  942</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA2_BITN                                            2</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ab8f75b1d9fae45a0cb3d1647cc8e5599">  943</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA2_M                                      0x00000004</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a919ed69ac30354648572e987421e5ea4">  944</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA2_S                                               2</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">// Field:     [1] STIMENA1</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 1.</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a36551b87ac0c8c87be3436f5a25d65d7">  949</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA1                                        0x00000002</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a6d214f12524f9755caa28b026862cd71">  950</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA1_BITN                                            1</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac4a843dfbc758c610150d8868e7904d6">  951</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA1_M                                      0x00000002</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad0eeefbda6e4a73d335046082e30247a">  952</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA1_S                                               1</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">// Field:     [0] STIMENA0</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">// Bit mask to enable tracing on ITM stimulus port 0.</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a035faf8cd1aa24ed09566ab9450f6784">  957</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA0                                        0x00000001</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a67f210e1ea15847d523e3edf433c5fd8">  958</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA0_BITN                                            0</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad684884f32d5c5c2c4296c775c696a32">  959</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA0_M                                      0x00000001</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a88f4a485e4f2b867fc666a1b37977feb">  960</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TER_STIMENA0_S                                               0</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">// Register: CPU_ITM_O_TPR</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">// Field:   [3:0] PRIVMASK</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">// Bit mask to enable unprivileged (User) access to ITM stimulus ports:</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">// Bit [0] enables stimulus ports 0, 1, ..., and 7.</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">// Bit [1] enables stimulus ports 8, 9, ..., and 15.</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">// Bit [2] enables stimulus ports 16, 17, ..., and 23.</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">// Bit [3] enables stimulus ports 24, 25, ..., and 31.</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">// 0: User access allowed to stimulus ports</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">// 1: Privileged access only to stimulus ports</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af7fd06a076ec074c7eeef6b45238ccd4">  978</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TPR_PRIVMASK_W                                               4</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad67b868ff1074773631b02a8c52025b9">  979</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TPR_PRIVMASK_M                                      0x0000000F</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aaa67986b9b2149e6fea44d3ad93dae80">  980</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TPR_PRIVMASK_S                                               0</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">// Register: CPU_ITM_O_TCR</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">// Field:    [23] BUSY</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">// Set when ITM events present and being drained.</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac639b0cb0e16fd5daf0e9c89c9ae68d6">  990</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_BUSY                                            0x00800000</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a98aaf512cbf5d10aa9f805028c1905cf">  991</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_BUSY_BITN                                               23</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af3e51407706b37c83f1a22af62b5fcae">  992</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_BUSY_M                                          0x00800000</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0cc84d0df76519e9b7fdd01796587ea0">  993</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_BUSY_S                                                  23</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">// Field: [22:16] ATBID</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">// Trace Bus ID for CoreSight system. Optional identifier for multi-source</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">// trace stream formatting. If multi-source trace is in use, this field must be</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">// written with a non-zero value.</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a88a9e785ea5f00b3c2990a7f7d0fab44"> 1000</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_ATBID_W                                                  7</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a08bee05024cbbb98bb262517374f51f1"> 1001</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_ATBID_M                                         0x007F0000</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a25ce75f2a18d23cbf4fa400949cf3ba4"> 1002</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_ATBID_S                                                 16</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">// Field:   [9:8] TSPRESCALE</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">// Timestamp prescaler</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">// DIV64                    Divide by 64</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">// DIV16                    Divide by 16</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">// DIV4                     Divide by 4</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">// NOPRESCALING             No prescaling</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa3882fa123e32b856258b37626b5e303"> 1012</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_TSPRESCALE_W                                             2</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac5de856a5f8839554509f748984155b5"> 1013</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_TSPRESCALE_M                                    0x00000300</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a26b09b9b4f4b35aef2a2be4f65ef8afb"> 1014</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_TSPRESCALE_S                                             8</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a1410d721145fe4d679bcd5ce1fa569ca"> 1015</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_TSPRESCALE_DIV64                                0x00000300</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a24179220b9eb3a7c9d49f8b0c0d8a054"> 1016</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_TSPRESCALE_DIV16                                0x00000200</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a625978d638e4a4149a7817a3468f82d0"> 1017</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_TSPRESCALE_DIV4                                 0x00000100</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a60537974ff304fbbcc5515dce522d107"> 1018</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_TSPRESCALE_NOPRESCALING                         0x00000000</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">// Field:     [4] SWOENA</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">// Enables asynchronous clocking of the timestamp counter (when TSENA = 1). If</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">// TSENA = 0, writing this bit to 1 does not enable asynchronous clocking of</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">// the timestamp counter.</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">// 0x0: Mode disabled. Timestamp counter uses system clock from the core and</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">// counts continuously.</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">// 0x1: Timestamp counter uses lineout (data related) clock from TPIU</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">// interface. The timestamp counter is held in reset while the output line is</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">// idle.</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a892eea28738dd5658e5b326e11dded63"> 1031</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_SWOENA                                          0x00000010</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a74e64db809192d95d2aa7b82dd8e1e84"> 1032</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_SWOENA_BITN                                              4</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a2a071e28f095aaa90a394ec8437bc533"> 1033</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_SWOENA_M                                        0x00000010</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0ba192f1251f96d25786bcbe31d42a12"> 1034</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_SWOENA_S                                                 4</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">// Field:     [3] DWTENA</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">// Enables the DWT stimulus (hardware event packet emission to the TPIU from</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">// the DWT)</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a442ae33bc38e24bd7330a8ec17101bc1"> 1040</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_DWTENA                                          0x00000008</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa4a0e249339c4dc066b8a84c0ba094e9"> 1041</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_DWTENA_BITN                                              3</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac48dedeb0da5585922d052b59d0156c8"> 1042</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_DWTENA_M                                        0x00000008</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a6bc3610c9cececc0117ce3f8f87421d7"> 1043</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_DWTENA_S                                                 3</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">// Field:     [2] SYNCENA</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">// Enables synchronization packet transmission for a synchronous TPIU.</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">// CPU_DWT:CTRL.SYNCTAP must be configured for the correct synchronization</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">// speed.</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a79dc185612282ab2e0d9a379e750a1f5"> 1050</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_SYNCENA                                         0x00000004</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a638ad2a5a76a1f795f8ce51fe6dea947"> 1051</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_SYNCENA_BITN                                             2</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a0c318251f777c568dbfbb989431fc5d5"> 1052</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_SYNCENA_M                                       0x00000004</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#afda4f76fea496d196039fc91696bb5ed"> 1053</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_SYNCENA_S                                                2</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">// Field:     [1] TSENA</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">// Enables differential timestamps. Differential timestamps are emitted when a</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">// packet is written to the FIFO with a non-zero timestamp counter, and when</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">// the timestamp counter overflows. Timestamps are emitted during idle times</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">// after a fixed number of two million cycles. This provides a time reference</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">// for packets and inter-packet gaps. If SWOENA (bit [4]) is set, timestamps</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">// are triggered by activity on the internal trace bus only. In this case there</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">// is no regular timestamp output when the ITM is idle.</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a8aaf5bfd12cdb3c880e7565f9cb393d3"> 1064</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_TSENA                                           0x00000002</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a53d291c6eff32c5db5b9e1d2ef7a331b"> 1065</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_TSENA_BITN                                               1</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a028754b0679af21deb0569ef7e91c8b6"> 1066</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_TSENA_M                                         0x00000002</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a1d64b35b75d5edd451e6566a3ae97ef7"> 1067</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_TSENA_S                                                  1</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">// Field:     [0] ITMENA</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">// Enables ITM. This is the master enable, and must be set before ITM Stimulus</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">// and Trace Enable registers can be written.</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a1e1e5b8a89cb860026174bad52178efa"> 1073</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_ITMENA                                          0x00000001</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9a64e38e00c48c44ce79d660361f0881"> 1074</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_ITMENA_BITN                                              0</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aa0789c9a9eff65c2bd852408f131b441"> 1075</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_ITMENA_M                                        0x00000001</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a3578a20d50f4f0434bbb12862392e3a8"> 1076</a></span>&#160;<span class="preprocessor">#define CPU_ITM_TCR_ITMENA_S                                                 0</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">// Register: CPU_ITM_O_LAR</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">// Field:  [31:0] LOCK_ACCESS</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">// A privileged write of 0xC5ACCE55 enables more write access to Control</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">// Registers TER, TPR and TCR. An invalid write removes write access.</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a950300c4f07294d6af63899c0daedd4f"> 1087</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LAR_LOCK_ACCESS_W                                           32</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#af5d3f6140668d4f1261466f76e82b82b"> 1088</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LAR_LOCK_ACCESS_M                                   0xFFFFFFFF</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad25832bb44370614033ac69deecf9b00"> 1089</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LAR_LOCK_ACCESS_S                                            0</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">// Register: CPU_ITM_O_LSR</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">// Field:     [2] BYTEACC</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">// Reads 0 which means 8-bit lock access is not be implemented.</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a09c3e01bffa3a2e2fd1226d06a56f4e9"> 1099</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_BYTEACC                                         0x00000004</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a9a2b13bf2648e2262c503aeea39d4f86"> 1100</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_BYTEACC_BITN                                             2</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ad1a14b488d9e4323a410049da21762e9"> 1101</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_BYTEACC_M                                       0x00000004</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#ac1adc478ab7161b7a5952a1e1d1d81f7"> 1102</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_BYTEACC_S                                                2</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">// Field:     [1] ACCESS</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">// Write access to component is blocked. All writes are ignored, reads are</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">// permitted.</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a7870df8eace15e44830160d203f7c050"> 1108</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_ACCESS                                          0x00000002</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#aea3d7c69758138d03efce63654acedb2"> 1109</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_ACCESS_BITN                                              1</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#afd7a3ca21d99afba6df0c8106c4d238b"> 1110</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_ACCESS_M                                        0x00000002</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a1251489dd97582f243900d8014ac1493"> 1111</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_ACCESS_S                                                 1</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">// Field:     [0] PRESENT</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">// Indicates that a lock mechanism exists for this component.</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a86ac45fb0b52f46643749c0e87605af2"> 1116</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_PRESENT                                         0x00000001</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a424f5105ac36f8550fe4c52494b2741c"> 1117</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_PRESENT_BITN                                             0</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a710a574ec2cff181c6722727f86af4a7"> 1118</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_PRESENT_M                                       0x00000001</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="hw__cpu__itm_8h.html#a4e9e6cc761b5930fd05cf7e0ab723747"> 1119</a></span>&#160;<span class="preprocessor">#define CPU_ITM_LSR_PRESENT_S                                                0</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#endif // __CPU_ITM__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
