
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html lang="en" itemscope="" itemtype="http://www.mathworks.com/help/schema/MathWorksDocPage"><head>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   <title>Implementing a Custom FPGA Algorithm for the N210 Board :: Targeting FPGA (User's Guide)</title><link rel="stylesheet" href="docstyle.css" type="text/css">
  <meta http-equiv="Content-Script-Type" content="text/javascript">
<meta name="toctype" itemprop="pagetype" content="ug">
<meta name="description" content="The FPGA Targeting workflow allows you to prototype baseband algorithms with Simulink on an FPGA with USRP&reg; N210 hardware, speeding up your simulations." />
<script type="text/javascript" src="../../includes/product/scripts/jquery/jquery-latest.js"></script><script type="text/javascript" src="docscripts.js"></script>
</head>
<body><a name="top_of_page"></a><p style="font-size:1px;">&nbsp;</p>

<a name="btbzbso-1"></a><h2 class="title" id="btbzbso-1">Implementing a Custom FPGA Algorithm for the N210 Board</h2><table border="0" cellpadding="4" cellspacing="0" class="pagenavtable"><tr><th>On this page&#8230;</th></tr><tr><td><p><a href="btbzbso-1.html#btb2tkr">About the FPGA Targeting Workflow</a></p><p><a href="btbzbso-1.html#btbzci9">Supported Software, Boards, and Firmware</a></p><p><a href="btbzbso-1.html#btbzchd">Limitations</a></p></td></tr></table><a name="btb2tkr"></a><h3 class="title" id="btb2tkr">About the FPGA Targeting Workflow</h3><p>The FPGA Targeting workflow allows you to prototype baseband
algorithms with Simulink on an FPGA with USRP&reg; N210 hardware,
speeding up your simulations. FPGA Targeting can be used for over-the-air
interface using the daughter card that corresponds to the N210 board.
You can find a list of supported daughter cards in the <a href="../rn/rn_index.html" target="_top">Release Notes</a>.</p><p>The software performs the following actions:</p><ul type="disc"><li><p>Generates HDL code (with HDL Coder&#8482; software).</p></li><li><p>Carries out the necessary modifications to connect
the generated HDL module with the output of digital down converter
as implemented in the original USRP&reg; FPGA design. Therefore,
the output from the FPGA to Simulink is now the output of the
your algorithm instead of the original digital down converter output.</p><p>This workflow only applies to single-channel receivers that
use the digital downconverter (DDC) already present in the FPGA within
the USRP&reg; N210. </p></li><li><p>Removes the logic from the transmit path and the second
receive path from the original USRP&reg; FPGA design. Removing
the logic creates more FPGA area for implementation of baseband algorithms
from Simulink.</p></li></ul><p>For a full example, see <a href="../../sdrudemos/html/sdruFMMonoFPGA.html" target="_top">FPGA Targeting with USRP&reg; N210
Hardware</a>.</p><a name="btbzci9"></a><p class="pagenavlink"><script language="Javascript">updateSectionId("btbzci9");</script><script language="Javascript">addTopOfPageButtons();</script><a href="#top_of_page">Back to Top</a></p><h3 class="title" id="btbzci9">Supported Software, Boards, and Firmware</h3><p>See the <a href="../rn/rn_index.html" target="_top">Release Notes</a> for
the currently support versions of software and hardware.</p><a name="btbzchd"></a><p class="pagenavlink"><script language="Javascript">updateSectionId("btbzchd");</script><script language="Javascript">addTopOfPageButtons();</script><a href="#top_of_page">Back to Top</a></p><h3 class="title" id="btbzchd">Limitations</h3><ul type="disc"><li><p>You can use this workflow only when you configure
the USRP&reg; hardware as a single channel receiver only.</p></li><li><p>Output from your targeted subsystem must consist of
two 16-bit signed signals to match the output of the existing digital
down converter in the FPGA.</p></li><li><p>Multiple input ports must all operate at the same
rate as each other. Multiple output ports must also all operate at
the same rate as each other.</p></li><li><p>Use scalar mode for HDL Code generation.</p></li></ul>
<a name="bottom_of_page"></a><p class="pagenavlink"><script language="Javascript">updateSectionId("bottom_of_page");</script><script language="Javascript">addTopOfPageButtons();</script><a href="#top_of_page">Back to Top</a></p><table class="feedbacklinkbot" border="0" width="100%" cellpadding="0" cellspacing="0"><tr><td>&nbsp;</td><td align="right"><script type="text/javascript" language="JavaScript">
writeDocFeedbackSurveyLink();
</script>&nbsp;
</td></tr></table><p></p>
<table class="nav" summary="Navigation aid" border="0" width="100%" cellpadding="0" cellspacing="0"><tr valign="top"><td align="left" width="20"><a href="btbzbso.html"><img src="b_prev.gif" border="0" align="bottom" alt="Targeting FPGA"></a>&nbsp;</td><td align="left">Targeting FPGA</td></tr></table><br>

<p>USRP, UHD, and Ettus Research are trademarks of National Instruments Corp.</p>
  <p class="copy">&copy; 1984-2013 The MathWorks, Inc.
<tt class="minicdot">&#149;</tt>
<a href="http://www.mathworks.com/company/aboutus/policies_statements/patents.html">Patents</a>
<tt class="minicdot">&#149;</tt>
<a href="http://www.mathworks.com/company/aboutus/policies_statements/trademarks.html">Trademarks</a>
<tt class="minicdot">&#149;</tt>
<a href="http://www.mathworks.com/company/aboutus/policies_statements/">Privacy Policy</a>
<tt class="minicdot">&#149;</tt>
<a href="http://www.mathworks.com/company/aboutus/policies_statements/piracy.html">Preventing Piracy</a></p>
  <!-- Last updated: Sat Oct 27 07:48:47 EDT 2012--></body></html>