
Micros_1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005518  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  08005654  08005654  00015654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005834  08005834  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08005834  08005834  00015834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800583c  0800583c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800583c  0800583c  0001583c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005840  08005840  00015840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005844  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  20000078  080058bc  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  080058bc  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac81  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f98  00000000  00000000  0002ad22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b70  00000000  00000000  0002ccc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a58  00000000  00000000  0002d830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001649b  00000000  00000000  0002e288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c996  00000000  00000000  00044723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088d87  00000000  00000000  000510b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d9e40  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037b8  00000000  00000000  000d9e90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000078 	.word	0x20000078
 8000158:	00000000 	.word	0x00000000
 800015c:	0800563c 	.word	0x0800563c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000007c 	.word	0x2000007c
 8000178:	0800563c 	.word	0x0800563c

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <espera>:
void espera(int time)
{
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  int i;
  for (i = 0; i < time; i++);
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	e002      	b.n	8000498 <espera+0x14>
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	3301      	adds	r3, #1
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	429a      	cmp	r2, r3
 800049e:	dbf8      	blt.n	8000492 <espera+0xe>
}
 80004a0:	bf00      	nop
 80004a2:	bf00      	nop
 80004a4:	3714      	adds	r7, #20
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <Bin2Ascii>:

void Bin2Ascii(unsigned short number, unsigned char* chain)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	4603      	mov	r3, r0
 80004b4:	6039      	str	r1, [r7, #0]
 80004b6:	80fb      	strh	r3, [r7, #6]
  unsigned short partial, j, cocient, divisor;

  partial = number;
 80004b8:	88fb      	ldrh	r3, [r7, #6]
 80004ba:	81fb      	strh	r3, [r7, #14]
  divisor = 10000;
 80004bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80004c0:	817b      	strh	r3, [r7, #10]
  *(chain) = ' ';
 80004c2:	683b      	ldr	r3, [r7, #0]
 80004c4:	2220      	movs	r2, #32
 80004c6:	701a      	strb	r2, [r3, #0]
  for (j = 1; j < 6; j++)
 80004c8:	2301      	movs	r3, #1
 80004ca:	81bb      	strh	r3, [r7, #12]
 80004cc:	e01d      	b.n	800050a <Bin2Ascii+0x5e>
  {
    cocient = partial/divisor;
 80004ce:	89fa      	ldrh	r2, [r7, #14]
 80004d0:	897b      	ldrh	r3, [r7, #10]
 80004d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80004d6:	813b      	strh	r3, [r7, #8]
    *(chain + j) = '0' + (unsigned char)cocient;
 80004d8:	893b      	ldrh	r3, [r7, #8]
 80004da:	b2da      	uxtb	r2, r3
 80004dc:	89bb      	ldrh	r3, [r7, #12]
 80004de:	6839      	ldr	r1, [r7, #0]
 80004e0:	440b      	add	r3, r1
 80004e2:	3230      	adds	r2, #48	; 0x30
 80004e4:	b2d2      	uxtb	r2, r2
 80004e6:	701a      	strb	r2, [r3, #0]
    partial = partial - (cocient*divisor);
 80004e8:	893b      	ldrh	r3, [r7, #8]
 80004ea:	897a      	ldrh	r2, [r7, #10]
 80004ec:	fb02 f303 	mul.w	r3, r2, r3
 80004f0:	b29b      	uxth	r3, r3
 80004f2:	89fa      	ldrh	r2, [r7, #14]
 80004f4:	1ad3      	subs	r3, r2, r3
 80004f6:	81fb      	strh	r3, [r7, #14]
    divisor = divisor/10;
 80004f8:	897b      	ldrh	r3, [r7, #10]
 80004fa:	4a0a      	ldr	r2, [pc, #40]	; (8000524 <Bin2Ascii+0x78>)
 80004fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000500:	08db      	lsrs	r3, r3, #3
 8000502:	817b      	strh	r3, [r7, #10]
  for (j = 1; j < 6; j++)
 8000504:	89bb      	ldrh	r3, [r7, #12]
 8000506:	3301      	adds	r3, #1
 8000508:	81bb      	strh	r3, [r7, #12]
 800050a:	89bb      	ldrh	r3, [r7, #12]
 800050c:	2b05      	cmp	r3, #5
 800050e:	d9de      	bls.n	80004ce <Bin2Ascii+0x22>
  }
  *(chain + 6) = 0;
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	3306      	adds	r3, #6
 8000514:	2200      	movs	r2, #0
 8000516:	701a      	strb	r2, [r3, #0]
}
 8000518:	bf00      	nop
 800051a:	3714      	adds	r7, #20
 800051c:	46bd      	mov	sp, r7
 800051e:	bc80      	pop	{r7}
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	cccccccd 	.word	0xcccccccd

08000528 <random_num>:

// Credit goes to GeeksForGeeks - https://www.geeksforgeeks.org/generating-random-number-range-c/
int random_num(int lower_limit, int upper_limit)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
 8000530:	6039      	str	r1, [r7, #0]
  int num = (rand() % (upper_limit - lower_limit + 1)) + lower_limit;
 8000532:	f004 f845 	bl	80045c0 <rand>
 8000536:	4602      	mov	r2, r0
 8000538:	6839      	ldr	r1, [r7, #0]
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	1acb      	subs	r3, r1, r3
 800053e:	3301      	adds	r3, #1
 8000540:	fb92 f1f3 	sdiv	r1, r2, r3
 8000544:	fb01 f303 	mul.w	r3, r1, r3
 8000548:	1ad3      	subs	r3, r2, r3
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	4413      	add	r3, r2
 800054e:	60fb      	str	r3, [r7, #12]
  return num;
 8000550:	68fb      	ldr	r3, [r7, #12]
}
 8000552:	4618      	mov	r0, r3
 8000554:	3710      	adds	r7, #16
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
	...

0800055c <EXTI0_IRQHandler>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//INTERRUPTS
void EXTI0_IRQHandler(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  // USER BUTTON is pressed, a rising edge is detected in PA0
  if ((EXTI->PR &BIT_0) != 0) // Is EXTI0 flag on? //0000000000000001 in the Pending Register of ISER[0]
 8000560:	4b0d      	ldr	r3, [pc, #52]	; (8000598 <EXTI0_IRQHandler+0x3c>)
 8000562:	695b      	ldr	r3, [r3, #20]
 8000564:	f003 0301 	and.w	r3, r3, #1
 8000568:	2b00      	cmp	r3, #0
 800056a:	d00b      	beq.n	8000584 <EXTI0_IRQHandler+0x28>
  {
    game++; //If at GAME 1, proceed to GAME 2
 800056c:	4b0b      	ldr	r3, [pc, #44]	; (800059c <EXTI0_IRQHandler+0x40>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	3301      	adds	r3, #1
 8000572:	4a0a      	ldr	r2, [pc, #40]	; (800059c <EXTI0_IRQHandler+0x40>)
 8000574:	6013      	str	r3, [r2, #0]
    if (game > 2) game = 1; //Reset to 1 after requesting change from GAME 2
 8000576:	4b09      	ldr	r3, [pc, #36]	; (800059c <EXTI0_IRQHandler+0x40>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	2b02      	cmp	r3, #2
 800057c:	d902      	bls.n	8000584 <EXTI0_IRQHandler+0x28>
 800057e:	4b07      	ldr	r3, [pc, #28]	; (800059c <EXTI0_IRQHandler+0x40>)
 8000580:	2201      	movs	r2, #1
 8000582:	601a      	str	r2, [r3, #0]
  }
  EXTI->PR |= (1 << 6); // Clear EXTI0 flag (writes a 1 in PR0 pos)
 8000584:	4b04      	ldr	r3, [pc, #16]	; (8000598 <EXTI0_IRQHandler+0x3c>)
 8000586:	695b      	ldr	r3, [r3, #20]
 8000588:	4a03      	ldr	r2, [pc, #12]	; (8000598 <EXTI0_IRQHandler+0x3c>)
 800058a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800058e:	6153      	str	r3, [r2, #20]
  //Clear flag must be out of condition so it never hangs if condition is not met
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr
 8000598:	40010400 	.word	0x40010400
 800059c:	20000000 	.word	0x20000000

080005a0 <EXTI9_5_IRQHandler>:

// NVIC->ISER[0] pin 23 for EXTIs 9 to 5
void EXTI9_5_IRQHandler(void) //ISR for EXTI7 & EXTI6
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  if (((EXTI->PR &BIT_7) || (EXTI->PR &BIT_6)) != 0) //most general aproach --> (EXTI->PR != 0)
 80005a4:	4b24      	ldr	r3, [pc, #144]	; (8000638 <EXTI9_5_IRQHandler+0x98>)
 80005a6:	695b      	ldr	r3, [r3, #20]
 80005a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d105      	bne.n	80005bc <EXTI9_5_IRQHandler+0x1c>
 80005b0:	4b21      	ldr	r3, [pc, #132]	; (8000638 <EXTI9_5_IRQHandler+0x98>)
 80005b2:	695b      	ldr	r3, [r3, #20]
 80005b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <EXTI9_5_IRQHandler+0x20>
 80005bc:	2301      	movs	r3, #1
 80005be:	e000      	b.n	80005c2 <EXTI9_5_IRQHandler+0x22>
 80005c0:	2300      	movs	r3, #0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d027      	beq.n	8000616 <EXTI9_5_IRQHandler+0x76>
  {
    // BUTTON 1 is pressed, a rising edge is detected in PB7
    if (EXTI->PR &(1 << 7) && (playing == 1)) // 00000000010000000 in pending register of ISER[0]
 80005c6:	4b1c      	ldr	r3, [pc, #112]	; (8000638 <EXTI9_5_IRQHandler+0x98>)
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d00d      	beq.n	80005ee <EXTI9_5_IRQHandler+0x4e>
 80005d2:	4b1a      	ldr	r3, [pc, #104]	; (800063c <EXTI9_5_IRQHandler+0x9c>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d109      	bne.n	80005ee <EXTI9_5_IRQHandler+0x4e>
    {
      GPIOA->BSRR = (1 << 12) << 16;
 80005da:	4b19      	ldr	r3, [pc, #100]	; (8000640 <EXTI9_5_IRQHandler+0xa0>)
 80005dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005e0:	619a      	str	r2, [r3, #24]
      playing = 0;
 80005e2:	4b16      	ldr	r3, [pc, #88]	; (800063c <EXTI9_5_IRQHandler+0x9c>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
      winner = 1;
 80005e8:	4b16      	ldr	r3, [pc, #88]	; (8000644 <EXTI9_5_IRQHandler+0xa4>)
 80005ea:	2201      	movs	r2, #1
 80005ec:	601a      	str	r2, [r3, #0]
    }
    // BUTTON 2 is pressed, a rising edge is detected in PB6
    if (EXTI->PR &(1 << 6) && (playing == 1)) // 00000000001000000 in pending register
 80005ee:	4b12      	ldr	r3, [pc, #72]	; (8000638 <EXTI9_5_IRQHandler+0x98>)
 80005f0:	695b      	ldr	r3, [r3, #20]
 80005f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d00d      	beq.n	8000616 <EXTI9_5_IRQHandler+0x76>
 80005fa:	4b10      	ldr	r3, [pc, #64]	; (800063c <EXTI9_5_IRQHandler+0x9c>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d109      	bne.n	8000616 <EXTI9_5_IRQHandler+0x76>
    {
      GPIOA->BSRR = (1 << 12) << 16;
 8000602:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <EXTI9_5_IRQHandler+0xa0>)
 8000604:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000608:	619a      	str	r2, [r3, #24]
      playing = 0;
 800060a:	4b0c      	ldr	r3, [pc, #48]	; (800063c <EXTI9_5_IRQHandler+0x9c>)
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
      winner = 2;
 8000610:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <EXTI9_5_IRQHandler+0xa4>)
 8000612:	2202      	movs	r2, #2
 8000614:	601a      	str	r2, [r3, #0]
    }
  }
  //Always clear flags to avoid hanging
  EXTI->PR |= (1 << 7); // Clear the EXTI7 flag (writes a 1 in PR7)
 8000616:	4b08      	ldr	r3, [pc, #32]	; (8000638 <EXTI9_5_IRQHandler+0x98>)
 8000618:	695b      	ldr	r3, [r3, #20]
 800061a:	4a07      	ldr	r2, [pc, #28]	; (8000638 <EXTI9_5_IRQHandler+0x98>)
 800061c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000620:	6153      	str	r3, [r2, #20]
  EXTI->PR |= (1 << 6); // Clear the EXTI6 flag
 8000622:	4b05      	ldr	r3, [pc, #20]	; (8000638 <EXTI9_5_IRQHandler+0x98>)
 8000624:	695b      	ldr	r3, [r3, #20]
 8000626:	4a04      	ldr	r2, [pc, #16]	; (8000638 <EXTI9_5_IRQHandler+0x98>)
 8000628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800062c:	6153      	str	r3, [r2, #20]
}
 800062e:	bf00      	nop
 8000630:	46bd      	mov	sp, r7
 8000632:	bc80      	pop	{r7}
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	40010400 	.word	0x40010400
 800063c:	200001ec 	.word	0x200001ec
 8000640:	40020000 	.word	0x40020000
 8000644:	200001e8 	.word	0x200001e8

08000648 <TIM4_IRQHandler>:

//TIMERS
//TIC timer 4 CH1 and CH2
void TIM4_IRQHandler(void) //TIC
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  //CH1
  if((TIM4->SR &BIT_1) != 0) //0x2
 800064c:	4b0d      	ldr	r3, [pc, #52]	; (8000684 <TIM4_IRQHandler+0x3c>)
 800064e:	691b      	ldr	r3, [r3, #16]
 8000650:	f003 0302 	and.w	r3, r3, #2
 8000654:	2b00      	cmp	r3, #0
 8000656:	d003      	beq.n	8000660 <TIM4_IRQHandler+0x18>
  {
    //Code below - needed or not????
    //winner = 2; //CH1 is for PB6 - P2
    time_4ch1 = TIM4->CNT; //the time loaded to our var shall be the current count ?? //FIXME:
 8000658:	4b0a      	ldr	r3, [pc, #40]	; (8000684 <TIM4_IRQHandler+0x3c>)
 800065a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800065c:	4a0a      	ldr	r2, [pc, #40]	; (8000688 <TIM4_IRQHandler+0x40>)
 800065e:	6013      	str	r3, [r2, #0]
    if(time_4ch1 < 0) time_4ch1 += 0x0FFFF; //to avoid overflows

  }
  //CH2
  if((TIM4->SR &BIT_2) != 0) //0x4
 8000660:	4b08      	ldr	r3, [pc, #32]	; (8000684 <TIM4_IRQHandler+0x3c>)
 8000662:	691b      	ldr	r3, [r3, #16]
 8000664:	f003 0304 	and.w	r3, r3, #4
 8000668:	2b00      	cmp	r3, #0
 800066a:	d003      	beq.n	8000674 <TIM4_IRQHandler+0x2c>
  {
    //winner = 1; //CH2 is for PB7 - P1
    time_4ch2 = TIM4->CNT;
 800066c:	4b05      	ldr	r3, [pc, #20]	; (8000684 <TIM4_IRQHandler+0x3c>)
 800066e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000670:	4a06      	ldr	r2, [pc, #24]	; (800068c <TIM4_IRQHandler+0x44>)
 8000672:	6013      	str	r3, [r2, #0]
    if(time_4ch2 < 0) time_4ch2 += 0x0FFFF;

  }
  TIM4->SR = 0;
 8000674:	4b03      	ldr	r3, [pc, #12]	; (8000684 <TIM4_IRQHandler+0x3c>)
 8000676:	2200      	movs	r2, #0
 8000678:	611a      	str	r2, [r3, #16]
}
 800067a:	bf00      	nop
 800067c:	46bd      	mov	sp, r7
 800067e:	bc80      	pop	{r7}
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	40000800 	.word	0x40000800
 8000688:	200001f4 	.word	0x200001f4
 800068c:	200001f8 	.word	0x200001f8

08000690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000694:	f001 fedb 	bl	800244e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000698:	f000 fba0 	bl	8000ddc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800069c:	f000 fd82 	bl	80011a4 <MX_GPIO_Init>
  MX_ADC_Init();
 80006a0:	f000 fc04 	bl	8000eac <MX_ADC_Init>
  MX_LCD_Init();
 80006a4:	f000 fc5c 	bl	8000f60 <MX_LCD_Init>
  MX_TS_Init();
 80006a8:	f000 fd76 	bl	8001198 <MX_TS_Init>
  MX_TIM3_Init();
 80006ac:	f000 fcd8 	bl	8001060 <MX_TIM3_Init>
  MX_TIM4_Init();
 80006b0:	f000 fd24 	bl	80010fc <MX_TIM4_Init>
  MX_TIM2_Init();
 80006b4:	f000 fc88 	bl	8000fc8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //DECLARATION OF PERIPHERALS WE WILL USE

  //LCD Setup
  BSP_LCD_GLASS_Init();
 80006b8:	f000 fdbe 	bl	8001238 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_BarLevelConfig(0);
 80006bc:	2000      	movs	r0, #0
 80006be:	f000 fdf3 	bl	80012a8 <BSP_LCD_GLASS_BarLevelConfig>
  BSP_LCD_GLASS_Clear();
 80006c2:	f001 fa3b 	bl	8001b3c <BSP_LCD_GLASS_Clear>

  //Pins + their EXTIs - I/O
  /* PB0 ---------------------------------------------------------------------*/
  //PA0 (USER BUTTON) - digital input (00)
  GPIOA->MODER &= ~(1 << (0*2 + 1));
 80006c6:	4b9d      	ldr	r3, [pc, #628]	; (800093c <main+0x2ac>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4a9c      	ldr	r2, [pc, #624]	; (800093c <main+0x2ac>)
 80006cc:	f023 0302 	bic.w	r3, r3, #2
 80006d0:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (0*2));
 80006d2:	4b9a      	ldr	r3, [pc, #616]	; (800093c <main+0x2ac>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a99      	ldr	r2, [pc, #612]	; (800093c <main+0x2ac>)
 80006d8:	f023 0301 	bic.w	r3, r3, #1
 80006dc:	6013      	str	r3, [r2, #0]
  //EXTI0
  SYSCFG->EXTICR[0] = 0000; // Linking EXTI0 to GPIOA (PA0 = USER BUTTON) - all zeros mean GPIOA
 80006de:	4b98      	ldr	r3, [pc, #608]	; (8000940 <main+0x2b0>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  EXTI->RTSR |= BIT_0; // Enables rising edge in EXTI0
 80006e4:	4b97      	ldr	r3, [pc, #604]	; (8000944 <main+0x2b4>)
 80006e6:	689b      	ldr	r3, [r3, #8]
 80006e8:	4a96      	ldr	r2, [pc, #600]	; (8000944 <main+0x2b4>)
 80006ea:	f043 0301 	orr.w	r3, r3, #1
 80006ee:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_0); // Disables falling edge in EXTI0
 80006f0:	4b94      	ldr	r3, [pc, #592]	; (8000944 <main+0x2b4>)
 80006f2:	68db      	ldr	r3, [r3, #12]
 80006f4:	4a93      	ldr	r2, [pc, #588]	; (8000944 <main+0x2b4>)
 80006f6:	f023 0301 	bic.w	r3, r3, #1
 80006fa:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_0; // Enables the Interrupt (i.e. the event) (IMR = Interrupt Mask Register)
 80006fc:	4b91      	ldr	r3, [pc, #580]	; (8000944 <main+0x2b4>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a90      	ldr	r2, [pc, #576]	; (8000944 <main+0x2b4>)
 8000702:	f043 0301 	orr.w	r3, r3, #1
 8000706:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 6); //Enables EXTI0 in the NVICs ISER[0]s position 6
 8000708:	4b8f      	ldr	r3, [pc, #572]	; (8000948 <main+0x2b8>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a8e      	ldr	r2, [pc, #568]	; (8000948 <main+0x2b8>)
 800070e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000712:	6013      	str	r3, [r2, #0]

  //USING I/O PINS 7 & 6 FOR PLAYER BUTTONS 1 & 2 RESPECTIVELY
  /* PB7 ---------------------------------------------------------------------*/
  //PB7 (BUTTON 1) - digital input (00) - w7 AF TIM4_CH2
  //Set PB7 to 10 for Alternate Functions (AFs)
  GPIOB->MODER |= (1 << (7*2 + 1));
 8000714:	4b8d      	ldr	r3, [pc, #564]	; (800094c <main+0x2bc>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4a8c      	ldr	r2, [pc, #560]	; (800094c <main+0x2bc>)
 800071a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800071e:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (7*2));
 8000720:	4b8a      	ldr	r3, [pc, #552]	; (800094c <main+0x2bc>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a89      	ldr	r2, [pc, #548]	; (800094c <main+0x2bc>)
 8000726:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800072a:	6013      	str	r3, [r2, #0]
  //AF for TIM4_CH2
  GPIOB->AFR[0] |= (0x02 << (7*4)); // Writes 0010 in AFRL7
 800072c:	4b87      	ldr	r3, [pc, #540]	; (800094c <main+0x2bc>)
 800072e:	6a1b      	ldr	r3, [r3, #32]
 8000730:	4a86      	ldr	r2, [pc, #536]	; (800094c <main+0x2bc>)
 8000732:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000736:	6213      	str	r3, [r2, #32]
  //WE NEED INTERNAL RESISTORS - pull-up OR pull-down ?
  //We chose pull-up: a constant 1 unless we press, then its shorted to GND
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (7*2 + 1));
 8000738:	4b84      	ldr	r3, [pc, #528]	; (800094c <main+0x2bc>)
 800073a:	68db      	ldr	r3, [r3, #12]
 800073c:	4a83      	ldr	r2, [pc, #524]	; (800094c <main+0x2bc>)
 800073e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000742:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (7*2));
 8000744:	4b81      	ldr	r3, [pc, #516]	; (800094c <main+0x2bc>)
 8000746:	68db      	ldr	r3, [r3, #12]
 8000748:	4a80      	ldr	r2, [pc, #512]	; (800094c <main+0x2bc>)
 800074a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800074e:	60d3      	str	r3, [r2, #12]
  //EXTI7
  SYSCFG->EXTICR[1] |= BIT_12; // Linking EXTI7 to GPIOB (PB7 = BUTTON 1)
 8000750:	4b7b      	ldr	r3, [pc, #492]	; (8000940 <main+0x2b0>)
 8000752:	68db      	ldr	r3, [r3, #12]
 8000754:	4a7a      	ldr	r2, [pc, #488]	; (8000940 <main+0x2b0>)
 8000756:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800075a:	60d3      	str	r3, [r2, #12]
                    // Sets a 1 in bit 12 see page 145 of the manual
  EXTI->RTSR &= ~(BIT_7); // Disables rising edge in EXTI7
 800075c:	4b79      	ldr	r3, [pc, #484]	; (8000944 <main+0x2b4>)
 800075e:	689b      	ldr	r3, [r3, #8]
 8000760:	4a78      	ldr	r2, [pc, #480]	; (8000944 <main+0x2b4>)
 8000762:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000766:	6093      	str	r3, [r2, #8]
  EXTI->FTSR |= BIT_7; // Enables falling edge in EXTI7
 8000768:	4b76      	ldr	r3, [pc, #472]	; (8000944 <main+0x2b4>)
 800076a:	68db      	ldr	r3, [r3, #12]
 800076c:	4a75      	ldr	r2, [pc, #468]	; (8000944 <main+0x2b4>)
 800076e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000772:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_7; // Enables the interrupt after setup
 8000774:	4b73      	ldr	r3, [pc, #460]	; (8000944 <main+0x2b4>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a72      	ldr	r2, [pc, #456]	; (8000944 <main+0x2b4>)
 800077a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800077e:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 23); // EXTI7 has position 23 in ISER[0]
 8000780:	4b71      	ldr	r3, [pc, #452]	; (8000948 <main+0x2b8>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a70      	ldr	r2, [pc, #448]	; (8000948 <main+0x2b8>)
 8000786:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800078a:	6013      	str	r3, [r2, #0]

  /* PB6 ---------------------------------------------------------------------*/
  //PB6 (BUTTON 2) - digital input (00) - w/ AF TIM4_CH1
  //Set PB6 to 10 for AFs
  GPIOB->MODER |= (1 << (6*2 + 1));
 800078c:	4b6f      	ldr	r3, [pc, #444]	; (800094c <main+0x2bc>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a6e      	ldr	r2, [pc, #440]	; (800094c <main+0x2bc>)
 8000792:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000796:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (6*2));
 8000798:	4b6c      	ldr	r3, [pc, #432]	; (800094c <main+0x2bc>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a6b      	ldr	r2, [pc, #428]	; (800094c <main+0x2bc>)
 800079e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80007a2:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (6*2 + 1));
 80007a4:	4b69      	ldr	r3, [pc, #420]	; (800094c <main+0x2bc>)
 80007a6:	68db      	ldr	r3, [r3, #12]
 80007a8:	4a68      	ldr	r2, [pc, #416]	; (800094c <main+0x2bc>)
 80007aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80007ae:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (6*2));
 80007b0:	4b66      	ldr	r3, [pc, #408]	; (800094c <main+0x2bc>)
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	4a65      	ldr	r2, [pc, #404]	; (800094c <main+0x2bc>)
 80007b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007ba:	60d3      	str	r3, [r2, #12]
  //AF for TIM4_CH1
  GPIOB->AFR[0] |= (0x02 << (6*4)); // Writes 0010 in AFRL6
 80007bc:	4b63      	ldr	r3, [pc, #396]	; (800094c <main+0x2bc>)
 80007be:	6a1b      	ldr	r3, [r3, #32]
 80007c0:	4a62      	ldr	r2, [pc, #392]	; (800094c <main+0x2bc>)
 80007c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007c6:	6213      	str	r3, [r2, #32]
  //EXTI6
  SYSCFG->EXTICR[1] |= BIT_8; // Linking EXTI6 to GPIOB (PB6 = BUTTON 2)
 80007c8:	4b5d      	ldr	r3, [pc, #372]	; (8000940 <main+0x2b0>)
 80007ca:	68db      	ldr	r3, [r3, #12]
 80007cc:	4a5c      	ldr	r2, [pc, #368]	; (8000940 <main+0x2b0>)
 80007ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007d2:	60d3      	str	r3, [r2, #12]
                    // Sets a 1 in bit 8 see page 145 of the manual
  EXTI->RTSR &= ~(BIT_6); // Disables rising edge in EXTI6
 80007d4:	4b5b      	ldr	r3, [pc, #364]	; (8000944 <main+0x2b4>)
 80007d6:	689b      	ldr	r3, [r3, #8]
 80007d8:	4a5a      	ldr	r2, [pc, #360]	; (8000944 <main+0x2b4>)
 80007da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80007de:	6093      	str	r3, [r2, #8]
  EXTI->FTSR |= BIT_6; // Enables falling edge in EXTI6
 80007e0:	4b58      	ldr	r3, [pc, #352]	; (8000944 <main+0x2b4>)
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	4a57      	ldr	r2, [pc, #348]	; (8000944 <main+0x2b4>)
 80007e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007ea:	60d3      	str	r3, [r2, #12]
  EXTI->IMR |= BIT_6; // Enables the interrupt
 80007ec:	4b55      	ldr	r3, [pc, #340]	; (8000944 <main+0x2b4>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a54      	ldr	r2, [pc, #336]	; (8000944 <main+0x2b4>)
 80007f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007f6:	6013      	str	r3, [r2, #0]
  NVIC->ISER[0] |= (1 << 23); // EXTI6 & 7 have position 23 in the NVIC, since
 80007f8:	4b53      	ldr	r3, [pc, #332]	; (8000948 <main+0x2b8>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a52      	ldr	r2, [pc, #328]	; (8000948 <main+0x2b8>)
 80007fe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000802:	6013      	str	r3, [r2, #0]

  //TIMERS
  /* TIM3 --------------------------------------------------------------------*/
  //No pin assignment, we just plainly use it for the TOC
  //SET-UP for TIM3 - TOC, for random LED off and TBD
  TIM3->CR1 = 0x0000;   // ON IN CODE BELOW
 8000804:	4b52      	ldr	r3, [pc, #328]	; (8000950 <main+0x2c0>)
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
  TIM3->CR2 = 0x0000;   // Always set to 0
 800080a:	4b51      	ldr	r3, [pc, #324]	; (8000950 <main+0x2c0>)
 800080c:	2200      	movs	r2, #0
 800080e:	605a      	str	r2, [r3, #4]
  TIM3->SMCR = 0x0000;  // Always set to 0
 8000810:	4b4f      	ldr	r3, [pc, #316]	; (8000950 <main+0x2c0>)
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
  TIM3->PSC = 31999;    //Means fclk/(PSC+1)
 8000816:	4b4e      	ldr	r3, [pc, #312]	; (8000950 <main+0x2c0>)
 8000818:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800081c:	629a      	str	r2, [r3, #40]	; 0x28
  TIM3->CNT = 0;        //Initiallized to 0
 800081e:	4b4c      	ldr	r3, [pc, #304]	; (8000950 <main+0x2c0>)
 8000820:	2200      	movs	r2, #0
 8000822:	625a      	str	r2, [r3, #36]	; 0x24
  TIM3->ARR = 0xFFFF;   //USED IN PWN so set to max
 8000824:	4b4a      	ldr	r3, [pc, #296]	; (8000950 <main+0x2c0>)
 8000826:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800082a:	62da      	str	r2, [r3, #44]	; 0x2c
  //FIXME: Include here or down in game code ???
  //TIM3->CCR1 = 1000;    //1sec = 1000 steps
  TIM3->DIER = 0x0000;  
 800082c:	4b48      	ldr	r3, [pc, #288]	; (8000950 <main+0x2c0>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  TIM3->CCMR1 = 0x0000; //CCyS = 0 (TOC)
 8000832:	4b47      	ldr	r3, [pc, #284]	; (8000950 <main+0x2c0>)
 8000834:	2200      	movs	r2, #0
 8000836:	619a      	str	r2, [r3, #24]
                        //OCyM = 000 (no external output)
                        //OCyPE = 0 (no preload)
  TIM3->CCER = 0x0000;  //CCyP = 0 (always in TOC)
 8000838:	4b45      	ldr	r3, [pc, #276]	; (8000950 <main+0x2c0>)
 800083a:	2200      	movs	r2, #0
 800083c:	621a      	str	r2, [r3, #32]
                        //CCyE = 0 (external output disabled)
  /* TIM4 --------------------------------------------------------------------*/
  //Assigned to PB7 and PB7
  //SET-UP for TIMs 4, CH1 & CH2 - TICs
  TIM4->CR1 = 0x0000;   //Set to 0 for Counter OFF initially
 800083e:	4b45      	ldr	r3, [pc, #276]	; (8000954 <main+0x2c4>)
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
                        //It will be turned ON in code below
                        //ARPE off because NOT PWM
  TIM4->CR2 = 0x0000;   //Always set to 0 in this course
 8000844:	4b43      	ldr	r3, [pc, #268]	; (8000954 <main+0x2c4>)
 8000846:	2200      	movs	r2, #0
 8000848:	605a      	str	r2, [r3, #4]
  TIM4->SMCR = 0x0000;  //Always set to 0 in this course
 800084a:	4b42      	ldr	r3, [pc, #264]	; (8000954 <main+0x2c4>)
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
  TIM4->PSC = 31999; 
 8000850:	4b40      	ldr	r3, [pc, #256]	; (8000954 <main+0x2c4>)
 8000852:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8000856:	629a      	str	r2, [r3, #40]	; 0x28
  TIM4->CNT = 0;     
 8000858:	4b3e      	ldr	r3, [pc, #248]	; (8000954 <main+0x2c4>)
 800085a:	2200      	movs	r2, #0
 800085c:	625a      	str	r2, [r3, #36]	; 0x24
  TIM4->ARR = 0xFFFF;   
 800085e:	4b3d      	ldr	r3, [pc, #244]	; (8000954 <main+0x2c4>)
 8000860:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000864:	62da      	str	r2, [r3, #44]	; 0x2c
  //FIXME:
  //TIM4->CCR1 = 1000; //1sec = 1000 steps
  //TIM4->CCR2 = 1000;
  TIM4->DIER = 0X0006;  //IRQ activation for CH1 & 2
 8000866:	4b3b      	ldr	r3, [pc, #236]	; (8000954 <main+0x2c4>)
 8000868:	2206      	movs	r2, #6
 800086a:	60da      	str	r2, [r3, #12]
  TIM4->CCMR1 = 0x0000;
 800086c:	4b39      	ldr	r3, [pc, #228]	; (8000954 <main+0x2c4>)
 800086e:	2200      	movs	r2, #0
 8000870:	619a      	str	r2, [r3, #24]
                        //OCyM = 000 (no external output)
                        //OCyPE = 0 (no preload)
  TIM4->CCER = 0x0033;  //CCyP = 1 (falling edge)
 8000872:	4b38      	ldr	r3, [pc, #224]	; (8000954 <main+0x2c4>)
 8000874:	2233      	movs	r2, #51	; 0x33
 8000876:	621a      	str	r2, [r3, #32]
                        //CCyE = 1 (input capture enabled)
  /* TIM2 --------------------------------------------------------------------*/
  //Assigned to PA5
  //SET-UP for TIM2_CH1 - PWM
  TIM2->CR1 = 0x0080; //(ARPE=1, CEN=0: timer not counting yet)
 8000878:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800087c:	2280      	movs	r2, #128	; 0x80
 800087e:	601a      	str	r2, [r3, #0]
  TIM2->CR2 = 0x0000;   //Always set to 0 in this course
 8000880:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000884:	2200      	movs	r2, #0
 8000886:	605a      	str	r2, [r3, #4]
  TIM2->SMCR = 0x0000;  //Always set to 0 in this course
 8000888:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  //TIM2->ARR = X; //Value that when reached by CNT, resets CNT back to 0
  TIM2->CCR1 = duty_cycle;
 8000890:	4b31      	ldr	r3, [pc, #196]	; (8000958 <main+0x2c8>)
 8000892:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000896:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800089a:	635a      	str	r2, [r3, #52]	; 0x34
  TIM2->DIER = 0X0000;
 800089c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008a0:	2200      	movs	r2, #0
 80008a2:	60da      	str	r2, [r3, #12]
  TIM2->CCMR1 = 0x6800; //0110 1000 0000 0000 meaning
 80008a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008a8:	f44f 42d0 	mov.w	r2, #26624	; 0x6800
 80008ac:	619a      	str	r2, [r3, #24]
                        //bit15 OC1CE allways to 0
                        //bit14-12 OC1M to 110 - PWM with the cycle starting at 1
                        //bi11 OC1PE to 1 - the CCR1 value will be updated after an update event
  TIM2->CCER = 0x0001;  //Enables the hardware output of TIM2_CH1
 80008ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008b2:	2201      	movs	r2, #1
 80008b4:	621a      	str	r2, [r3, #32]
  //TIM2->SR = 0; //Clear previous flags initially

  //ADC & Buzzer
  /* ADC_IN4 ------------------------------------------------------------------*/
  //PA4 as analog
  GPIOA->MODER |= (1 << (4*2 + 1));
 80008b6:	4b21      	ldr	r3, [pc, #132]	; (800093c <main+0x2ac>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a20      	ldr	r2, [pc, #128]	; (800093c <main+0x2ac>)
 80008bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80008c0:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (1 << (4*2));
 80008c2:	4b1e      	ldr	r3, [pc, #120]	; (800093c <main+0x2ac>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a1d      	ldr	r2, [pc, #116]	; (800093c <main+0x2ac>)
 80008c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008cc:	6013      	str	r3, [r2, #0]
  ADC1->CR2 &= ~(0x00000001); // ADON = 0 (ADC powered off initially)
 80008ce:	4b23      	ldr	r3, [pc, #140]	; (800095c <main+0x2cc>)
 80008d0:	689b      	ldr	r3, [r3, #8]
 80008d2:	4a22      	ldr	r2, [pc, #136]	; (800095c <main+0x2cc>)
 80008d4:	f023 0301 	bic.w	r3, r3, #1
 80008d8:	6093      	str	r3, [r2, #8]
  ADC1->CR1 = 0x00000000;     // OVRIE = 0 (overrun IRQ disabled)
 80008da:	4b20      	ldr	r3, [pc, #128]	; (800095c <main+0x2cc>)
 80008dc:	2200      	movs	r2, #0
 80008de:	605a      	str	r2, [r3, #4]
                              // RES = 00 (resolution = 12 bits)
                              // SCAN = 0 (scan mode disabled)
                              // EOCIE = 0 (EOC IRQ disabled)
  ADC1->CR2 = 0x00000412;     // EOCS = 1 (EOC is activated after each conversion)
 80008e0:	4b1e      	ldr	r3, [pc, #120]	; (800095c <main+0x2cc>)
 80008e2:	f240 4212 	movw	r2, #1042	; 0x412
 80008e6:	609a      	str	r2, [r3, #8]
                              // DELS = 001 (delay till data is read)
                              // CONT = 1 (continuous conversion)
  ADC1->SQR1 = 0x00000000;    // Set to 0 - activates 1 channel
 80008e8:	4b1c      	ldr	r3, [pc, #112]	; (800095c <main+0x2cc>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	631a      	str	r2, [r3, #48]	; 0x30
  ADC1->SQR5 = 0x00000004;    // Selected channel is AIN4
 80008ee:	4b1b      	ldr	r3, [pc, #108]	; (800095c <main+0x2cc>)
 80008f0:	2204      	movs	r2, #4
 80008f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* BUZZER -------------------------------------------------------------------*/
  //PA5 as AF because we want it as PWM (send different frequencies at different points)
  GPIOA->MODER |= (1 << (5*2 + 1));
 80008f4:	4b11      	ldr	r3, [pc, #68]	; (800093c <main+0x2ac>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a10      	ldr	r2, [pc, #64]	; (800093c <main+0x2ac>)
 80008fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80008fe:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (5*2));
 8000900:	4b0e      	ldr	r3, [pc, #56]	; (800093c <main+0x2ac>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a0d      	ldr	r2, [pc, #52]	; (800093c <main+0x2ac>)
 8000906:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800090a:	6013      	str	r3, [r2, #0]
  //AF for TIM2_CH1
  GPIOB->AFR[0] |= (0x02 << (5*4)); // Writes 0010 in AFRL5
 800090c:	4b0f      	ldr	r3, [pc, #60]	; (800094c <main+0x2bc>)
 800090e:	6a1b      	ldr	r3, [r3, #32]
 8000910:	4a0e      	ldr	r2, [pc, #56]	; (800094c <main+0x2bc>)
 8000912:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000916:	6213      	str	r3, [r2, #32]

  //LEDs
  /* LED1 ---------------------------------------------------------------------*/
  //PA12 (EXTERNAL LED1) - AF
  GPIOA->MODER &= ~(1 << (12*2 + 1));
 8000918:	4b08      	ldr	r3, [pc, #32]	; (800093c <main+0x2ac>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a07      	ldr	r2, [pc, #28]	; (800093c <main+0x2ac>)
 800091e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000922:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (1 << (12*2));
 8000924:	4b05      	ldr	r3, [pc, #20]	; (800093c <main+0x2ac>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a04      	ldr	r2, [pc, #16]	; (800093c <main+0x2ac>)
 800092a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800092e:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR &= ~(1 << (12*2 + 1));
 8000930:	4b02      	ldr	r3, [pc, #8]	; (800093c <main+0x2ac>)
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	4a01      	ldr	r2, [pc, #4]	; (800093c <main+0x2ac>)
 8000936:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800093a:	e011      	b.n	8000960 <main+0x2d0>
 800093c:	40020000 	.word	0x40020000
 8000940:	40010000 	.word	0x40010000
 8000944:	40010400 	.word	0x40010400
 8000948:	e000e100 	.word	0xe000e100
 800094c:	40020400 	.word	0x40020400
 8000950:	40000400 	.word	0x40000400
 8000954:	40000800 	.word	0x40000800
 8000958:	20000004 	.word	0x20000004
 800095c:	40012400 	.word	0x40012400
 8000960:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR |= (1 << (12*2));
 8000962:	4b88      	ldr	r3, [pc, #544]	; (8000b84 <main+0x4f4>)
 8000964:	68db      	ldr	r3, [r3, #12]
 8000966:	4a87      	ldr	r2, [pc, #540]	; (8000b84 <main+0x4f4>)
 8000968:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800096c:	60d3      	str	r3, [r2, #12]
  /* LED2 ---------------------------------------------------------------------*/
  //PD2 (EXTERNAL LED2) - digital output (01)
  GPIOD->MODER &= ~(1 << (2*2 + 1));
 800096e:	4b86      	ldr	r3, [pc, #536]	; (8000b88 <main+0x4f8>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4a85      	ldr	r2, [pc, #532]	; (8000b88 <main+0x4f8>)
 8000974:	f023 0320 	bic.w	r3, r3, #32
 8000978:	6013      	str	r3, [r2, #0]
  GPIOD->MODER |= (1 << (2*2));
 800097a:	4b83      	ldr	r3, [pc, #524]	; (8000b88 <main+0x4f8>)
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	4a82      	ldr	r2, [pc, #520]	; (8000b88 <main+0x4f8>)
 8000980:	f043 0310 	orr.w	r3, r3, #16
 8000984:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOD->PUPDR &= ~(1 << (2*2 + 1));
 8000986:	4b80      	ldr	r3, [pc, #512]	; (8000b88 <main+0x4f8>)
 8000988:	68db      	ldr	r3, [r3, #12]
 800098a:	4a7f      	ldr	r2, [pc, #508]	; (8000b88 <main+0x4f8>)
 800098c:	f023 0320 	bic.w	r3, r3, #32
 8000990:	60d3      	str	r3, [r2, #12]
  GPIOD->PUPDR |= (1 << (2*2));
 8000992:	4b7d      	ldr	r3, [pc, #500]	; (8000b88 <main+0x4f8>)
 8000994:	68db      	ldr	r3, [r3, #12]
 8000996:	4a7c      	ldr	r2, [pc, #496]	; (8000b88 <main+0x4f8>)
 8000998:	f043 0310 	orr.w	r3, r3, #16
 800099c:	60d3      	str	r3, [r2, #12]
    //Display GAME 1 (initially) --> DONE IN GLOBAL VAR DECLARATION
    //If the USER BUTTON is pressed, change to GAME 2 (at ANY time) --> global if

    //INITIAL SETUP before each game runs
    //All LEDs shall be initially off - when changing game modes, upon a restart of the main while loop
    GPIOA->BSRR = (1 << 12) << 16;
 800099e:	4b79      	ldr	r3, [pc, #484]	; (8000b84 <main+0x4f4>)
 80009a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009a4:	619a      	str	r2, [r3, #24]
    GPIOD->BSRR = (1 << 2) << 16;
 80009a6:	4b78      	ldr	r3, [pc, #480]	; (8000b88 <main+0x4f8>)
 80009a8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80009ac:	619a      	str	r2, [r3, #24]
    //Reset counters
    TIM3->CNT = 0;
 80009ae:	4b77      	ldr	r3, [pc, #476]	; (8000b8c <main+0x4fc>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	625a      	str	r2, [r3, #36]	; 0x24
    TIM4->CNT = 0;
 80009b4:	4b76      	ldr	r3, [pc, #472]	; (8000b90 <main+0x500>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	625a      	str	r2, [r3, #36]	; 0x24
    //Clear all timer flags to be used
    TIM4->SR = 0;
 80009ba:	4b75      	ldr	r3, [pc, #468]	; (8000b90 <main+0x500>)
 80009bc:	2200      	movs	r2, #0
 80009be:	611a      	str	r2, [r3, #16]
    TIM3->SR = 0;
 80009c0:	4b72      	ldr	r3, [pc, #456]	; (8000b8c <main+0x4fc>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	611a      	str	r2, [r3, #16]

    //The following global IF condition is used so we may immediately switch between games
    //(a WHILE would force us to finish the nested code execution, then break outside)
    if (prev_game != game)
 80009c6:	4b73      	ldr	r3, [pc, #460]	; (8000b94 <main+0x504>)
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	4b73      	ldr	r3, [pc, #460]	; (8000b98 <main+0x508>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	429a      	cmp	r2, r3
 80009d0:	f000 81d6 	beq.w	8000d80 <main+0x6f0>
    {
      prev_game = game;
 80009d4:	4b70      	ldr	r3, [pc, #448]	; (8000b98 <main+0x508>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a6e      	ldr	r2, [pc, #440]	; (8000b94 <main+0x504>)
 80009da:	6013      	str	r3, [r2, #0]
      switch(game)
 80009dc:	4b6e      	ldr	r3, [pc, #440]	; (8000b98 <main+0x508>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	f000 80c4 	beq.w	8000b6e <main+0x4de>
 80009e6:	2b02      	cmp	r3, #2
 80009e8:	f000 81ae 	beq.w	8000d48 <main+0x6b8>
 80009ec:	e1b6      	b.n	8000d5c <main+0x6cc>
      {
        case 1: //GAME 1 - REACTION TIME
          while (game == 1)
          {
            BSP_LCD_GLASS_Clear(); //Clear LCD
 80009ee:	f001 f8a5 	bl	8001b3c <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 80009f2:	486a      	ldr	r0, [pc, #424]	; (8000b9c <main+0x50c>)
 80009f4:	f001 f878 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 80009f8:	4869      	ldr	r0, [pc, #420]	; (8000ba0 <main+0x510>)
 80009fa:	f7ff fd43 	bl	8000484 <espera>
            if (prev_game != game) break;
 80009fe:	4b65      	ldr	r3, [pc, #404]	; (8000b94 <main+0x504>)
 8000a00:	681a      	ldr	r2, [r3, #0]
 8000a02:	4b65      	ldr	r3, [pc, #404]	; (8000b98 <main+0x508>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	429a      	cmp	r2, r3
 8000a08:	f040 80b7 	bne.w	8000b7a <main+0x4ea>
            //GAME STARTS HERE
            BSP_LCD_GLASS_Clear(); //Not strictly needed since we are printing the same No. of chars to display
 8000a0c:	f001 f896 	bl	8001b3c <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 8000a10:	4864      	ldr	r0, [pc, #400]	; (8000ba4 <main+0x514>)
 8000a12:	f001 f869 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000a16:	4862      	ldr	r0, [pc, #392]	; (8000ba0 <main+0x510>)
 8000a18:	f7ff fd34 	bl	8000484 <espera>
            if (prev_game != game) break;
 8000a1c:	4b5d      	ldr	r3, [pc, #372]	; (8000b94 <main+0x504>)
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	4b5d      	ldr	r3, [pc, #372]	; (8000b98 <main+0x508>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	429a      	cmp	r2, r3
 8000a26:	f040 80aa 	bne.w	8000b7e <main+0x4ee>
            BSP_LCD_GLASS_Clear();
 8000a2a:	f001 f887 	bl	8001b3c <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)"  GO");
 8000a2e:	485e      	ldr	r0, [pc, #376]	; (8000ba8 <main+0x518>)
 8000a30:	f001 f85a 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>

            //Waiting for users to input
            while (winner == 0)
 8000a34:	e04e      	b.n	8000ad4 <main+0x444>
            {
              if (prev_game != game) break;
 8000a36:	4b57      	ldr	r3, [pc, #348]	; (8000b94 <main+0x504>)
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	4b57      	ldr	r3, [pc, #348]	; (8000b98 <main+0x508>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	429a      	cmp	r2, r3
 8000a40:	d14d      	bne.n	8000ade <main+0x44e>

              //Start counters
              TIM3->CR1 |= BIT_0;   //Set CEN = 1, Starts the counter
 8000a42:	4b52      	ldr	r3, [pc, #328]	; (8000b8c <main+0x4fc>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4a51      	ldr	r2, [pc, #324]	; (8000b8c <main+0x4fc>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6013      	str	r3, [r2, #0]
              TIM3->EGR |= BIT_0;   //UG = 1 -> Generate an update event to update all registers
 8000a4e:	4b4f      	ldr	r3, [pc, #316]	; (8000b8c <main+0x4fc>)
 8000a50:	695b      	ldr	r3, [r3, #20]
 8000a52:	4a4e      	ldr	r2, [pc, #312]	; (8000b8c <main+0x4fc>)
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	6153      	str	r3, [r2, #20]
              TIM3->SR = 0;         //Clear counter flags
 8000a5a:	4b4c      	ldr	r3, [pc, #304]	; (8000b8c <main+0x4fc>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	611a      	str	r2, [r3, #16]
              randn = random_num(0, 6000); //Before 6 secs at any RANDOM time, LED1 ON
 8000a60:	f241 7170 	movw	r1, #6000	; 0x1770
 8000a64:	2000      	movs	r0, #0
 8000a66:	f7ff fd5f 	bl	8000528 <random_num>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	4b4f      	ldr	r3, [pc, #316]	; (8000bac <main+0x51c>)
 8000a70:	601a      	str	r2, [r3, #0]
              TIM3->CCR1 = randn; //FIXME: what does this do exactly???
 8000a72:	4a46      	ldr	r2, [pc, #280]	; (8000b8c <main+0x4fc>)
 8000a74:	4b4d      	ldr	r3, [pc, #308]	; (8000bac <main+0x51c>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	6353      	str	r3, [r2, #52]	; 0x34

              TIM4->CR1 |= BIT_0;
 8000a7a:	4b45      	ldr	r3, [pc, #276]	; (8000b90 <main+0x500>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4a44      	ldr	r2, [pc, #272]	; (8000b90 <main+0x500>)
 8000a80:	f043 0301 	orr.w	r3, r3, #1
 8000a84:	6013      	str	r3, [r2, #0]
              TIM4->EGR |= BIT_0;
 8000a86:	4b42      	ldr	r3, [pc, #264]	; (8000b90 <main+0x500>)
 8000a88:	695b      	ldr	r3, [r3, #20]
 8000a8a:	4a41      	ldr	r2, [pc, #260]	; (8000b90 <main+0x500>)
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	6153      	str	r3, [r2, #20]
              TIM4->SR = 0;
 8000a92:	4b3f      	ldr	r3, [pc, #252]	; (8000b90 <main+0x500>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	611a      	str	r2, [r3, #16]

              while((TIM3->SR &0x0002) == 0); //loop until there is an event in timer (finishes counting up to randn)
 8000a98:	bf00      	nop
 8000a9a:	4b3c      	ldr	r3, [pc, #240]	; (8000b8c <main+0x4fc>)
 8000a9c:	691b      	ldr	r3, [r3, #16]
 8000a9e:	f003 0302 	and.w	r3, r3, #2
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d0f9      	beq.n	8000a9a <main+0x40a>
              TIM3->SR &= ~(0x0002); //Clear flag after event
 8000aa6:	4b39      	ldr	r3, [pc, #228]	; (8000b8c <main+0x4fc>)
 8000aa8:	691b      	ldr	r3, [r3, #16]
 8000aaa:	4a38      	ldr	r2, [pc, #224]	; (8000b8c <main+0x4fc>)
 8000aac:	f023 0302 	bic.w	r3, r3, #2
 8000ab0:	6113      	str	r3, [r2, #16]
              //TIM4->SR = 0; //Clear all TIM4 flags

              if (winner == 0) GPIOA->BSRR = (1 << 12); // LED ON while no player has pressed their button yet
 8000ab2:	4b3f      	ldr	r3, [pc, #252]	; (8000bb0 <main+0x520>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d103      	bne.n	8000ac2 <main+0x432>
 8000aba:	4b32      	ldr	r3, [pc, #200]	; (8000b84 <main+0x4f4>)
 8000abc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ac0:	619a      	str	r2, [r3, #24]
              playing = 1; //We only want to accept the button presses after LED1 is lit
 8000ac2:	4b3c      	ldr	r3, [pc, #240]	; (8000bb4 <main+0x524>)
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	601a      	str	r2, [r3, #0]

              if (prev_game != game) break;
 8000ac8:	4b32      	ldr	r3, [pc, #200]	; (8000b94 <main+0x504>)
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	4b32      	ldr	r3, [pc, #200]	; (8000b98 <main+0x508>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d106      	bne.n	8000ae2 <main+0x452>
            while (winner == 0)
 8000ad4:	4b36      	ldr	r3, [pc, #216]	; (8000bb0 <main+0x520>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d0ac      	beq.n	8000a36 <main+0x3a6>
 8000adc:	e002      	b.n	8000ae4 <main+0x454>
              if (prev_game != game) break;
 8000ade:	bf00      	nop
 8000ae0:	e000      	b.n	8000ae4 <main+0x454>
              if (prev_game != game) break;
 8000ae2:	bf00      	nop
            }

            //WINNER is determined by interrupts, they will change the var winner to 1 or 2 respectively
            if (winner == 1)
 8000ae4:	4b32      	ldr	r3, [pc, #200]	; (8000bb0 <main+0x520>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d11e      	bne.n	8000b2a <main+0x49a>
            {
              BSP_LCD_GLASS_Clear();
 8000aec:	f001 f826 	bl	8001b3c <BSP_LCD_GLASS_Clear>

              diff = time_4ch2 - randn; //Subtracts randn to the time when the button was pressed to obtain the time delta
 8000af0:	4b31      	ldr	r3, [pc, #196]	; (8000bb8 <main+0x528>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	b29a      	uxth	r2, r3
 8000af6:	4b2d      	ldr	r3, [pc, #180]	; (8000bac <main+0x51c>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	b29a      	uxth	r2, r3
 8000b00:	4b2e      	ldr	r3, [pc, #184]	; (8000bbc <main+0x52c>)
 8000b02:	801a      	strh	r2, [r3, #0]
              Bin2Ascii(diff, text); //Transforms the short data type to ASCII
 8000b04:	4b2d      	ldr	r3, [pc, #180]	; (8000bbc <main+0x52c>)
 8000b06:	881b      	ldrh	r3, [r3, #0]
 8000b08:	492d      	ldr	r1, [pc, #180]	; (8000bc0 <main+0x530>)
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f7ff fcce 	bl	80004ac <Bin2Ascii>
              //TODO: concatenate player number before time delta
              //player Y
              //reaction time XXXX
              //format for display = YXXXX
              //in this case = 1XXXX
              BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000b10:	482b      	ldr	r0, [pc, #172]	; (8000bc0 <main+0x530>)
 8000b12:	f000 ffe9 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>

              espera(2*sec); //wait so the player acknowledges their win
 8000b16:	4822      	ldr	r0, [pc, #136]	; (8000ba0 <main+0x510>)
 8000b18:	f7ff fcb4 	bl	8000484 <espera>
              winner = 0; //reset winner for future match
 8000b1c:	4b24      	ldr	r3, [pc, #144]	; (8000bb0 <main+0x520>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
              playing = 0;
 8000b22:	4b24      	ldr	r3, [pc, #144]	; (8000bb4 <main+0x524>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	e021      	b.n	8000b6e <main+0x4de>
            }
            else if (winner == 2) // We use an else if because we only want ONE winner
 8000b2a:	4b21      	ldr	r3, [pc, #132]	; (8000bb0 <main+0x520>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	2b02      	cmp	r3, #2
 8000b30:	d11d      	bne.n	8000b6e <main+0x4de>
            {
              BSP_LCD_GLASS_Clear();
 8000b32:	f001 f803 	bl	8001b3c <BSP_LCD_GLASS_Clear>

              diff = time_4ch1 - randn;
 8000b36:	4b23      	ldr	r3, [pc, #140]	; (8000bc4 <main+0x534>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	b29a      	uxth	r2, r3
 8000b3c:	4b1b      	ldr	r3, [pc, #108]	; (8000bac <main+0x51c>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	b29b      	uxth	r3, r3
 8000b42:	1ad3      	subs	r3, r2, r3
 8000b44:	b29a      	uxth	r2, r3
 8000b46:	4b1d      	ldr	r3, [pc, #116]	; (8000bbc <main+0x52c>)
 8000b48:	801a      	strh	r2, [r3, #0]
              Bin2Ascii(diff, text);
 8000b4a:	4b1c      	ldr	r3, [pc, #112]	; (8000bbc <main+0x52c>)
 8000b4c:	881b      	ldrh	r3, [r3, #0]
 8000b4e:	491c      	ldr	r1, [pc, #112]	; (8000bc0 <main+0x530>)
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff fcab 	bl	80004ac <Bin2Ascii>
              //TODO: Correct winner LCD text output
              BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000b56:	481a      	ldr	r0, [pc, #104]	; (8000bc0 <main+0x530>)
 8000b58:	f000 ffc6 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>

              espera(2*sec);
 8000b5c:	4810      	ldr	r0, [pc, #64]	; (8000ba0 <main+0x510>)
 8000b5e:	f7ff fc91 	bl	8000484 <espera>
              winner = 0;
 8000b62:	4b13      	ldr	r3, [pc, #76]	; (8000bb0 <main+0x520>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
              playing = 0;
 8000b68:	4b12      	ldr	r3, [pc, #72]	; (8000bb4 <main+0x524>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
          while (game == 1)
 8000b6e:	4b0a      	ldr	r3, [pc, #40]	; (8000b98 <main+0x508>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	f43f af3b 	beq.w	80009ee <main+0x35e>
            }
          }
        break;
 8000b78:	e103      	b.n	8000d82 <main+0x6f2>
            if (prev_game != game) break;
 8000b7a:	bf00      	nop
 8000b7c:	e101      	b.n	8000d82 <main+0x6f2>
            if (prev_game != game) break;
 8000b7e:	bf00      	nop
        break;
 8000b80:	e0ff      	b.n	8000d82 <main+0x6f2>
 8000b82:	bf00      	nop
 8000b84:	40020000 	.word	0x40020000
 8000b88:	40020c00 	.word	0x40020c00
 8000b8c:	40000400 	.word	0x40000400
 8000b90:	40000800 	.word	0x40000800
 8000b94:	200001e4 	.word	0x200001e4
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	08005654 	.word	0x08005654
 8000ba0:	004c4b40 	.word	0x004c4b40
 8000ba4:	0800565c 	.word	0x0800565c
 8000ba8:	08005664 	.word	0x08005664
 8000bac:	20000200 	.word	0x20000200
 8000bb0:	200001e8 	.word	0x200001e8
 8000bb4:	200001ec 	.word	0x200001ec
 8000bb8:	200001f8 	.word	0x200001f8
 8000bbc:	200001fc 	.word	0x200001fc
 8000bc0:	20000204 	.word	0x20000204
 8000bc4:	200001f4 	.word	0x200001f4
            ADC1->CR2 |= 0x00000001; // ADON = 1 (ADC powered on)
            while ((ADC1->SR&0x0040)==0); // If ADCONS = 0, wait until converter is ready
            ADC1->CR2 |= 0x40000000; // When ADCONS = 1, start conversion (SWSTART = 1)
            */
            
            BSP_LCD_GLASS_Clear();
 8000bc8:	f000 ffb8 	bl	8001b3c <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
 8000bcc:	486f      	ldr	r0, [pc, #444]	; (8000d8c <main+0x6fc>)
 8000bce:	f000 ff8b 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000bd2:	486f      	ldr	r0, [pc, #444]	; (8000d90 <main+0x700>)
 8000bd4:	f7ff fc56 	bl	8000484 <espera>
            if (prev_game != game) break;
 8000bd8:	4b6e      	ldr	r3, [pc, #440]	; (8000d94 <main+0x704>)
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	4b6e      	ldr	r3, [pc, #440]	; (8000d98 <main+0x708>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	f040 80b7 	bne.w	8000d54 <main+0x6c4>

            BSP_LCD_GLASS_Clear();
 8000be6:	f000 ffa9 	bl	8001b3c <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 8000bea:	486c      	ldr	r0, [pc, #432]	; (8000d9c <main+0x70c>)
 8000bec:	f000 ff7c 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 8000bf0:	4867      	ldr	r0, [pc, #412]	; (8000d90 <main+0x700>)
 8000bf2:	f7ff fc47 	bl	8000484 <espera>
            if (prev_game != game) break;
 8000bf6:	4b67      	ldr	r3, [pc, #412]	; (8000d94 <main+0x704>)
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	4b67      	ldr	r3, [pc, #412]	; (8000d98 <main+0x708>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	429a      	cmp	r2, r3
 8000c00:	f040 80aa 	bne.w	8000d58 <main+0x6c8>
            BSP_LCD_GLASS_Clear();
 8000c04:	f000 ff9a 	bl	8001b3c <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GO");
 8000c08:	4865      	ldr	r0, [pc, #404]	; (8000da0 <main+0x710>)
 8000c0a:	f000 ff6d 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>

            //Start counters
            TIM3->CR1 |= BIT_0;   //Set CEN = 1, Starts the counter
 8000c0e:	4b65      	ldr	r3, [pc, #404]	; (8000da4 <main+0x714>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a64      	ldr	r2, [pc, #400]	; (8000da4 <main+0x714>)
 8000c14:	f043 0301 	orr.w	r3, r3, #1
 8000c18:	6013      	str	r3, [r2, #0]
            TIM3->EGR |= BIT_0;   //UG = 1 -> Generate an update event to update all registers
 8000c1a:	4b62      	ldr	r3, [pc, #392]	; (8000da4 <main+0x714>)
 8000c1c:	695b      	ldr	r3, [r3, #20]
 8000c1e:	4a61      	ldr	r2, [pc, #388]	; (8000da4 <main+0x714>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	6153      	str	r3, [r2, #20]
            TIM3->SR = 0;         //clear counter flags
 8000c26:	4b5f      	ldr	r3, [pc, #380]	; (8000da4 <main+0x714>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	611a      	str	r2, [r3, #16]
            randn = random_num(0, 10000); //rand num between 0 and 10 seconds
 8000c2c:	f242 7110 	movw	r1, #10000	; 0x2710
 8000c30:	2000      	movs	r0, #0
 8000c32:	f7ff fc79 	bl	8000528 <random_num>
 8000c36:	4603      	mov	r3, r0
 8000c38:	461a      	mov	r2, r3
 8000c3a:	4b5b      	ldr	r3, [pc, #364]	; (8000da8 <main+0x718>)
 8000c3c:	601a      	str	r2, [r3, #0]
            TIM3->CCR1 = randn;
 8000c3e:	4a59      	ldr	r2, [pc, #356]	; (8000da4 <main+0x714>)
 8000c40:	4b59      	ldr	r3, [pc, #356]	; (8000da8 <main+0x718>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	6353      	str	r3, [r2, #52]	; 0x34

            TIM4->CR1 |= BIT_0;
 8000c46:	4b59      	ldr	r3, [pc, #356]	; (8000dac <main+0x71c>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a58      	ldr	r2, [pc, #352]	; (8000dac <main+0x71c>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6013      	str	r3, [r2, #0]
            TIM4->EGR |= BIT_0;
 8000c52:	4b56      	ldr	r3, [pc, #344]	; (8000dac <main+0x71c>)
 8000c54:	695b      	ldr	r3, [r3, #20]
 8000c56:	4a55      	ldr	r2, [pc, #340]	; (8000dac <main+0x71c>)
 8000c58:	f043 0301 	orr.w	r3, r3, #1
 8000c5c:	6153      	str	r3, [r2, #20]
            //int time_left = 0;
            //int tot_time = 10000;
            
            //playing = 1;
            while ((winner == 0) /*&& (playing == 1)*/)
 8000c5e:	e021      	b.n	8000ca4 <main+0x614>
            {
              while ((TIM3->SR &0x0002) == 0) /*Keep displaying digits while CNT is not reached*/
              {
                time_3 = TIM3->CNT;
 8000c60:	4b50      	ldr	r3, [pc, #320]	; (8000da4 <main+0x714>)
 8000c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c64:	4a52      	ldr	r2, [pc, #328]	; (8000db0 <main+0x720>)
 8000c66:	6013      	str	r3, [r2, #0]
                //time_left = tot_time - time_3; //time_3 in seconds
                //FIXME: the sum above does nothing
                Bin2Ascii(time_3, text);
 8000c68:	4b51      	ldr	r3, [pc, #324]	; (8000db0 <main+0x720>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	b29b      	uxth	r3, r3
 8000c6e:	4951      	ldr	r1, [pc, #324]	; (8000db4 <main+0x724>)
 8000c70:	4618      	mov	r0, r3
 8000c72:	f7ff fc1b 	bl	80004ac <Bin2Ascii>
                BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000c76:	484f      	ldr	r0, [pc, #316]	; (8000db4 <main+0x724>)
 8000c78:	f000 ff36 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>

                if (prev_game != game) break;
 8000c7c:	4b45      	ldr	r3, [pc, #276]	; (8000d94 <main+0x704>)
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	4b45      	ldr	r3, [pc, #276]	; (8000d98 <main+0x708>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d106      	bne.n	8000c96 <main+0x606>
              while ((TIM3->SR &0x0002) == 0) /*Keep displaying digits while CNT is not reached*/
 8000c88:	4b46      	ldr	r3, [pc, #280]	; (8000da4 <main+0x714>)
 8000c8a:	691b      	ldr	r3, [r3, #16]
 8000c8c:	f003 0302 	and.w	r3, r3, #2
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d0e5      	beq.n	8000c60 <main+0x5d0>
 8000c94:	e000      	b.n	8000c98 <main+0x608>
                if (prev_game != game) break;
 8000c96:	bf00      	nop
              }
              //We will wait here while no winner is defined
              if (prev_game != game) break;
 8000c98:	4b3e      	ldr	r3, [pc, #248]	; (8000d94 <main+0x704>)
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	4b3e      	ldr	r3, [pc, #248]	; (8000d98 <main+0x708>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	d104      	bne.n	8000cae <main+0x61e>
            while ((winner == 0) /*&& (playing == 1)*/)
 8000ca4:	4b44      	ldr	r3, [pc, #272]	; (8000db8 <main+0x728>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d0ed      	beq.n	8000c88 <main+0x5f8>
 8000cac:	e000      	b.n	8000cb0 <main+0x620>
              if (prev_game != game) break;
 8000cae:	bf00      	nop
            }

            //WINNER is determined by the interrupts, they will change the var winner to 1 or 2 respectively
            if (winner == 1)
 8000cb0:	4b41      	ldr	r3, [pc, #260]	; (8000db8 <main+0x728>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d122      	bne.n	8000cfe <main+0x66e>
            {
              GPIOA->BSRR = (1 << 12); //Turn on LED1 to indicate P1 won
 8000cb8:	4b40      	ldr	r3, [pc, #256]	; (8000dbc <main+0x72c>)
 8000cba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000cbe:	619a      	str	r2, [r3, #24]
              BSP_LCD_GLASS_Clear();
 8000cc0:	f000 ff3c 	bl	8001b3c <BSP_LCD_GLASS_Clear>
              //Pressing after the countdown ends will result in displaying +XXXX time passed

              //do the diff between randn and tim4->cnt
              //if (TIM4->CNT < rand)

              diff = time_4ch2 - randn;
 8000cc4:	4b3e      	ldr	r3, [pc, #248]	; (8000dc0 <main+0x730>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	b29a      	uxth	r2, r3
 8000cca:	4b37      	ldr	r3, [pc, #220]	; (8000da8 <main+0x718>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	b29a      	uxth	r2, r3
 8000cd4:	4b3b      	ldr	r3, [pc, #236]	; (8000dc4 <main+0x734>)
 8000cd6:	801a      	strh	r2, [r3, #0]
              Bin2Ascii(diff, text);
 8000cd8:	4b3a      	ldr	r3, [pc, #232]	; (8000dc4 <main+0x734>)
 8000cda:	881b      	ldrh	r3, [r3, #0]
 8000cdc:	4935      	ldr	r1, [pc, #212]	; (8000db4 <main+0x724>)
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f7ff fbe4 	bl	80004ac <Bin2Ascii>
              BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000ce4:	4833      	ldr	r0, [pc, #204]	; (8000db4 <main+0x724>)
 8000ce6:	f000 feff 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>

              espera(2*sec); //wait so the player acknowledges their win
 8000cea:	4829      	ldr	r0, [pc, #164]	; (8000d90 <main+0x700>)
 8000cec:	f7ff fbca 	bl	8000484 <espera>
              winner = 0;
 8000cf0:	4b31      	ldr	r3, [pc, #196]	; (8000db8 <main+0x728>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
              playing = 0;
 8000cf6:	4b34      	ldr	r3, [pc, #208]	; (8000dc8 <main+0x738>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	e024      	b.n	8000d48 <main+0x6b8>
            }
            else if (winner == 2) // We use an else if because we only want ONE winner
 8000cfe:	4b2e      	ldr	r3, [pc, #184]	; (8000db8 <main+0x728>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	2b02      	cmp	r3, #2
 8000d04:	d120      	bne.n	8000d48 <main+0x6b8>
            {
              GPIOD->BSRR = (1 << 2); //Turn on LED2 to indicate P2 won
 8000d06:	4b31      	ldr	r3, [pc, #196]	; (8000dcc <main+0x73c>)
 8000d08:	2204      	movs	r2, #4
 8000d0a:	619a      	str	r2, [r3, #24]
              BSP_LCD_GLASS_Clear();
 8000d0c:	f000 ff16 	bl	8001b3c <BSP_LCD_GLASS_Clear>

              diff = time_4ch1 - randn;
 8000d10:	4b2f      	ldr	r3, [pc, #188]	; (8000dd0 <main+0x740>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	b29a      	uxth	r2, r3
 8000d16:	4b24      	ldr	r3, [pc, #144]	; (8000da8 <main+0x718>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	1ad3      	subs	r3, r2, r3
 8000d1e:	b29a      	uxth	r2, r3
 8000d20:	4b28      	ldr	r3, [pc, #160]	; (8000dc4 <main+0x734>)
 8000d22:	801a      	strh	r2, [r3, #0]
              Bin2Ascii(diff, text);
 8000d24:	4b27      	ldr	r3, [pc, #156]	; (8000dc4 <main+0x734>)
 8000d26:	881b      	ldrh	r3, [r3, #0]
 8000d28:	4922      	ldr	r1, [pc, #136]	; (8000db4 <main+0x724>)
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff fbbe 	bl	80004ac <Bin2Ascii>
              BSP_LCD_GLASS_DisplayString((uint8_t*) text);
 8000d30:	4820      	ldr	r0, [pc, #128]	; (8000db4 <main+0x724>)
 8000d32:	f000 fed9 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>

              espera(2*sec);
 8000d36:	4816      	ldr	r0, [pc, #88]	; (8000d90 <main+0x700>)
 8000d38:	f7ff fba4 	bl	8000484 <espera>
              winner = 0;
 8000d3c:	4b1e      	ldr	r3, [pc, #120]	; (8000db8 <main+0x728>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
              playing = 0;
 8000d42:	4b21      	ldr	r3, [pc, #132]	; (8000dc8 <main+0x738>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
          while (game == 2)
 8000d48:	4b13      	ldr	r3, [pc, #76]	; (8000d98 <main+0x708>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2b02      	cmp	r3, #2
 8000d4e:	f43f af3b 	beq.w	8000bc8 <main+0x538>
            }
          }
        break;
 8000d52:	e016      	b.n	8000d82 <main+0x6f2>
            if (prev_game != game) break;
 8000d54:	bf00      	nop
 8000d56:	e014      	b.n	8000d82 <main+0x6f2>
            if (prev_game != game) break;
 8000d58:	bf00      	nop
        break;
 8000d5a:	e012      	b.n	8000d82 <main+0x6f2>

        //This code below should be unreachable on purpose
        //Written to acknowledge a logical failure (of our code)
        default:
          GPIOA->BSRR = (1 << 12) << 16;
 8000d5c:	4b17      	ldr	r3, [pc, #92]	; (8000dbc <main+0x72c>)
 8000d5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d62:	619a      	str	r2, [r3, #24]
          BSP_LCD_GLASS_Clear();
 8000d64:	f000 feea 	bl	8001b3c <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" ERROR");
 8000d68:	481a      	ldr	r0, [pc, #104]	; (8000dd4 <main+0x744>)
 8000d6a:	f000 febd 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>
          espera(2*sec);
 8000d6e:	4808      	ldr	r0, [pc, #32]	; (8000d90 <main+0x700>)
 8000d70:	f7ff fb88 	bl	8000484 <espera>
          BSP_LCD_GLASS_Clear();
 8000d74:	f000 fee2 	bl	8001b3c <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 8000d78:	4817      	ldr	r0, [pc, #92]	; (8000dd8 <main+0x748>)
 8000d7a:	f000 feb5 	bl	8001ae8 <BSP_LCD_GLASS_DisplayString>
        break;
 8000d7e:	e000      	b.n	8000d82 <main+0x6f2>
      }
    }
 8000d80:	bf00      	nop
  HAL_Delay(50); //To avoid 'bouncing' in the button presses
 8000d82:	2032      	movs	r0, #50	; 0x32
 8000d84:	f001 fbd2 	bl	800252c <HAL_Delay>
    GPIOA->BSRR = (1 << 12) << 16;
 8000d88:	e609      	b.n	800099e <main+0x30e>
 8000d8a:	bf00      	nop
 8000d8c:	0800566c 	.word	0x0800566c
 8000d90:	004c4b40 	.word	0x004c4b40
 8000d94:	200001e4 	.word	0x200001e4
 8000d98:	20000000 	.word	0x20000000
 8000d9c:	0800565c 	.word	0x0800565c
 8000da0:	08005674 	.word	0x08005674
 8000da4:	40000400 	.word	0x40000400
 8000da8:	20000200 	.word	0x20000200
 8000dac:	40000800 	.word	0x40000800
 8000db0:	200001f0 	.word	0x200001f0
 8000db4:	20000204 	.word	0x20000204
 8000db8:	200001e8 	.word	0x200001e8
 8000dbc:	40020000 	.word	0x40020000
 8000dc0:	200001f8 	.word	0x200001f8
 8000dc4:	200001fc 	.word	0x200001fc
 8000dc8:	200001ec 	.word	0x200001ec
 8000dcc:	40020c00 	.word	0x40020c00
 8000dd0:	200001f4 	.word	0x200001f4
 8000dd4:	08005678 	.word	0x08005678
 8000dd8:	08005680 	.word	0x08005680

08000ddc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b096      	sub	sp, #88	; 0x58
 8000de0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000de2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000de6:	2234      	movs	r2, #52	; 0x34
 8000de8:	2100      	movs	r1, #0
 8000dea:	4618      	mov	r0, r3
 8000dec:	f003 fbe0 	bl	80045b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000df0:	f107 0310 	add.w	r3, r7, #16
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
 8000e06:	605a      	str	r2, [r3, #4]
 8000e08:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e0a:	4b27      	ldr	r3, [pc, #156]	; (8000ea8 <SystemClock_Config+0xcc>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000e12:	4a25      	ldr	r2, [pc, #148]	; (8000ea8 <SystemClock_Config+0xcc>)
 8000e14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e18:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000e1a:	2306      	movs	r3, #6
 8000e1c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e22:	2301      	movs	r3, #1
 8000e24:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e26:	2310      	movs	r3, #16
 8000e28:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000e32:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000e36:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000e38:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000e3c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e42:	4618      	mov	r0, r3
 8000e44:	f002 fa62 	bl	800330c <HAL_RCC_OscConfig>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000e4e:	f000 f9ed 	bl	800122c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e52:	230f      	movs	r3, #15
 8000e54:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e56:	2303      	movs	r3, #3
 8000e58:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e62:	2300      	movs	r3, #0
 8000e64:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e66:	f107 0310 	add.w	r3, r7, #16
 8000e6a:	2101      	movs	r1, #1
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f002 fd7d 	bl	800396c <HAL_RCC_ClockConfig>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000e78:	f000 f9d8 	bl	800122c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LCD;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000e80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e84:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000e86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e8a:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e8c:	1d3b      	adds	r3, r7, #4
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f003 f800 	bl	8003e94 <HAL_RCCEx_PeriphCLKConfig>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000e9a:	f000 f9c7 	bl	800122c <Error_Handler>
  }
}
 8000e9e:	bf00      	nop
 8000ea0:	3758      	adds	r7, #88	; 0x58
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40007000 	.word	0x40007000

08000eac <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000ebc:	4b26      	ldr	r3, [pc, #152]	; (8000f58 <MX_ADC_Init+0xac>)
 8000ebe:	4a27      	ldr	r2, [pc, #156]	; (8000f5c <MX_ADC_Init+0xb0>)
 8000ec0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ec2:	4b25      	ldr	r3, [pc, #148]	; (8000f58 <MX_ADC_Init+0xac>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000ec8:	4b23      	ldr	r3, [pc, #140]	; (8000f58 <MX_ADC_Init+0xac>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ece:	4b22      	ldr	r3, [pc, #136]	; (8000f58 <MX_ADC_Init+0xac>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ed4:	4b20      	ldr	r3, [pc, #128]	; (8000f58 <MX_ADC_Init+0xac>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000eda:	4b1f      	ldr	r3, [pc, #124]	; (8000f58 <MX_ADC_Init+0xac>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000ee0:	4b1d      	ldr	r3, [pc, #116]	; (8000f58 <MX_ADC_Init+0xac>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000ee6:	4b1c      	ldr	r3, [pc, #112]	; (8000f58 <MX_ADC_Init+0xac>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000eec:	4b1a      	ldr	r3, [pc, #104]	; (8000f58 <MX_ADC_Init+0xac>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000ef2:	4b19      	ldr	r3, [pc, #100]	; (8000f58 <MX_ADC_Init+0xac>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 8000efa:	4b17      	ldr	r3, [pc, #92]	; (8000f58 <MX_ADC_Init+0xac>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000f00:	4b15      	ldr	r3, [pc, #84]	; (8000f58 <MX_ADC_Init+0xac>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 8000f08:	4b13      	ldr	r3, [pc, #76]	; (8000f58 <MX_ADC_Init+0xac>)
 8000f0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000f0e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f10:	4b11      	ldr	r3, [pc, #68]	; (8000f58 <MX_ADC_Init+0xac>)
 8000f12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f16:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000f18:	4b0f      	ldr	r3, [pc, #60]	; (8000f58 <MX_ADC_Init+0xac>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000f20:	480d      	ldr	r0, [pc, #52]	; (8000f58 <MX_ADC_Init+0xac>)
 8000f22:	f001 fb25 	bl	8002570 <HAL_ADC_Init>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <MX_ADC_Init+0x84>
  {
    Error_Handler();
 8000f2c:	f000 f97e 	bl	800122c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f30:	2304      	movs	r3, #4
 8000f32:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f34:	2301      	movs	r3, #1
 8000f36:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4805      	ldr	r0, [pc, #20]	; (8000f58 <MX_ADC_Init+0xac>)
 8000f42:	f001 fc5b 	bl	80027fc <HAL_ADC_ConfigChannel>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000f4c:	f000 f96e 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000f50:	bf00      	nop
 8000f52:	3710      	adds	r7, #16
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000094 	.word	0x20000094
 8000f5c:	40012400 	.word	0x40012400

08000f60 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8000f64:	4b16      	ldr	r3, [pc, #88]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000f66:	4a17      	ldr	r2, [pc, #92]	; (8000fc4 <MX_LCD_Init+0x64>)
 8000f68:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8000f6a:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8000f70:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000f78:	220c      	movs	r2, #12
 8000f7a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8000f7c:	4b10      	ldr	r3, [pc, #64]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8000f82:	4b0f      	ldr	r3, [pc, #60]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8000f88:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8000f94:	4b0a      	ldr	r3, [pc, #40]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8000f9a:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8000fa0:	4b07      	ldr	r3, [pc, #28]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8000fa6:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8000fac:	4804      	ldr	r0, [pc, #16]	; (8000fc0 <MX_LCD_Init+0x60>)
 8000fae:	f001 ffd9 	bl	8002f64 <HAL_LCD_Init>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_LCD_Init+0x5c>
  {
    Error_Handler();
 8000fb8:	f000 f938 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	200000e8 	.word	0x200000e8
 8000fc4:	40002400 	.word	0x40002400

08000fc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fce:	f107 0308 	add.w	r3, r7, #8
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
 8000fd6:	605a      	str	r2, [r3, #4]
 8000fd8:	609a      	str	r2, [r3, #8]
 8000fda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fdc:	463b      	mov	r3, r7
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fe4:	4b1d      	ldr	r3, [pc, #116]	; (800105c <MX_TIM2_Init+0x94>)
 8000fe6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000fec:	4b1b      	ldr	r3, [pc, #108]	; (800105c <MX_TIM2_Init+0x94>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ff2:	4b1a      	ldr	r3, [pc, #104]	; (800105c <MX_TIM2_Init+0x94>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000ff8:	4b18      	ldr	r3, [pc, #96]	; (800105c <MX_TIM2_Init+0x94>)
 8000ffa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ffe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001000:	4b16      	ldr	r3, [pc, #88]	; (800105c <MX_TIM2_Init+0x94>)
 8001002:	2200      	movs	r2, #0
 8001004:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001006:	4b15      	ldr	r3, [pc, #84]	; (800105c <MX_TIM2_Init+0x94>)
 8001008:	2200      	movs	r2, #0
 800100a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800100c:	4813      	ldr	r0, [pc, #76]	; (800105c <MX_TIM2_Init+0x94>)
 800100e:	f003 f84b 	bl	80040a8 <HAL_TIM_Base_Init>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001018:	f000 f908 	bl	800122c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800101c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001020:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001022:	f107 0308 	add.w	r3, r7, #8
 8001026:	4619      	mov	r1, r3
 8001028:	480c      	ldr	r0, [pc, #48]	; (800105c <MX_TIM2_Init+0x94>)
 800102a:	f003 f87c 	bl	8004126 <HAL_TIM_ConfigClockSource>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001034:	f000 f8fa 	bl	800122c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001038:	2300      	movs	r3, #0
 800103a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800103c:	2300      	movs	r3, #0
 800103e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001040:	463b      	mov	r3, r7
 8001042:	4619      	mov	r1, r3
 8001044:	4805      	ldr	r0, [pc, #20]	; (800105c <MX_TIM2_Init+0x94>)
 8001046:	f003 fa2b 	bl	80044a0 <HAL_TIMEx_MasterConfigSynchronization>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001050:	f000 f8ec 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001054:	bf00      	nop
 8001056:	3718      	adds	r7, #24
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000124 	.word	0x20000124

08001060 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001066:	f107 0308 	add.w	r3, r7, #8
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001074:	463b      	mov	r3, r7
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800107c:	4b1d      	ldr	r3, [pc, #116]	; (80010f4 <MX_TIM3_Init+0x94>)
 800107e:	4a1e      	ldr	r2, [pc, #120]	; (80010f8 <MX_TIM3_Init+0x98>)
 8001080:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001082:	4b1c      	ldr	r3, [pc, #112]	; (80010f4 <MX_TIM3_Init+0x94>)
 8001084:	2200      	movs	r2, #0
 8001086:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001088:	4b1a      	ldr	r3, [pc, #104]	; (80010f4 <MX_TIM3_Init+0x94>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800108e:	4b19      	ldr	r3, [pc, #100]	; (80010f4 <MX_TIM3_Init+0x94>)
 8001090:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001094:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001096:	4b17      	ldr	r3, [pc, #92]	; (80010f4 <MX_TIM3_Init+0x94>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800109c:	4b15      	ldr	r3, [pc, #84]	; (80010f4 <MX_TIM3_Init+0x94>)
 800109e:	2200      	movs	r2, #0
 80010a0:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80010a2:	4814      	ldr	r0, [pc, #80]	; (80010f4 <MX_TIM3_Init+0x94>)
 80010a4:	f003 f800 	bl	80040a8 <HAL_TIM_Base_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80010ae:	f000 f8bd 	bl	800122c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80010b8:	f107 0308 	add.w	r3, r7, #8
 80010bc:	4619      	mov	r1, r3
 80010be:	480d      	ldr	r0, [pc, #52]	; (80010f4 <MX_TIM3_Init+0x94>)
 80010c0:	f003 f831 	bl	8004126 <HAL_TIM_ConfigClockSource>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80010ca:	f000 f8af 	bl	800122c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ce:	2300      	movs	r3, #0
 80010d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010d2:	2300      	movs	r3, #0
 80010d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010d6:	463b      	mov	r3, r7
 80010d8:	4619      	mov	r1, r3
 80010da:	4806      	ldr	r0, [pc, #24]	; (80010f4 <MX_TIM3_Init+0x94>)
 80010dc:	f003 f9e0 	bl	80044a0 <HAL_TIMEx_MasterConfigSynchronization>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80010e6:	f000 f8a1 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000164 	.word	0x20000164
 80010f8:	40000400 	.word	0x40000400

080010fc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001102:	f107 0308 	add.w	r3, r7, #8
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	605a      	str	r2, [r3, #4]
 800110c:	609a      	str	r2, [r3, #8]
 800110e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001110:	463b      	mov	r3, r7
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001118:	4b1d      	ldr	r3, [pc, #116]	; (8001190 <MX_TIM4_Init+0x94>)
 800111a:	4a1e      	ldr	r2, [pc, #120]	; (8001194 <MX_TIM4_Init+0x98>)
 800111c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800111e:	4b1c      	ldr	r3, [pc, #112]	; (8001190 <MX_TIM4_Init+0x94>)
 8001120:	2200      	movs	r2, #0
 8001122:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001124:	4b1a      	ldr	r3, [pc, #104]	; (8001190 <MX_TIM4_Init+0x94>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800112a:	4b19      	ldr	r3, [pc, #100]	; (8001190 <MX_TIM4_Init+0x94>)
 800112c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001130:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001132:	4b17      	ldr	r3, [pc, #92]	; (8001190 <MX_TIM4_Init+0x94>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001138:	4b15      	ldr	r3, [pc, #84]	; (8001190 <MX_TIM4_Init+0x94>)
 800113a:	2200      	movs	r2, #0
 800113c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800113e:	4814      	ldr	r0, [pc, #80]	; (8001190 <MX_TIM4_Init+0x94>)
 8001140:	f002 ffb2 	bl	80040a8 <HAL_TIM_Base_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800114a:	f000 f86f 	bl	800122c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800114e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001152:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001154:	f107 0308 	add.w	r3, r7, #8
 8001158:	4619      	mov	r1, r3
 800115a:	480d      	ldr	r0, [pc, #52]	; (8001190 <MX_TIM4_Init+0x94>)
 800115c:	f002 ffe3 	bl	8004126 <HAL_TIM_ConfigClockSource>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001166:	f000 f861 	bl	800122c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800116a:	2300      	movs	r3, #0
 800116c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001172:	463b      	mov	r3, r7
 8001174:	4619      	mov	r1, r3
 8001176:	4806      	ldr	r0, [pc, #24]	; (8001190 <MX_TIM4_Init+0x94>)
 8001178:	f003 f992 	bl	80044a0 <HAL_TIMEx_MasterConfigSynchronization>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001182:	f000 f853 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001186:	bf00      	nop
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	200001a4 	.word	0x200001a4
 8001194:	40000800 	.word	0x40000800

08001198 <MX_TS_Init>:
  * @brief TS Initialization Function
  * @param None
  * @retval None
  */
static void MX_TS_Init(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE END TS_Init 1 */
  /* USER CODE BEGIN TS_Init 2 */

  /* USER CODE END TS_Init 2 */

}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b088      	sub	sp, #32
 80011a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011aa:	f107 030c 	add.w	r3, r7, #12
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	605a      	str	r2, [r3, #4]
 80011b4:	609a      	str	r2, [r3, #8]
 80011b6:	60da      	str	r2, [r3, #12]
 80011b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ba:	4b1a      	ldr	r3, [pc, #104]	; (8001224 <MX_GPIO_Init+0x80>)
 80011bc:	69db      	ldr	r3, [r3, #28]
 80011be:	4a19      	ldr	r2, [pc, #100]	; (8001224 <MX_GPIO_Init+0x80>)
 80011c0:	f043 0304 	orr.w	r3, r3, #4
 80011c4:	61d3      	str	r3, [r2, #28]
 80011c6:	4b17      	ldr	r3, [pc, #92]	; (8001224 <MX_GPIO_Init+0x80>)
 80011c8:	69db      	ldr	r3, [r3, #28]
 80011ca:	f003 0304 	and.w	r3, r3, #4
 80011ce:	60bb      	str	r3, [r7, #8]
 80011d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d2:	4b14      	ldr	r3, [pc, #80]	; (8001224 <MX_GPIO_Init+0x80>)
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	4a13      	ldr	r2, [pc, #76]	; (8001224 <MX_GPIO_Init+0x80>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	61d3      	str	r3, [r2, #28]
 80011de:	4b11      	ldr	r3, [pc, #68]	; (8001224 <MX_GPIO_Init+0x80>)
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <MX_GPIO_Init+0x80>)
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	4a0d      	ldr	r2, [pc, #52]	; (8001224 <MX_GPIO_Init+0x80>)
 80011f0:	f043 0302 	orr.w	r3, r3, #2
 80011f4:	61d3      	str	r3, [r2, #28]
 80011f6:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <MX_GPIO_Init+0x80>)
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	603b      	str	r3, [r7, #0]
 8001200:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001202:	2301      	movs	r3, #1
 8001204:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001206:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800120a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	4619      	mov	r1, r3
 8001216:	4804      	ldr	r0, [pc, #16]	; (8001228 <MX_GPIO_Init+0x84>)
 8001218:	f001 fd24 	bl	8002c64 <HAL_GPIO_Init>

}
 800121c:	bf00      	nop
 800121e:	3720      	adds	r7, #32
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40023800 	.word	0x40023800
 8001228:	40020000 	.word	0x40020000

0800122c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001230:	b672      	cpsid	i
}
 8001232:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001234:	e7fe      	b.n	8001234 <Error_Handler+0x8>
	...

08001238 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Configures the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800123c:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 800123e:	4a19      	ldr	r2, [pc, #100]	; (80012a4 <BSP_LCD_GLASS_Init+0x6c>)
 8001240:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8001242:	4b17      	ldr	r3, [pc, #92]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 8001244:	2200      	movs	r2, #0
 8001246:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8001248:	4b15      	ldr	r3, [pc, #84]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 800124a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800124e:	609a      	str	r2, [r3, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8001250:	4b13      	ldr	r3, [pc, #76]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 8001252:	220c      	movs	r2, #12
 8001254:	60da      	str	r2, [r3, #12]
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8001256:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 8001258:	2240      	movs	r2, #64	; 0x40
 800125a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 800125c:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 800125e:	2200      	movs	r2, #0
 8001260:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8001262:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 8001264:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8001268:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800126a:	4b0d      	ldr	r3, [pc, #52]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 800126c:	2200      	movs	r2, #0
 800126e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8001270:	4b0b      	ldr	r3, [pc, #44]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 8001272:	2240      	movs	r2, #64	; 0x40
 8001274:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8001276:	4b0a      	ldr	r3, [pc, #40]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 8001278:	2200      	movs	r2, #0
 800127a:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 800127c:	4b08      	ldr	r3, [pc, #32]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 800127e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001282:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_ENABLE;
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 8001286:	2280      	movs	r2, #128	; 0x80
 8001288:	631a      	str	r2, [r3, #48]	; 0x30
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 800128a:	4805      	ldr	r0, [pc, #20]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 800128c:	f000 fc60 	bl	8001b50 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8001290:	4803      	ldr	r0, [pc, #12]	; (80012a0 <BSP_LCD_GLASS_Init+0x68>)
 8001292:	f001 fe67 	bl	8002f64 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8001296:	f000 fc51 	bl	8001b3c <BSP_LCD_GLASS_Clear>
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	2000020c 	.word	0x2000020c
 80012a4:	40002400 	.word	0x40002400

080012a8 <BSP_LCD_GLASS_BarLevelConfig>:
  *     @arg BATTERYLEVEL_3_4: LCD GLASS Batery 3/4 Full
  *     @arg BATTERYLEVEL_FULL: LCD GLASS Batery Full
  * @retval None
  */
void BSP_LCD_GLASS_BarLevelConfig(uint8_t BarLevel)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	71fb      	strb	r3, [r7, #7]
  switch (BarLevel)
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	2b04      	cmp	r3, #4
 80012b6:	d86e      	bhi.n	8001396 <BSP_LCD_GLASS_BarLevelConfig+0xee>
 80012b8:	a201      	add	r2, pc, #4	; (adr r2, 80012c0 <BSP_LCD_GLASS_BarLevelConfig+0x18>)
 80012ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012be:	bf00      	nop
 80012c0:	080012d5 	.word	0x080012d5
 80012c4:	080012f9 	.word	0x080012f9
 80012c8:	0800131f 	.word	0x0800131f
 80012cc:	08001347 	.word	0x08001347
 80012d0:	0800136f 	.word	0x0800136f
  {
  /* BATTERYLEVEL_OFF */
  case BATTERYLEVEL_OFF:
    /* Set BAR0 & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), 0);
 80012d4:	2300      	movs	r3, #0
 80012d6:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 80012da:	2106      	movs	r1, #6
 80012dc:	4832      	ldr	r0, [pc, #200]	; (80013a8 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 80012de:	f001 fefd 	bl	80030dc <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 80012e2:	2300      	movs	r3, #0
 80012e4:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 80012e8:	2104      	movs	r1, #4
 80012ea:	482f      	ldr	r0, [pc, #188]	; (80013a8 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 80012ec:	f001 fef6 	bl	80030dc <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_OFF;
 80012f0:	4b2e      	ldr	r3, [pc, #184]	; (80013ac <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	701a      	strb	r2, [r3, #0]
    break;
 80012f6:	e04f      	b.n	8001398 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/4 */
  case BATTERYLEVEL_1_4:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 80012f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012fc:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8001300:	2106      	movs	r1, #6
 8001302:	4829      	ldr	r0, [pc, #164]	; (80013a8 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001304:	f001 feea 	bl	80030dc <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8001308:	2300      	movs	r3, #0
 800130a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 800130e:	2104      	movs	r1, #4
 8001310:	4825      	ldr	r0, [pc, #148]	; (80013a8 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001312:	f001 fee3 	bl	80030dc <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_4;
 8001316:	4b25      	ldr	r3, [pc, #148]	; (80013ac <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
    break;
 800131c:	e03c      	b.n	8001398 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/2 */
  case BATTERYLEVEL_1_2:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 800131e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001322:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8001326:	2106      	movs	r1, #6
 8001328:	481f      	ldr	r0, [pc, #124]	; (80013a8 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 800132a:	f001 fed7 	bl	80030dc <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 800132e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001332:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8001336:	2104      	movs	r1, #4
 8001338:	481b      	ldr	r0, [pc, #108]	; (80013a8 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 800133a:	f001 fecf 	bl	80030dc <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_2;
 800133e:	4b1b      	ldr	r3, [pc, #108]	; (80013ac <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8001340:	2202      	movs	r2, #2
 8001342:	701a      	strb	r2, [r3, #0]
    break;
 8001344:	e028      	b.n	8001398 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* Battery Level 3/4 */
  case BATTERYLEVEL_3_4:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8001346:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800134a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 800134e:	2106      	movs	r1, #6
 8001350:	4815      	ldr	r0, [pc, #84]	; (80013a8 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001352:	f001 fec3 	bl	80030dc <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8001356:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800135a:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 800135e:	2104      	movs	r1, #4
 8001360:	4811      	ldr	r0, [pc, #68]	; (80013a8 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8001362:	f001 febb 	bl	80030dc <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_3_4;
 8001366:	4b11      	ldr	r3, [pc, #68]	; (80013ac <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8001368:	2203      	movs	r2, #3
 800136a:	701a      	strb	r2, [r3, #0]
    break;
 800136c:	e014      	b.n	8001398 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BATTERYLEVEL_FULL */
  case BATTERYLEVEL_FULL:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 800136e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001372:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8001376:	2106      	movs	r1, #6
 8001378:	480b      	ldr	r0, [pc, #44]	; (80013a8 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 800137a:	f001 feaf 	bl	80030dc <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), (LCD_BAR1_SEG | LCD_BAR3_SEG));
 800137e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001382:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8001386:	2104      	movs	r1, #4
 8001388:	4807      	ldr	r0, [pc, #28]	; (80013a8 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 800138a:	f001 fea7 	bl	80030dc <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_FULL;
 800138e:	4b07      	ldr	r3, [pc, #28]	; (80013ac <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8001390:	2204      	movs	r2, #4
 8001392:	701a      	strb	r2, [r3, #0]
    break;
 8001394:	e000      	b.n	8001398 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  default:
    break;
 8001396:	bf00      	nop
  }
  
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001398:	4803      	ldr	r0, [pc, #12]	; (80013a8 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 800139a:	f001 ff58 	bl	800324e <HAL_LCD_UpdateDisplayRequest>
}
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	2000020c 	.word	0x2000020c
 80013ac:	20000006 	.word	0x20000006

080013b0 <BSP_LCD_GLASS_WriteChar>:
  * @retval None
  * @note  Required preconditions: The LCD should be cleared before to start the
  *         write operation.  
  */
void BSP_LCD_GLASS_WriteChar(uint8_t* ch, uint8_t Point, uint8_t Column, uint8_t Position)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	4608      	mov	r0, r1
 80013ba:	4611      	mov	r1, r2
 80013bc:	461a      	mov	r2, r3
 80013be:	4603      	mov	r3, r0
 80013c0:	70fb      	strb	r3, [r7, #3]
 80013c2:	460b      	mov	r3, r1
 80013c4:	70bb      	strb	r3, [r7, #2]
 80013c6:	4613      	mov	r3, r2
 80013c8:	707b      	strb	r3, [r7, #1]
  BSP_LCD_GLASS_DisplayChar(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column, (DigitPosition_Typedef)Position);
 80013ca:	787b      	ldrb	r3, [r7, #1]
 80013cc:	78ba      	ldrb	r2, [r7, #2]
 80013ce:	78f9      	ldrb	r1, [r7, #3]
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f000 f80b 	bl	80013ec <BSP_LCD_GLASS_DisplayChar>

  /* Refresh LCD  bar */
  BSP_LCD_GLASS_BarLevelConfig(LCDBar);
 80013d6:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <BSP_LCD_GLASS_WriteChar+0x38>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff ff64 	bl	80012a8 <BSP_LCD_GLASS_BarLevelConfig>
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000006 	.word	0x20000006

080013ec <BSP_LCD_GLASS_DisplayChar>:
  * @param  Position: Position in the LCD of the caracter to write.
  *                   This parameter can be any value in DigitPosition_Typedef.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Column, DigitPosition_Typedef Position)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	4608      	mov	r0, r1
 80013f6:	4611      	mov	r1, r2
 80013f8:	461a      	mov	r2, r3
 80013fa:	4603      	mov	r3, r0
 80013fc:	70fb      	strb	r3, [r7, #3]
 80013fe:	460b      	mov	r3, r1
 8001400:	70bb      	strb	r3, [r7, #2]
 8001402:	4613      	mov	r3, r2
 8001404:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column);
 800140a:	78ba      	ldrb	r2, [r7, #2]
 800140c:	78fb      	ldrb	r3, [r7, #3]
 800140e:	4619      	mov	r1, r3
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f000 fc3d 	bl	8001c90 <Convert>

  switch (Position)
 8001416:	787b      	ldrb	r3, [r7, #1]
 8001418:	3b01      	subs	r3, #1
 800141a:	2b05      	cmp	r3, #5
 800141c:	f200 8357 	bhi.w	8001ace <BSP_LCD_GLASS_DisplayChar+0x6e2>
 8001420:	a201      	add	r2, pc, #4	; (adr r2, 8001428 <BSP_LCD_GLASS_DisplayChar+0x3c>)
 8001422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001426:	bf00      	nop
 8001428:	08001441 	.word	0x08001441
 800142c:	0800150b 	.word	0x0800150b
 8001430:	0800160d 	.word	0x0800160d
 8001434:	08001731 	.word	0x08001731
 8001438:	0800186b 	.word	0x0800186b
 800143c:	080019c5 	.word	0x080019c5
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001440:	4bb7      	ldr	r3, [pc, #732]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001448:	4bb5      	ldr	r3, [pc, #724]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	089b      	lsrs	r3, r3, #2
 800144e:	071b      	lsls	r3, r3, #28
 8001450:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001454:	431a      	orrs	r2, r3
 8001456:	4bb2      	ldr	r3, [pc, #712]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	08db      	lsrs	r3, r3, #3
 800145c:	075b      	lsls	r3, r3, #29
 800145e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001462:	4313      	orrs	r3, r2
 8001464:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	4aae      	ldr	r2, [pc, #696]	; (8001724 <BSP_LCD_GLASS_DisplayChar+0x338>)
 800146a:	2100      	movs	r1, #0
 800146c:	48ae      	ldr	r0, [pc, #696]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 800146e:	f001 fe35 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001472:	4bab      	ldr	r3, [pc, #684]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800147a:	4ba9      	ldr	r3, [pc, #676]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	089b      	lsrs	r3, r3, #2
 8001480:	071b      	lsls	r3, r3, #28
 8001482:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001486:	431a      	orrs	r2, r3
 8001488:	4ba5      	ldr	r3, [pc, #660]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	08db      	lsrs	r3, r3, #3
 800148e:	075b      	lsls	r3, r3, #29
 8001490:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001494:	4313      	orrs	r3, r2
 8001496:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4aa2      	ldr	r2, [pc, #648]	; (8001724 <BSP_LCD_GLASS_DisplayChar+0x338>)
 800149c:	2102      	movs	r1, #2
 800149e:	48a2      	ldr	r0, [pc, #648]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80014a0:	f001 fe1c 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80014a4:	4b9e      	ldr	r3, [pc, #632]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80014ac:	4b9c      	ldr	r3, [pc, #624]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	089b      	lsrs	r3, r3, #2
 80014b2:	071b      	lsls	r3, r3, #28
 80014b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b8:	431a      	orrs	r2, r3
 80014ba:	4b99      	ldr	r3, [pc, #612]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	08db      	lsrs	r3, r3, #3
 80014c0:	075b      	lsls	r3, r3, #29
 80014c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80014c6:	4313      	orrs	r3, r2
 80014c8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	4a95      	ldr	r2, [pc, #596]	; (8001724 <BSP_LCD_GLASS_DisplayChar+0x338>)
 80014ce:	2104      	movs	r1, #4
 80014d0:	4895      	ldr	r0, [pc, #596]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80014d2:	f001 fe03 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80014d6:	4b92      	ldr	r3, [pc, #584]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80014d8:	68db      	ldr	r3, [r3, #12]
 80014da:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80014de:	4b90      	ldr	r3, [pc, #576]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	089b      	lsrs	r3, r3, #2
 80014e4:	071b      	lsls	r3, r3, #28
 80014e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ea:	431a      	orrs	r2, r3
 80014ec:	4b8c      	ldr	r3, [pc, #560]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	08db      	lsrs	r3, r3, #3
 80014f2:	075b      	lsls	r3, r3, #29
 80014f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80014f8:	4313      	orrs	r3, r2
 80014fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	4a89      	ldr	r2, [pc, #548]	; (8001724 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8001500:	2106      	movs	r1, #6
 8001502:	4889      	ldr	r0, [pc, #548]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001504:	f001 fdea 	bl	80030dc <HAL_LCD_Write>
      break;
 8001508:	e2e2      	b.n	8001ad0 <BSP_LCD_GLASS_DisplayChar+0x6e4>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800150a:	4b85      	ldr	r3, [pc, #532]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	f003 0204 	and.w	r2, r3, #4
 8001514:	4b82      	ldr	r3, [pc, #520]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	085b      	lsrs	r3, r3, #1
 800151a:	01db      	lsls	r3, r3, #7
 800151c:	b2db      	uxtb	r3, r3
 800151e:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001520:	4b7f      	ldr	r3, [pc, #508]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	089b      	lsrs	r3, r3, #2
 8001526:	069b      	lsls	r3, r3, #26
 8001528:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800152c:	431a      	orrs	r2, r3
 800152e:	4b7c      	ldr	r3, [pc, #496]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	08db      	lsrs	r3, r3, #3
 8001534:	06db      	lsls	r3, r3, #27
 8001536:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800153a:	4313      	orrs	r3, r2
 800153c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 2G 2B 2M 2E */
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	4a7a      	ldr	r2, [pc, #488]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x340>)
 8001542:	2100      	movs	r1, #0
 8001544:	4878      	ldr	r0, [pc, #480]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001546:	f001 fdc9 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800154a:	4b75      	ldr	r3, [pc, #468]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	f003 0204 	and.w	r2, r3, #4
 8001554:	4b72      	ldr	r3, [pc, #456]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	085b      	lsrs	r3, r3, #1
 800155a:	01db      	lsls	r3, r3, #7
 800155c:	b2db      	uxtb	r3, r3
 800155e:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001560:	4b6f      	ldr	r3, [pc, #444]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	089b      	lsrs	r3, r3, #2
 8001566:	069b      	lsls	r3, r3, #26
 8001568:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800156c:	431a      	orrs	r2, r3
 800156e:	4b6c      	ldr	r3, [pc, #432]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	08db      	lsrs	r3, r3, #3
 8001574:	06db      	lsls	r3, r3, #27
 8001576:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800157a:	4313      	orrs	r3, r2
 800157c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 2F 2A 2C 2D  */
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	4a6a      	ldr	r2, [pc, #424]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x340>)
 8001582:	2102      	movs	r1, #2
 8001584:	4868      	ldr	r0, [pc, #416]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001586:	f001 fda9 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800158a:	4b65      	ldr	r3, [pc, #404]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	f003 0204 	and.w	r2, r3, #4
 8001594:	4b62      	ldr	r3, [pc, #392]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	085b      	lsrs	r3, r3, #1
 800159a:	01db      	lsls	r3, r3, #7
 800159c:	b2db      	uxtb	r3, r3
 800159e:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80015a0:	4b5f      	ldr	r3, [pc, #380]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	089b      	lsrs	r3, r3, #2
 80015a6:	069b      	lsls	r3, r3, #26
 80015a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80015ac:	431a      	orrs	r2, r3
 80015ae:	4b5c      	ldr	r3, [pc, #368]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	08db      	lsrs	r3, r3, #3
 80015b4:	06db      	lsls	r3, r3, #27
 80015b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80015ba:	4313      	orrs	r3, r2
 80015bc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 2Q 2K 2Col 2P  */
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	4a5a      	ldr	r2, [pc, #360]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x340>)
 80015c2:	2104      	movs	r1, #4
 80015c4:	4858      	ldr	r0, [pc, #352]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80015c6:	f001 fd89 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80015ca:	4b55      	ldr	r3, [pc, #340]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	f003 0204 	and.w	r2, r3, #4
 80015d4:	4b52      	ldr	r3, [pc, #328]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	085b      	lsrs	r3, r3, #1
 80015da:	01db      	lsls	r3, r3, #7
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80015e0:	4b4f      	ldr	r3, [pc, #316]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	089b      	lsrs	r3, r3, #2
 80015e6:	069b      	lsls	r3, r3, #26
 80015e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80015ec:	431a      	orrs	r2, r3
 80015ee:	4b4c      	ldr	r3, [pc, #304]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	08db      	lsrs	r3, r3, #3
 80015f4:	06db      	lsls	r3, r3, #27
 80015f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80015fa:	4313      	orrs	r3, r2
 80015fc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 2H 2J 2DP 2N  */
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	4a4a      	ldr	r2, [pc, #296]	; (800172c <BSP_LCD_GLASS_DisplayChar+0x340>)
 8001602:	2106      	movs	r1, #6
 8001604:	4848      	ldr	r0, [pc, #288]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001606:	f001 fd69 	bl	80030dc <HAL_LCD_Write>
      break;
 800160a:	e261      	b.n	8001ad0 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800160c:	4b44      	ldr	r3, [pc, #272]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	021b      	lsls	r3, r3, #8
 8001612:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8001616:	4b42      	ldr	r3, [pc, #264]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	085b      	lsrs	r3, r3, #1
 800161c:	025b      	lsls	r3, r3, #9
 800161e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001622:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001624:	4b3e      	ldr	r3, [pc, #248]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	089b      	lsrs	r3, r3, #2
 800162a:	061b      	lsls	r3, r3, #24
 800162c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001630:	431a      	orrs	r2, r3
 8001632:	4b3b      	ldr	r3, [pc, #236]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	08db      	lsrs	r3, r3, #3
 8001638:	065b      	lsls	r3, r3, #25
 800163a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800163e:	4313      	orrs	r3, r2
 8001640:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 3G 3B 3M 3E */
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001648:	2100      	movs	r1, #0
 800164a:	4837      	ldr	r0, [pc, #220]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 800164c:	f001 fd46 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001650:	4b33      	ldr	r3, [pc, #204]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	021b      	lsls	r3, r3, #8
 8001656:	f403 7280 	and.w	r2, r3, #256	; 0x100
 800165a:	4b31      	ldr	r3, [pc, #196]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	085b      	lsrs	r3, r3, #1
 8001660:	025b      	lsls	r3, r3, #9
 8001662:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001666:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001668:	4b2d      	ldr	r3, [pc, #180]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	089b      	lsrs	r3, r3, #2
 800166e:	061b      	lsls	r3, r3, #24
 8001670:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001674:	431a      	orrs	r2, r3
 8001676:	4b2a      	ldr	r3, [pc, #168]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	08db      	lsrs	r3, r3, #3
 800167c:	065b      	lsls	r3, r3, #25
 800167e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001682:	4313      	orrs	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 3F 3A 3C 3D  */
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 800168c:	2102      	movs	r1, #2
 800168e:	4826      	ldr	r0, [pc, #152]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001690:	f001 fd24 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001694:	4b22      	ldr	r3, [pc, #136]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	021b      	lsls	r3, r3, #8
 800169a:	f403 7280 	and.w	r2, r3, #256	; 0x100
 800169e:	4b20      	ldr	r3, [pc, #128]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	085b      	lsrs	r3, r3, #1
 80016a4:	025b      	lsls	r3, r3, #9
 80016a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016aa:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80016ac:	4b1c      	ldr	r3, [pc, #112]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	089b      	lsrs	r3, r3, #2
 80016b2:	061b      	lsls	r3, r3, #24
 80016b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80016b8:	431a      	orrs	r2, r3
 80016ba:	4b19      	ldr	r3, [pc, #100]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	08db      	lsrs	r3, r3, #3
 80016c0:	065b      	lsls	r3, r3, #25
 80016c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80016c6:	4313      	orrs	r3, r2
 80016c8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 3Q 3K 3Col 3P  */
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 80016d0:	2104      	movs	r1, #4
 80016d2:	4815      	ldr	r0, [pc, #84]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80016d4:	f001 fd02 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80016d8:	4b11      	ldr	r3, [pc, #68]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	021b      	lsls	r3, r3, #8
 80016de:	f403 7280 	and.w	r2, r3, #256	; 0x100
 80016e2:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	085b      	lsrs	r3, r3, #1
 80016e8:	025b      	lsls	r3, r3, #9
 80016ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016ee:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80016f0:	4b0b      	ldr	r3, [pc, #44]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	089b      	lsrs	r3, r3, #2
 80016f6:	061b      	lsls	r3, r3, #24
 80016f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80016fc:	431a      	orrs	r2, r3
 80016fe:	4b08      	ldr	r3, [pc, #32]	; (8001720 <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	08db      	lsrs	r3, r3, #3
 8001704:	065b      	lsls	r3, r3, #25
 8001706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800170a:	4313      	orrs	r3, r2
 800170c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 3H 3J 3DP 3N  */
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001714:	2106      	movs	r1, #6
 8001716:	4804      	ldr	r0, [pc, #16]	; (8001728 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001718:	f001 fce0 	bl	80030dc <HAL_LCD_Write>
      break;
 800171c:	e1d8      	b.n	8001ad0 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 800171e:	bf00      	nop
 8001720:	20000248 	.word	0x20000248
 8001724:	cffffffc 	.word	0xcffffffc
 8001728:	2000020c 	.word	0x2000020c
 800172c:	f3ffff7b 	.word	0xf3ffff7b
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001730:	4ba0      	ldr	r3, [pc, #640]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	029b      	lsls	r3, r3, #10
 8001736:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 800173a:	4b9e      	ldr	r3, [pc, #632]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	08db      	lsrs	r3, r3, #3
 8001740:	055b      	lsls	r3, r3, #21
 8001742:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001746:	4313      	orrs	r3, r2
 8001748:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 4G 4B 4M 4E */
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	4a9a      	ldr	r2, [pc, #616]	; (80019b8 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 800174e:	2100      	movs	r1, #0
 8001750:	489a      	ldr	r0, [pc, #616]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001752:	f001 fcc3 	bl	80030dc <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001756:	4b97      	ldr	r3, [pc, #604]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	085b      	lsrs	r3, r3, #1
 800175c:	02db      	lsls	r3, r3, #11
 800175e:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001762:	4b94      	ldr	r3, [pc, #592]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	089b      	lsrs	r3, r3, #2
 8001768:	051b      	lsls	r3, r3, #20
 800176a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800176e:	4313      	orrs	r3, r2
 8001770:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 4G 4B 4M 4E */
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	4a92      	ldr	r2, [pc, #584]	; (80019c0 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001776:	2100      	movs	r1, #0
 8001778:	4890      	ldr	r0, [pc, #576]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800177a:	f001 fcaf 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800177e:	4b8d      	ldr	r3, [pc, #564]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	029b      	lsls	r3, r3, #10
 8001784:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001788:	4b8a      	ldr	r3, [pc, #552]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	08db      	lsrs	r3, r3, #3
 800178e:	055b      	lsls	r3, r3, #21
 8001790:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001794:	4313      	orrs	r3, r2
 8001796:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	4a87      	ldr	r2, [pc, #540]	; (80019b8 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 800179c:	2102      	movs	r1, #2
 800179e:	4887      	ldr	r0, [pc, #540]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80017a0:	f001 fc9c 	bl	80030dc <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80017a4:	4b83      	ldr	r3, [pc, #524]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	085b      	lsrs	r3, r3, #1
 80017aa:	02db      	lsls	r3, r3, #11
 80017ac:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80017b0:	4b80      	ldr	r3, [pc, #512]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	089b      	lsrs	r3, r3, #2
 80017b6:	051b      	lsls	r3, r3, #20
 80017b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017bc:	4313      	orrs	r3, r2
 80017be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	4a7f      	ldr	r2, [pc, #508]	; (80019c0 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 80017c4:	2102      	movs	r1, #2
 80017c6:	487d      	ldr	r0, [pc, #500]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80017c8:	f001 fc88 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80017cc:	4b79      	ldr	r3, [pc, #484]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	029b      	lsls	r3, r3, #10
 80017d2:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 80017d6:	4b77      	ldr	r3, [pc, #476]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	08db      	lsrs	r3, r3, #3
 80017dc:	055b      	lsls	r3, r3, #21
 80017de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017e2:	4313      	orrs	r3, r2
 80017e4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	4a73      	ldr	r2, [pc, #460]	; (80019b8 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 80017ea:	2104      	movs	r1, #4
 80017ec:	4873      	ldr	r0, [pc, #460]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80017ee:	f001 fc75 	bl	80030dc <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80017f2:	4b70      	ldr	r3, [pc, #448]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	085b      	lsrs	r3, r3, #1
 80017f8:	02db      	lsls	r3, r3, #11
 80017fa:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80017fe:	4b6d      	ldr	r3, [pc, #436]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	089b      	lsrs	r3, r3, #2
 8001804:	051b      	lsls	r3, r3, #20
 8001806:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800180a:	4313      	orrs	r3, r2
 800180c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	4a6b      	ldr	r2, [pc, #428]	; (80019c0 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001812:	2104      	movs	r1, #4
 8001814:	4869      	ldr	r0, [pc, #420]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001816:	f001 fc61 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800181a:	4b66      	ldr	r3, [pc, #408]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	029b      	lsls	r3, r3, #10
 8001820:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001824:	4b63      	ldr	r3, [pc, #396]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	08db      	lsrs	r3, r3, #3
 800182a:	055b      	lsls	r3, r3, #21
 800182c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001830:	4313      	orrs	r3, r2
 8001832:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	4a60      	ldr	r2, [pc, #384]	; (80019b8 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001838:	2106      	movs	r1, #6
 800183a:	4860      	ldr	r0, [pc, #384]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800183c:	f001 fc4e 	bl	80030dc <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001840:	4b5c      	ldr	r3, [pc, #368]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	085b      	lsrs	r3, r3, #1
 8001846:	02db      	lsls	r3, r3, #11
 8001848:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 800184c:	4b59      	ldr	r3, [pc, #356]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	089b      	lsrs	r3, r3, #2
 8001852:	051b      	lsls	r3, r3, #20
 8001854:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001858:	4313      	orrs	r3, r2
 800185a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	4a58      	ldr	r2, [pc, #352]	; (80019c0 <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001860:	2106      	movs	r1, #6
 8001862:	4856      	ldr	r0, [pc, #344]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001864:	f001 fc3a 	bl	80030dc <HAL_LCD_Write>
      break;
 8001868:	e132      	b.n	8001ad0 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800186a:	4b52      	ldr	r3, [pc, #328]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	085b      	lsrs	r3, r3, #1
 8001870:	035b      	lsls	r3, r3, #13
 8001872:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001876:	4b4f      	ldr	r3, [pc, #316]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	089b      	lsrs	r3, r3, #2
 800187c:	049b      	lsls	r3, r3, #18
 800187e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001882:	4313      	orrs	r3, r2
 8001884:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 5G 5B 5M 5E */
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 800188c:	2100      	movs	r1, #0
 800188e:	484b      	ldr	r0, [pc, #300]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001890:	f001 fc24 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001894:	4b47      	ldr	r3, [pc, #284]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	031b      	lsls	r3, r3, #12
 800189a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800189e:	4b45      	ldr	r3, [pc, #276]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	08db      	lsrs	r3, r3, #3
 80018a4:	04db      	lsls	r3, r3, #19
 80018a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018aa:	4313      	orrs	r3, r2
 80018ac:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 5G 5B 5M 5E */
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80018b4:	2100      	movs	r1, #0
 80018b6:	4841      	ldr	r0, [pc, #260]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80018b8:	f001 fc10 	bl	80030dc <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80018bc:	4b3d      	ldr	r3, [pc, #244]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	085b      	lsrs	r3, r3, #1
 80018c2:	035b      	lsls	r3, r3, #13
 80018c4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80018c8:	4b3a      	ldr	r3, [pc, #232]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	089b      	lsrs	r3, r3, #2
 80018ce:	049b      	lsls	r3, r3, #18
 80018d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018d4:	4313      	orrs	r3, r2
 80018d6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 80018de:	2102      	movs	r1, #2
 80018e0:	4836      	ldr	r0, [pc, #216]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80018e2:	f001 fbfb 	bl	80030dc <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80018e6:	4b33      	ldr	r3, [pc, #204]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	031b      	lsls	r3, r3, #12
 80018ec:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80018f0:	4b30      	ldr	r3, [pc, #192]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	08db      	lsrs	r3, r3, #3
 80018f6:	04db      	lsls	r3, r3, #19
 80018f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018fc:	4313      	orrs	r3, r2
 80018fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001906:	2102      	movs	r1, #2
 8001908:	482c      	ldr	r0, [pc, #176]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800190a:	f001 fbe7 	bl	80030dc <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800190e:	4b29      	ldr	r3, [pc, #164]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	085b      	lsrs	r3, r3, #1
 8001914:	035b      	lsls	r3, r3, #13
 8001916:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800191a:	4b26      	ldr	r3, [pc, #152]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	089b      	lsrs	r3, r3, #2
 8001920:	049b      	lsls	r3, r3, #18
 8001922:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001926:	4313      	orrs	r3, r2
 8001928:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 5Q 5K 5P */
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001930:	2104      	movs	r1, #4
 8001932:	4822      	ldr	r0, [pc, #136]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001934:	f001 fbd2 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001938:	4b1e      	ldr	r3, [pc, #120]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	031b      	lsls	r3, r3, #12
 800193e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001942:	4b1c      	ldr	r3, [pc, #112]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	08db      	lsrs	r3, r3, #3
 8001948:	04db      	lsls	r3, r3, #19
 800194a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800194e:	4313      	orrs	r3, r2
 8001950:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 5Q 5K 5P */
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001958:	2104      	movs	r1, #4
 800195a:	4818      	ldr	r0, [pc, #96]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800195c:	f001 fbbe 	bl	80030dc <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001960:	4b14      	ldr	r3, [pc, #80]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	085b      	lsrs	r3, r3, #1
 8001966:	035b      	lsls	r3, r3, #13
 8001968:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800196c:	4b11      	ldr	r3, [pc, #68]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	089b      	lsrs	r3, r3, #2
 8001972:	049b      	lsls	r3, r3, #18
 8001974:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001978:	4313      	orrs	r3, r2
 800197a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 5H 5J 5N */
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001982:	2106      	movs	r1, #6
 8001984:	480d      	ldr	r0, [pc, #52]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001986:	f001 fba9 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800198a:	4b0a      	ldr	r3, [pc, #40]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	031b      	lsls	r3, r3, #12
 8001990:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001994:	4b07      	ldr	r3, [pc, #28]	; (80019b4 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	08db      	lsrs	r3, r3, #3
 800199a:	04db      	lsls	r3, r3, #19
 800199c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80019a0:	4313      	orrs	r3, r2
 80019a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 5H 5J 5N */
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80019aa:	2106      	movs	r1, #6
 80019ac:	4803      	ldr	r0, [pc, #12]	; (80019bc <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80019ae:	f001 fb95 	bl	80030dc <HAL_LCD_Write>
      break;
 80019b2:	e08d      	b.n	8001ad0 <BSP_LCD_GLASS_DisplayChar+0x6e4>
 80019b4:	20000248 	.word	0x20000248
 80019b8:	ffdffbff 	.word	0xffdffbff
 80019bc:	2000020c 	.word	0x2000020c
 80019c0:	ffeff7ff 	.word	0xffeff7ff
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80019c4:	4b46      	ldr	r3, [pc, #280]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	039b      	lsls	r3, r3, #14
 80019ca:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80019ce:	4b44      	ldr	r3, [pc, #272]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	085b      	lsrs	r3, r3, #1
 80019d4:	03db      	lsls	r3, r3, #15
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80019da:	4b41      	ldr	r3, [pc, #260]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	089b      	lsrs	r3, r3, #2
 80019e0:	045b      	lsls	r3, r3, #17
 80019e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e6:	431a      	orrs	r2, r3
 80019e8:	4b3d      	ldr	r3, [pc, #244]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	08db      	lsrs	r3, r3, #3
 80019ee:	041b      	lsls	r3, r3, #16
 80019f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80019f4:	4313      	orrs	r3, r2
 80019f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 6G 6B 6M 6E */
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 80019fe:	2100      	movs	r1, #0
 8001a00:	4838      	ldr	r0, [pc, #224]	; (8001ae4 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001a02:	f001 fb6b 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001a06:	4b36      	ldr	r3, [pc, #216]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	039b      	lsls	r3, r3, #14
 8001a0c:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001a10:	4b33      	ldr	r3, [pc, #204]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	085b      	lsrs	r3, r3, #1
 8001a16:	03db      	lsls	r3, r3, #15
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001a1c:	4b30      	ldr	r3, [pc, #192]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	089b      	lsrs	r3, r3, #2
 8001a22:	045b      	lsls	r3, r3, #17
 8001a24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a28:	431a      	orrs	r2, r3
 8001a2a:	4b2d      	ldr	r3, [pc, #180]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	08db      	lsrs	r3, r3, #3
 8001a30:	041b      	lsls	r3, r3, #16
 8001a32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001a36:	4313      	orrs	r3, r2
 8001a38:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 6G 6B 6M 6E */
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001a40:	2102      	movs	r1, #2
 8001a42:	4828      	ldr	r0, [pc, #160]	; (8001ae4 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001a44:	f001 fb4a 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001a48:	4b25      	ldr	r3, [pc, #148]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	039b      	lsls	r3, r3, #14
 8001a4e:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001a52:	4b23      	ldr	r3, [pc, #140]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	085b      	lsrs	r3, r3, #1
 8001a58:	03db      	lsls	r3, r3, #15
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001a5e:	4b20      	ldr	r3, [pc, #128]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	089b      	lsrs	r3, r3, #2
 8001a64:	045b      	lsls	r3, r3, #17
 8001a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	4b1c      	ldr	r3, [pc, #112]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	08db      	lsrs	r3, r3, #3
 8001a72:	041b      	lsls	r3, r3, #16
 8001a74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001a82:	2104      	movs	r1, #4
 8001a84:	4817      	ldr	r0, [pc, #92]	; (8001ae4 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001a86:	f001 fb29 	bl	80030dc <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001a8a:	4b15      	ldr	r3, [pc, #84]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	039b      	lsls	r3, r3, #14
 8001a90:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001a94:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	085b      	lsrs	r3, r3, #1
 8001a9a:	03db      	lsls	r3, r3, #15
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001aa0:	4b0f      	ldr	r3, [pc, #60]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	089b      	lsrs	r3, r3, #2
 8001aa6:	045b      	lsls	r3, r3, #17
 8001aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aac:	431a      	orrs	r2, r3
 8001aae:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001ab0:	68db      	ldr	r3, [r3, #12]
 8001ab2:	08db      	lsrs	r3, r3, #3
 8001ab4:	041b      	lsls	r3, r3, #16
 8001ab6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 8001ac4:	2106      	movs	r1, #6
 8001ac6:	4807      	ldr	r0, [pc, #28]	; (8001ae4 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001ac8:	f001 fb08 	bl	80030dc <HAL_LCD_Write>
      break;
 8001acc:	e000      	b.n	8001ad0 <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
     default:
      break;
 8001ace:	bf00      	nop
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8001ad0:	4804      	ldr	r0, [pc, #16]	; (8001ae4 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001ad2:	f001 fbbc 	bl	800324e <HAL_LCD_UpdateDisplayRequest>
}
 8001ad6:	bf00      	nop
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000248 	.word	0x20000248
 8001ae4:	2000020c 	.word	0x2000020c

08001ae8 <BSP_LCD_GLASS_DisplayString>:
  * @brief  This function writes a char in the LCD RAM.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8001af0:	2301      	movs	r3, #1
 8001af2:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001af4:	e00b      	b.n	8001b0e <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Display one character on LCD */
    BSP_LCD_GLASS_WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	2200      	movs	r2, #0
 8001afa:	2100      	movs	r1, #0
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff fc57 	bl	80013b0 <BSP_LCD_GLASS_WriteChar>

    /* Point on the next character */
    ptr++;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3301      	adds	r3, #1
 8001b06:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8001b08:	7bfb      	ldrb	r3, [r7, #15]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	bf14      	ite	ne
 8001b16:	2301      	movne	r3, #1
 8001b18:	2300      	moveq	r3, #0
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	2b06      	cmp	r3, #6
 8001b20:	bf94      	ite	ls
 8001b22:	2301      	movls	r3, #1
 8001b24:	2300      	movhi	r3, #0
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	4013      	ands	r3, r2
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d1e2      	bne.n	8001af6 <BSP_LCD_GLASS_DisplayString+0xe>
  }
}
 8001b30:	bf00      	nop
 8001b32:	bf00      	nop
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
	...

08001b3c <BSP_LCD_GLASS_Clear>:
/**
  * @brief  This function Clear the whole LCD RAM.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8001b40:	4802      	ldr	r0, [pc, #8]	; (8001b4c <BSP_LCD_GLASS_Clear+0x10>)
 8001b42:	f001 fb2a 	bl	800319a <HAL_LCD_Clear>
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	2000020c 	.word	0x2000020c

08001b50 <LCD_MspInit>:
  * @brief  LCD MSP Init.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b09c      	sub	sp, #112	; 0x70
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001b58:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001b68:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b6c:	2234      	movs	r2, #52	; 0x34
 8001b6e:	2100      	movs	r1, #0
 8001b70:	4618      	mov	r0, r3
 8001b72:	f002 fd1d 	bl	80045b0 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001b76:	f107 031c 	add.w	r3, r7, #28
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	605a      	str	r2, [r3, #4]
 8001b80:	609a      	str	r2, [r3, #8]
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b82:	4b3f      	ldr	r3, [pc, #252]	; (8001c80 <LCD_MspInit+0x130>)
 8001b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b86:	4a3e      	ldr	r2, [pc, #248]	; (8001c80 <LCD_MspInit+0x130>)
 8001b88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b8c:	6253      	str	r3, [r2, #36]	; 0x24
 8001b8e:	4b3c      	ldr	r3, [pc, #240]	; (8001c80 <LCD_MspInit+0x130>)
 8001b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b96:	61bb      	str	r3, [r7, #24]
 8001b98:	69bb      	ldr	r3, [r7, #24]
  
  /*##-2- Configue LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001b9a:	2304      	movs	r3, #4
 8001b9c:	62bb      	str	r3, [r7, #40]	; 0x28
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	64fb      	str	r3, [r7, #76]	; 0x4c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	633b      	str	r3, [r7, #48]	; 0x30
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8001ba6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001baa:	4618      	mov	r0, r3
 8001bac:	f001 fbae 	bl	800330c <HAL_RCC_OscConfig>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d000      	beq.n	8001bb8 <LCD_MspInit+0x68>
  { 
    while(1);
 8001bb6:	e7fe      	b.n	8001bb6 <LCD_MspInit+0x66>
  }
  
  /*##-3- select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	61fb      	str	r3, [r7, #28]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001bbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bc0:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8001bc2:	f107 031c 	add.w	r3, r7, #28
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f002 f964 	bl	8003e94 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bcc:	4b2c      	ldr	r3, [pc, #176]	; (8001c80 <LCD_MspInit+0x130>)
 8001bce:	69db      	ldr	r3, [r3, #28]
 8001bd0:	4a2b      	ldr	r2, [pc, #172]	; (8001c80 <LCD_MspInit+0x130>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	61d3      	str	r3, [r2, #28]
 8001bd8:	4b29      	ldr	r3, [pc, #164]	; (8001c80 <LCD_MspInit+0x130>)
 8001bda:	69db      	ldr	r3, [r3, #28]
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	617b      	str	r3, [r7, #20]
 8001be2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be4:	4b26      	ldr	r3, [pc, #152]	; (8001c80 <LCD_MspInit+0x130>)
 8001be6:	69db      	ldr	r3, [r3, #28]
 8001be8:	4a25      	ldr	r2, [pc, #148]	; (8001c80 <LCD_MspInit+0x130>)
 8001bea:	f043 0302 	orr.w	r3, r3, #2
 8001bee:	61d3      	str	r3, [r2, #28]
 8001bf0:	4b23      	ldr	r3, [pc, #140]	; (8001c80 <LCD_MspInit+0x130>)
 8001bf2:	69db      	ldr	r3, [r3, #28]
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	613b      	str	r3, [r7, #16]
 8001bfa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bfc:	4b20      	ldr	r3, [pc, #128]	; (8001c80 <LCD_MspInit+0x130>)
 8001bfe:	69db      	ldr	r3, [r3, #28]
 8001c00:	4a1f      	ldr	r2, [pc, #124]	; (8001c80 <LCD_MspInit+0x130>)
 8001c02:	f043 0304 	orr.w	r3, r3, #4
 8001c06:	61d3      	str	r3, [r2, #28]
 8001c08:	4b1d      	ldr	r3, [pc, #116]	; (8001c80 <LCD_MspInit+0x130>)
 8001c0a:	69db      	ldr	r3, [r3, #28]
 8001c0c:	f003 0304 	and.w	r3, r3, #4
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	68fb      	ldr	r3, [r7, #12]
  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8001c14:	f248 730e 	movw	r3, #34574	; 0x870e
 8001c18:	65fb      	str	r3, [r7, #92]	; 0x5c
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	663b      	str	r3, [r7, #96]	; 0x60
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	667b      	str	r3, [r7, #100]	; 0x64
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c22:	2303      	movs	r3, #3
 8001c24:	66bb      	str	r3, [r7, #104]	; 0x68
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001c26:	230b      	movs	r3, #11
 8001c28:	66fb      	str	r3, [r7, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001c2a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4814      	ldr	r0, [pc, #80]	; (8001c84 <LCD_MspInit+0x134>)
 8001c32:	f001 f817 	bl	8002c64 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001c36:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001c3a:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001c3c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c40:	4619      	mov	r1, r3
 8001c42:	4811      	ldr	r0, [pc, #68]	; (8001c88 <LCD_MspInit+0x138>)
 8001c44:	f001 f80e 	bl	8002c64 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001c48:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8001c4c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001c4e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c52:	4619      	mov	r1, r3
 8001c54:	480d      	ldr	r0, [pc, #52]	; (8001c8c <LCD_MspInit+0x13c>)
 8001c56:	f001 f805 	bl	8002c64 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8001c5a:	2002      	movs	r0, #2
 8001c5c:	f000 fc66 	bl	800252c <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8001c60:	4b07      	ldr	r3, [pc, #28]	; (8001c80 <LCD_MspInit+0x130>)
 8001c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c64:	4a06      	ldr	r2, [pc, #24]	; (8001c80 <LCD_MspInit+0x130>)
 8001c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c6a:	6253      	str	r3, [r2, #36]	; 0x24
 8001c6c:	4b04      	ldr	r3, [pc, #16]	; (8001c80 <LCD_MspInit+0x130>)
 8001c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c74:	60bb      	str	r3, [r7, #8]
 8001c76:	68bb      	ldr	r3, [r7, #8]
}
 8001c78:	bf00      	nop
 8001c7a:	3770      	adds	r7, #112	; 0x70
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40020000 	.word	0x40020000
 8001c88:	40020400 	.word	0x40020400
 8001c8c:	40020800 	.word	0x40020800

08001c90 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef DoublePoint)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b085      	sub	sp, #20
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	460b      	mov	r3, r1
 8001c9a:	70fb      	strb	r3, [r7, #3]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	737b      	strb	r3, [r7, #13]
 8001ca8:	2300      	movs	r3, #0
 8001caa:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2bff      	cmp	r3, #255	; 0xff
 8001cb2:	f000 80e0 	beq.w	8001e76 <Convert+0x1e6>
 8001cb6:	2bff      	cmp	r3, #255	; 0xff
 8001cb8:	f300 80e9 	bgt.w	8001e8e <Convert+0x1fe>
 8001cbc:	2bb5      	cmp	r3, #181	; 0xb5
 8001cbe:	f000 80c7 	beq.w	8001e50 <Convert+0x1c0>
 8001cc2:	2bb5      	cmp	r3, #181	; 0xb5
 8001cc4:	f300 80e3 	bgt.w	8001e8e <Convert+0x1fe>
 8001cc8:	2b6e      	cmp	r3, #110	; 0x6e
 8001cca:	f300 80a9 	bgt.w	8001e20 <Convert+0x190>
 8001cce:	2b20      	cmp	r3, #32
 8001cd0:	f2c0 80dd 	blt.w	8001e8e <Convert+0x1fe>
 8001cd4:	3b20      	subs	r3, #32
 8001cd6:	2b4e      	cmp	r3, #78	; 0x4e
 8001cd8:	f200 80d9 	bhi.w	8001e8e <Convert+0x1fe>
 8001cdc:	a201      	add	r2, pc, #4	; (adr r2, 8001ce4 <Convert+0x54>)
 8001cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce2:	bf00      	nop
 8001ce4:	08001e27 	.word	0x08001e27
 8001ce8:	08001e8f 	.word	0x08001e8f
 8001cec:	08001e8f 	.word	0x08001e8f
 8001cf0:	08001e8f 	.word	0x08001e8f
 8001cf4:	08001e8f 	.word	0x08001e8f
 8001cf8:	08001e6f 	.word	0x08001e6f
 8001cfc:	08001e8f 	.word	0x08001e8f
 8001d00:	08001e8f 	.word	0x08001e8f
 8001d04:	08001e35 	.word	0x08001e35
 8001d08:	08001e3b 	.word	0x08001e3b
 8001d0c:	08001e2d 	.word	0x08001e2d
 8001d10:	08001e8f 	.word	0x08001e8f
 8001d14:	08001e8f 	.word	0x08001e8f
 8001d18:	08001e59 	.word	0x08001e59
 8001d1c:	08001e8f 	.word	0x08001e8f
 8001d20:	08001e61 	.word	0x08001e61
 8001d24:	08001e7f 	.word	0x08001e7f
 8001d28:	08001e7f 	.word	0x08001e7f
 8001d2c:	08001e7f 	.word	0x08001e7f
 8001d30:	08001e7f 	.word	0x08001e7f
 8001d34:	08001e7f 	.word	0x08001e7f
 8001d38:	08001e7f 	.word	0x08001e7f
 8001d3c:	08001e7f 	.word	0x08001e7f
 8001d40:	08001e7f 	.word	0x08001e7f
 8001d44:	08001e7f 	.word	0x08001e7f
 8001d48:	08001e7f 	.word	0x08001e7f
 8001d4c:	08001e8f 	.word	0x08001e8f
 8001d50:	08001e8f 	.word	0x08001e8f
 8001d54:	08001e8f 	.word	0x08001e8f
 8001d58:	08001e8f 	.word	0x08001e8f
 8001d5c:	08001e8f 	.word	0x08001e8f
 8001d60:	08001e8f 	.word	0x08001e8f
 8001d64:	08001e8f 	.word	0x08001e8f
 8001d68:	08001e8f 	.word	0x08001e8f
 8001d6c:	08001e8f 	.word	0x08001e8f
 8001d70:	08001e8f 	.word	0x08001e8f
 8001d74:	08001e8f 	.word	0x08001e8f
 8001d78:	08001e8f 	.word	0x08001e8f
 8001d7c:	08001e8f 	.word	0x08001e8f
 8001d80:	08001e8f 	.word	0x08001e8f
 8001d84:	08001e8f 	.word	0x08001e8f
 8001d88:	08001e8f 	.word	0x08001e8f
 8001d8c:	08001e8f 	.word	0x08001e8f
 8001d90:	08001e8f 	.word	0x08001e8f
 8001d94:	08001e8f 	.word	0x08001e8f
 8001d98:	08001e8f 	.word	0x08001e8f
 8001d9c:	08001e8f 	.word	0x08001e8f
 8001da0:	08001e8f 	.word	0x08001e8f
 8001da4:	08001e8f 	.word	0x08001e8f
 8001da8:	08001e8f 	.word	0x08001e8f
 8001dac:	08001e8f 	.word	0x08001e8f
 8001db0:	08001e8f 	.word	0x08001e8f
 8001db4:	08001e8f 	.word	0x08001e8f
 8001db8:	08001e8f 	.word	0x08001e8f
 8001dbc:	08001e8f 	.word	0x08001e8f
 8001dc0:	08001e8f 	.word	0x08001e8f
 8001dc4:	08001e8f 	.word	0x08001e8f
 8001dc8:	08001e8f 	.word	0x08001e8f
 8001dcc:	08001e8f 	.word	0x08001e8f
 8001dd0:	08001e8f 	.word	0x08001e8f
 8001dd4:	08001e8f 	.word	0x08001e8f
 8001dd8:	08001e8f 	.word	0x08001e8f
 8001ddc:	08001e8f 	.word	0x08001e8f
 8001de0:	08001e8f 	.word	0x08001e8f
 8001de4:	08001e8f 	.word	0x08001e8f
 8001de8:	08001e8f 	.word	0x08001e8f
 8001dec:	08001e8f 	.word	0x08001e8f
 8001df0:	08001e8f 	.word	0x08001e8f
 8001df4:	08001e8f 	.word	0x08001e8f
 8001df8:	08001e8f 	.word	0x08001e8f
 8001dfc:	08001e8f 	.word	0x08001e8f
 8001e00:	08001e8f 	.word	0x08001e8f
 8001e04:	08001e8f 	.word	0x08001e8f
 8001e08:	08001e8f 	.word	0x08001e8f
 8001e0c:	08001e8f 	.word	0x08001e8f
 8001e10:	08001e8f 	.word	0x08001e8f
 8001e14:	08001e8f 	.word	0x08001e8f
 8001e18:	08001e41 	.word	0x08001e41
 8001e1c:	08001e49 	.word	0x08001e49
 8001e20:	2bb0      	cmp	r3, #176	; 0xb0
 8001e22:	d020      	beq.n	8001e66 <Convert+0x1d6>
 8001e24:	e033      	b.n	8001e8e <Convert+0x1fe>
    {
    case ' ' :
      ch = 0x00;
 8001e26:	2300      	movs	r3, #0
 8001e28:	81fb      	strh	r3, [r7, #14]
      break;
 8001e2a:	e04f      	b.n	8001ecc <Convert+0x23c>

    case '*':
      ch = C_STAR;
 8001e2c:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001e30:	81fb      	strh	r3, [r7, #14]
      break;
 8001e32:	e04b      	b.n	8001ecc <Convert+0x23c>

    case '(' :
      ch = C_OPENPARMAP;
 8001e34:	2328      	movs	r3, #40	; 0x28
 8001e36:	81fb      	strh	r3, [r7, #14]
      break;
 8001e38:	e048      	b.n	8001ecc <Convert+0x23c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001e3a:	2311      	movs	r3, #17
 8001e3c:	81fb      	strh	r3, [r7, #14]
      break;
 8001e3e:	e045      	b.n	8001ecc <Convert+0x23c>
      
    case 'm' :
      ch = C_MMAP;
 8001e40:	f24b 2310 	movw	r3, #45584	; 0xb210
 8001e44:	81fb      	strh	r3, [r7, #14]
      break;
 8001e46:	e041      	b.n	8001ecc <Convert+0x23c>
    
    case 'n' :
      ch = C_NMAP;
 8001e48:	f242 2310 	movw	r3, #8720	; 0x2210
 8001e4c:	81fb      	strh	r3, [r7, #14]
      break;
 8001e4e:	e03d      	b.n	8001ecc <Convert+0x23c>

    case '' :
      ch = C_UMAP;
 8001e50:	f246 0384 	movw	r3, #24708	; 0x6084
 8001e54:	81fb      	strh	r3, [r7, #14]
      break;
 8001e56:	e039      	b.n	8001ecc <Convert+0x23c>

    case '-' :
      ch = C_MINUS;
 8001e58:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001e5c:	81fb      	strh	r3, [r7, #14]
      break;
 8001e5e:	e035      	b.n	8001ecc <Convert+0x23c>

    case '/' :
      ch = C_SLATCH;
 8001e60:	23c0      	movs	r3, #192	; 0xc0
 8001e62:	81fb      	strh	r3, [r7, #14]
      break;  
 8001e64:	e032      	b.n	8001ecc <Convert+0x23c>
      
    case '' :
      ch = C_PERCENT_1;
 8001e66:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001e6a:	81fb      	strh	r3, [r7, #14]
      break;  
 8001e6c:	e02e      	b.n	8001ecc <Convert+0x23c>
    case '%' :
      ch = C_PERCENT_2; 
 8001e6e:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8001e72:	81fb      	strh	r3, [r7, #14]
      break;
 8001e74:	e02a      	b.n	8001ecc <Convert+0x23c>
    case 255 :
      ch = C_FULL;
 8001e76:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001e7a:	81fb      	strh	r3, [r7, #14]
      break ;
 8001e7c:	e026      	b.n	8001ecc <Convert+0x23c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	3b30      	subs	r3, #48	; 0x30
 8001e84:	4a28      	ldr	r2, [pc, #160]	; (8001f28 <Convert+0x298>)
 8001e86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e8a:	81fb      	strh	r3, [r7, #14]
      break;
 8001e8c:	e01e      	b.n	8001ecc <Convert+0x23c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	2b5a      	cmp	r3, #90	; 0x5a
 8001e94:	d80a      	bhi.n	8001eac <Convert+0x21c>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	2b40      	cmp	r3, #64	; 0x40
 8001e9c:	d906      	bls.n	8001eac <Convert+0x21c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	3b41      	subs	r3, #65	; 0x41
 8001ea4:	4a21      	ldr	r2, [pc, #132]	; (8001f2c <Convert+0x29c>)
 8001ea6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001eaa:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b7a      	cmp	r3, #122	; 0x7a
 8001eb2:	d80a      	bhi.n	8001eca <Convert+0x23a>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	2b60      	cmp	r3, #96	; 0x60
 8001eba:	d906      	bls.n	8001eca <Convert+0x23a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	3b61      	subs	r3, #97	; 0x61
 8001ec2:	4a1a      	ldr	r2, [pc, #104]	; (8001f2c <Convert+0x29c>)
 8001ec4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ec8:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8001eca:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8001ecc:	78fb      	ldrb	r3, [r7, #3]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d103      	bne.n	8001eda <Convert+0x24a>
  {
    ch |= 0x0002;
 8001ed2:	89fb      	ldrh	r3, [r7, #14]
 8001ed4:	f043 0302 	orr.w	r3, r3, #2
 8001ed8:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the column is on */
  if (DoublePoint == DOUBLEPOINT_ON)
 8001eda:	78bb      	ldrb	r3, [r7, #2]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d103      	bne.n	8001ee8 <Convert+0x258>
  {
    ch |= 0x0020;
 8001ee0:	89fb      	ldrh	r3, [r7, #14]
 8001ee2:	f043 0320 	orr.w	r3, r3, #32
 8001ee6:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001ee8:	230c      	movs	r3, #12
 8001eea:	737b      	strb	r3, [r7, #13]
 8001eec:	2300      	movs	r3, #0
 8001eee:	733b      	strb	r3, [r7, #12]
 8001ef0:	e010      	b.n	8001f14 <Convert+0x284>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less signifiant dibit */
 8001ef2:	89fa      	ldrh	r2, [r7, #14]
 8001ef4:	7b7b      	ldrb	r3, [r7, #13]
 8001ef6:	fa42 f303 	asr.w	r3, r2, r3
 8001efa:	461a      	mov	r2, r3
 8001efc:	7b3b      	ldrb	r3, [r7, #12]
 8001efe:	f002 020f 	and.w	r2, r2, #15
 8001f02:	490b      	ldr	r1, [pc, #44]	; (8001f30 <Convert+0x2a0>)
 8001f04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8001f08:	7b7b      	ldrb	r3, [r7, #13]
 8001f0a:	3b04      	subs	r3, #4
 8001f0c:	737b      	strb	r3, [r7, #13]
 8001f0e:	7b3b      	ldrb	r3, [r7, #12]
 8001f10:	3301      	adds	r3, #1
 8001f12:	733b      	strb	r3, [r7, #12]
 8001f14:	7b3b      	ldrb	r3, [r7, #12]
 8001f16:	2b03      	cmp	r3, #3
 8001f18:	d9eb      	bls.n	8001ef2 <Convert+0x262>
  }
}
 8001f1a:	bf00      	nop
 8001f1c:	bf00      	nop
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bc80      	pop	{r7}
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	080056bc 	.word	0x080056bc
 8001f2c:	08005688 	.word	0x08005688
 8001f30:	20000248 	.word	0x20000248

08001f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001f3a:	4b15      	ldr	r3, [pc, #84]	; (8001f90 <HAL_MspInit+0x5c>)
 8001f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3e:	4a14      	ldr	r2, [pc, #80]	; (8001f90 <HAL_MspInit+0x5c>)
 8001f40:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001f44:	6253      	str	r3, [r2, #36]	; 0x24
 8001f46:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <HAL_MspInit+0x5c>)
 8001f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f52:	4b0f      	ldr	r3, [pc, #60]	; (8001f90 <HAL_MspInit+0x5c>)
 8001f54:	6a1b      	ldr	r3, [r3, #32]
 8001f56:	4a0e      	ldr	r2, [pc, #56]	; (8001f90 <HAL_MspInit+0x5c>)
 8001f58:	f043 0301 	orr.w	r3, r3, #1
 8001f5c:	6213      	str	r3, [r2, #32]
 8001f5e:	4b0c      	ldr	r3, [pc, #48]	; (8001f90 <HAL_MspInit+0x5c>)
 8001f60:	6a1b      	ldr	r3, [r3, #32]
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f6a:	4b09      	ldr	r3, [pc, #36]	; (8001f90 <HAL_MspInit+0x5c>)
 8001f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6e:	4a08      	ldr	r2, [pc, #32]	; (8001f90 <HAL_MspInit+0x5c>)
 8001f70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f74:	6253      	str	r3, [r2, #36]	; 0x24
 8001f76:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <HAL_MspInit+0x5c>)
 8001f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f7e:	607b      	str	r3, [r7, #4]
 8001f80:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f82:	2007      	movs	r0, #7
 8001f84:	f000 fe3a 	bl	8002bfc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f88:	bf00      	nop
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40023800 	.word	0x40023800

08001f94 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	; 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a15      	ldr	r2, [pc, #84]	; (8002008 <HAL_ADC_MspInit+0x74>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d123      	bne.n	8001ffe <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001fb6:	4b15      	ldr	r3, [pc, #84]	; (800200c <HAL_ADC_MspInit+0x78>)
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
 8001fba:	4a14      	ldr	r2, [pc, #80]	; (800200c <HAL_ADC_MspInit+0x78>)
 8001fbc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fc0:	6213      	str	r3, [r2, #32]
 8001fc2:	4b12      	ldr	r3, [pc, #72]	; (800200c <HAL_ADC_MspInit+0x78>)
 8001fc4:	6a1b      	ldr	r3, [r3, #32]
 8001fc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fce:	4b0f      	ldr	r3, [pc, #60]	; (800200c <HAL_ADC_MspInit+0x78>)
 8001fd0:	69db      	ldr	r3, [r3, #28]
 8001fd2:	4a0e      	ldr	r2, [pc, #56]	; (800200c <HAL_ADC_MspInit+0x78>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	61d3      	str	r3, [r2, #28]
 8001fda:	4b0c      	ldr	r3, [pc, #48]	; (800200c <HAL_ADC_MspInit+0x78>)
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 8001fe6:	2310      	movs	r3, #16
 8001fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fea:	2303      	movs	r3, #3
 8001fec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 8001ff2:	f107 0314 	add.w	r3, r7, #20
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4805      	ldr	r0, [pc, #20]	; (8002010 <HAL_ADC_MspInit+0x7c>)
 8001ffa:	f000 fe33 	bl	8002c64 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ffe:	bf00      	nop
 8002000:	3728      	adds	r7, #40	; 0x28
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40012400 	.word	0x40012400
 800200c:	40023800 	.word	0x40023800
 8002010:	40020000 	.word	0x40020000

08002014 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08c      	sub	sp, #48	; 0x30
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201c:	f107 031c 	add.w	r3, r7, #28
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a34      	ldr	r2, [pc, #208]	; (8002104 <HAL_LCD_MspInit+0xf0>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d162      	bne.n	80020fc <HAL_LCD_MspInit+0xe8>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8002036:	4b34      	ldr	r3, [pc, #208]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 8002038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203a:	4a33      	ldr	r2, [pc, #204]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 800203c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002040:	6253      	str	r3, [r2, #36]	; 0x24
 8002042:	4b31      	ldr	r3, [pc, #196]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 8002044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002046:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800204a:	61bb      	str	r3, [r7, #24]
 800204c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800204e:	4b2e      	ldr	r3, [pc, #184]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 8002050:	69db      	ldr	r3, [r3, #28]
 8002052:	4a2d      	ldr	r2, [pc, #180]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 8002054:	f043 0304 	orr.w	r3, r3, #4
 8002058:	61d3      	str	r3, [r2, #28]
 800205a:	4b2b      	ldr	r3, [pc, #172]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	f003 0304 	and.w	r3, r3, #4
 8002062:	617b      	str	r3, [r7, #20]
 8002064:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002066:	4b28      	ldr	r3, [pc, #160]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	4a27      	ldr	r2, [pc, #156]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 800206c:	f043 0301 	orr.w	r3, r3, #1
 8002070:	61d3      	str	r3, [r2, #28]
 8002072:	4b25      	ldr	r3, [pc, #148]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 8002074:	69db      	ldr	r3, [r3, #28]
 8002076:	f003 0301 	and.w	r3, r3, #1
 800207a:	613b      	str	r3, [r7, #16]
 800207c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800207e:	4b22      	ldr	r3, [pc, #136]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 8002080:	69db      	ldr	r3, [r3, #28]
 8002082:	4a21      	ldr	r2, [pc, #132]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 8002084:	f043 0302 	orr.w	r3, r3, #2
 8002088:	61d3      	str	r3, [r2, #28]
 800208a:	4b1f      	ldr	r3, [pc, #124]	; (8002108 <HAL_LCD_MspInit+0xf4>)
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB8     ------> LCD_SEG16
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG17_Pin
 8002096:	f640 73cf 	movw	r3, #4047	; 0xfcf
 800209a:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin
                          |SEG22_Pin|SEG23_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a4:	2300      	movs	r3, #0
 80020a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80020a8:	230b      	movs	r3, #11
 80020aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ac:	f107 031c 	add.w	r3, r7, #28
 80020b0:	4619      	mov	r1, r3
 80020b2:	4816      	ldr	r0, [pc, #88]	; (800210c <HAL_LCD_MspInit+0xf8>)
 80020b4:	f000 fdd6 	bl	8002c64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin
 80020b8:	f248 730e 	movw	r3, #34574	; 0x870e
 80020bc:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020be:	2302      	movs	r3, #2
 80020c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c6:	2300      	movs	r3, #0
 80020c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80020ca:	230b      	movs	r3, #11
 80020cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ce:	f107 031c 	add.w	r3, r7, #28
 80020d2:	4619      	mov	r1, r3
 80020d4:	480e      	ldr	r0, [pc, #56]	; (8002110 <HAL_LCD_MspInit+0xfc>)
 80020d6:	f000 fdc5 	bl	8002c64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin
 80020da:	f64f 7338 	movw	r3, #65336	; 0xff38
 80020de:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e0:	2302      	movs	r3, #2
 80020e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e4:	2300      	movs	r3, #0
 80020e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e8:	2300      	movs	r3, #0
 80020ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80020ec:	230b      	movs	r3, #11
 80020ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f0:	f107 031c 	add.w	r3, r7, #28
 80020f4:	4619      	mov	r1, r3
 80020f6:	4807      	ldr	r0, [pc, #28]	; (8002114 <HAL_LCD_MspInit+0x100>)
 80020f8:	f000 fdb4 	bl	8002c64 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80020fc:	bf00      	nop
 80020fe:	3730      	adds	r7, #48	; 0x30
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40002400 	.word	0x40002400
 8002108:	40023800 	.word	0x40023800
 800210c:	40020800 	.word	0x40020800
 8002110:	40020000 	.word	0x40020000
 8002114:	40020400 	.word	0x40020400

08002118 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08c      	sub	sp, #48	; 0x30
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002120:	f107 031c 	add.w	r3, r7, #28
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	605a      	str	r2, [r3, #4]
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	60da      	str	r2, [r3, #12]
 800212e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002138:	d128      	bne.n	800218c <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800213a:	4b36      	ldr	r3, [pc, #216]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 800213c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213e:	4a35      	ldr	r2, [pc, #212]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	6253      	str	r3, [r2, #36]	; 0x24
 8002146:	4b33      	ldr	r3, [pc, #204]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 8002148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	61bb      	str	r3, [r7, #24]
 8002150:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002152:	4b30      	ldr	r3, [pc, #192]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	4a2f      	ldr	r2, [pc, #188]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	61d3      	str	r3, [r2, #28]
 800215e:	4b2d      	ldr	r3, [pc, #180]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	617b      	str	r3, [r7, #20]
 8002168:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800216a:	2320      	movs	r3, #32
 800216c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	2302      	movs	r3, #2
 8002170:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002176:	2300      	movs	r3, #0
 8002178:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800217a:	2301      	movs	r3, #1
 800217c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217e:	f107 031c 	add.w	r3, r7, #28
 8002182:	4619      	mov	r1, r3
 8002184:	4824      	ldr	r0, [pc, #144]	; (8002218 <HAL_TIM_Base_MspInit+0x100>)
 8002186:	f000 fd6d 	bl	8002c64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800218a:	e03e      	b.n	800220a <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM3)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a22      	ldr	r2, [pc, #136]	; (800221c <HAL_TIM_Base_MspInit+0x104>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d10c      	bne.n	80021b0 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002196:	4b1f      	ldr	r3, [pc, #124]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 8002198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219a:	4a1e      	ldr	r2, [pc, #120]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 800219c:	f043 0302 	orr.w	r3, r3, #2
 80021a0:	6253      	str	r3, [r2, #36]	; 0x24
 80021a2:	4b1c      	ldr	r3, [pc, #112]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 80021a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	613b      	str	r3, [r7, #16]
 80021ac:	693b      	ldr	r3, [r7, #16]
}
 80021ae:	e02c      	b.n	800220a <HAL_TIM_Base_MspInit+0xf2>
  else if(htim_base->Instance==TIM4)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a1a      	ldr	r2, [pc, #104]	; (8002220 <HAL_TIM_Base_MspInit+0x108>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d127      	bne.n	800220a <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021ba:	4b16      	ldr	r3, [pc, #88]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 80021bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021be:	4a15      	ldr	r2, [pc, #84]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 80021c0:	f043 0304 	orr.w	r3, r3, #4
 80021c4:	6253      	str	r3, [r2, #36]	; 0x24
 80021c6:	4b13      	ldr	r3, [pc, #76]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 80021c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d2:	4b10      	ldr	r3, [pc, #64]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	4a0f      	ldr	r2, [pc, #60]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 80021d8:	f043 0302 	orr.w	r3, r3, #2
 80021dc:	61d3      	str	r3, [r2, #28]
 80021de:	4b0d      	ldr	r3, [pc, #52]	; (8002214 <HAL_TIM_Base_MspInit+0xfc>)
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	60bb      	str	r3, [r7, #8]
 80021e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021ea:	23c0      	movs	r3, #192	; 0xc0
 80021ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ee:	2302      	movs	r3, #2
 80021f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f6:	2300      	movs	r3, #0
 80021f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80021fa:	2302      	movs	r3, #2
 80021fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021fe:	f107 031c 	add.w	r3, r7, #28
 8002202:	4619      	mov	r1, r3
 8002204:	4807      	ldr	r0, [pc, #28]	; (8002224 <HAL_TIM_Base_MspInit+0x10c>)
 8002206:	f000 fd2d 	bl	8002c64 <HAL_GPIO_Init>
}
 800220a:	bf00      	nop
 800220c:	3730      	adds	r7, #48	; 0x30
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40023800 	.word	0x40023800
 8002218:	40020000 	.word	0x40020000
 800221c:	40000400 	.word	0x40000400
 8002220:	40000800 	.word	0x40000800
 8002224:	40020400 	.word	0x40020400

08002228 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800222c:	e7fe      	b.n	800222c <NMI_Handler+0x4>

0800222e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800222e:	b480      	push	{r7}
 8002230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002232:	e7fe      	b.n	8002232 <HardFault_Handler+0x4>

08002234 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002238:	e7fe      	b.n	8002238 <MemManage_Handler+0x4>

0800223a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800223a:	b480      	push	{r7}
 800223c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800223e:	e7fe      	b.n	800223e <BusFault_Handler+0x4>

08002240 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002244:	e7fe      	b.n	8002244 <UsageFault_Handler+0x4>

08002246 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002246:	b480      	push	{r7}
 8002248:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	46bd      	mov	sp, r7
 800224e:	bc80      	pop	{r7}
 8002250:	4770      	bx	lr

08002252 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002252:	b480      	push	{r7}
 8002254:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	46bd      	mov	sp, r7
 800225a:	bc80      	pop	{r7}
 800225c:	4770      	bx	lr

0800225e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800225e:	b480      	push	{r7}
 8002260:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	46bd      	mov	sp, r7
 8002266:	bc80      	pop	{r7}
 8002268:	4770      	bx	lr

0800226a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800226e:	f000 f941 	bl	80024f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}

08002276 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002276:	b480      	push	{r7}
 8002278:	af00      	add	r7, sp, #0
	return 1;
 800227a:	2301      	movs	r3, #1
}
 800227c:	4618      	mov	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr

08002284 <_kill>:

int _kill(int pid, int sig)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800228e:	f002 f965 	bl	800455c <__errno>
 8002292:	4603      	mov	r3, r0
 8002294:	2216      	movs	r2, #22
 8002296:	601a      	str	r2, [r3, #0]
	return -1;
 8002298:	f04f 33ff 	mov.w	r3, #4294967295
}
 800229c:	4618      	mov	r0, r3
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <_exit>:

void _exit (int status)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80022ac:	f04f 31ff 	mov.w	r1, #4294967295
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f7ff ffe7 	bl	8002284 <_kill>
	while (1) {}		/* Make sure we hang here */
 80022b6:	e7fe      	b.n	80022b6 <_exit+0x12>

080022b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022c4:	2300      	movs	r3, #0
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	e00a      	b.n	80022e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80022ca:	f3af 8000 	nop.w
 80022ce:	4601      	mov	r1, r0
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	1c5a      	adds	r2, r3, #1
 80022d4:	60ba      	str	r2, [r7, #8]
 80022d6:	b2ca      	uxtb	r2, r1
 80022d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	3301      	adds	r3, #1
 80022de:	617b      	str	r3, [r7, #20]
 80022e0:	697a      	ldr	r2, [r7, #20]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	dbf0      	blt.n	80022ca <_read+0x12>
	}

return len;
 80022e8:	687b      	ldr	r3, [r7, #4]
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b086      	sub	sp, #24
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	60f8      	str	r0, [r7, #12]
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022fe:	2300      	movs	r3, #0
 8002300:	617b      	str	r3, [r7, #20]
 8002302:	e009      	b.n	8002318 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	60ba      	str	r2, [r7, #8]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	4618      	mov	r0, r3
 800230e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	3301      	adds	r3, #1
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	429a      	cmp	r2, r3
 800231e:	dbf1      	blt.n	8002304 <_write+0x12>
	}
	return len;
 8002320:	687b      	ldr	r3, [r7, #4]
}
 8002322:	4618      	mov	r0, r3
 8002324:	3718      	adds	r7, #24
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <_close>:

int _close(int file)
{
 800232a:	b480      	push	{r7}
 800232c:	b083      	sub	sp, #12
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
	return -1;
 8002332:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr

08002340 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002350:	605a      	str	r2, [r3, #4]
	return 0;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	bc80      	pop	{r7}
 800235c:	4770      	bx	lr

0800235e <_isatty>:

int _isatty(int file)
{
 800235e:	b480      	push	{r7}
 8002360:	b083      	sub	sp, #12
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
	return 1;
 8002366:	2301      	movs	r3, #1
}
 8002368:	4618      	mov	r0, r3
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	bc80      	pop	{r7}
 8002370:	4770      	bx	lr

08002372 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002372:	b480      	push	{r7}
 8002374:	b085      	sub	sp, #20
 8002376:	af00      	add	r7, sp, #0
 8002378:	60f8      	str	r0, [r7, #12]
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	607a      	str	r2, [r7, #4]
	return 0;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	bc80      	pop	{r7}
 8002388:	4770      	bx	lr
	...

0800238c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002394:	4a14      	ldr	r2, [pc, #80]	; (80023e8 <_sbrk+0x5c>)
 8002396:	4b15      	ldr	r3, [pc, #84]	; (80023ec <_sbrk+0x60>)
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023a0:	4b13      	ldr	r3, [pc, #76]	; (80023f0 <_sbrk+0x64>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d102      	bne.n	80023ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023a8:	4b11      	ldr	r3, [pc, #68]	; (80023f0 <_sbrk+0x64>)
 80023aa:	4a12      	ldr	r2, [pc, #72]	; (80023f4 <_sbrk+0x68>)
 80023ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ae:	4b10      	ldr	r3, [pc, #64]	; (80023f0 <_sbrk+0x64>)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4413      	add	r3, r2
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d207      	bcs.n	80023cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023bc:	f002 f8ce 	bl	800455c <__errno>
 80023c0:	4603      	mov	r3, r0
 80023c2:	220c      	movs	r2, #12
 80023c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023c6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ca:	e009      	b.n	80023e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023cc:	4b08      	ldr	r3, [pc, #32]	; (80023f0 <_sbrk+0x64>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023d2:	4b07      	ldr	r3, [pc, #28]	; (80023f0 <_sbrk+0x64>)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	4a05      	ldr	r2, [pc, #20]	; (80023f0 <_sbrk+0x64>)
 80023dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023de:	68fb      	ldr	r3, [r7, #12]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3718      	adds	r7, #24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	20004000 	.word	0x20004000
 80023ec:	00000400 	.word	0x00000400
 80023f0:	20000258 	.word	0x20000258
 80023f4:	20000270 	.word	0x20000270

080023f8 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023fc:	bf00      	nop
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr

08002404 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002404:	480c      	ldr	r0, [pc, #48]	; (8002438 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002406:	490d      	ldr	r1, [pc, #52]	; (800243c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002408:	4a0d      	ldr	r2, [pc, #52]	; (8002440 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800240a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800240c:	e002      	b.n	8002414 <LoopCopyDataInit>

0800240e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800240e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002412:	3304      	adds	r3, #4

08002414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002418:	d3f9      	bcc.n	800240e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800241a:	4a0a      	ldr	r2, [pc, #40]	; (8002444 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800241c:	4c0a      	ldr	r4, [pc, #40]	; (8002448 <LoopFillZerobss+0x22>)
  movs r3, #0
 800241e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002420:	e001      	b.n	8002426 <LoopFillZerobss>

08002422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002424:	3204      	adds	r2, #4

08002426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002428:	d3fb      	bcc.n	8002422 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800242a:	f7ff ffe5 	bl	80023f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800242e:	f002 f89b 	bl	8004568 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002432:	f7fe f92d 	bl	8000690 <main>
  bx lr
 8002436:	4770      	bx	lr
  ldr r0, =_sdata
 8002438:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800243c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002440:	08005844 	.word	0x08005844
  ldr r2, =_sbss
 8002444:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002448:	20000270 	.word	0x20000270

0800244c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800244c:	e7fe      	b.n	800244c <ADC1_IRQHandler>

0800244e <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b082      	sub	sp, #8
 8002452:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002454:	2300      	movs	r3, #0
 8002456:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002458:	2003      	movs	r0, #3
 800245a:	f000 fbcf 	bl	8002bfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800245e:	2000      	movs	r0, #0
 8002460:	f000 f80e 	bl	8002480 <HAL_InitTick>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d002      	beq.n	8002470 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	71fb      	strb	r3, [r7, #7]
 800246e:	e001      	b.n	8002474 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002470:	f7ff fd60 	bl	8001f34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002474:	79fb      	ldrb	r3, [r7, #7]
}
 8002476:	4618      	mov	r0, r3
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
	...

08002480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002488:	2300      	movs	r3, #0
 800248a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800248c:	4b16      	ldr	r3, [pc, #88]	; (80024e8 <HAL_InitTick+0x68>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d022      	beq.n	80024da <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002494:	4b15      	ldr	r3, [pc, #84]	; (80024ec <HAL_InitTick+0x6c>)
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	4b13      	ldr	r3, [pc, #76]	; (80024e8 <HAL_InitTick+0x68>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80024a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80024a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024a8:	4618      	mov	r0, r3
 80024aa:	f000 fbce 	bl	8002c4a <HAL_SYSTICK_Config>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d10f      	bne.n	80024d4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b0f      	cmp	r3, #15
 80024b8:	d809      	bhi.n	80024ce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024ba:	2200      	movs	r2, #0
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	f04f 30ff 	mov.w	r0, #4294967295
 80024c2:	f000 fba6 	bl	8002c12 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024c6:	4a0a      	ldr	r2, [pc, #40]	; (80024f0 <HAL_InitTick+0x70>)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6013      	str	r3, [r2, #0]
 80024cc:	e007      	b.n	80024de <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	73fb      	strb	r3, [r7, #15]
 80024d2:	e004      	b.n	80024de <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	73fb      	strb	r3, [r7, #15]
 80024d8:	e001      	b.n	80024de <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80024de:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	20000010 	.word	0x20000010
 80024ec:	20000008 	.word	0x20000008
 80024f0:	2000000c 	.word	0x2000000c

080024f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024f8:	4b05      	ldr	r3, [pc, #20]	; (8002510 <HAL_IncTick+0x1c>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	4b05      	ldr	r3, [pc, #20]	; (8002514 <HAL_IncTick+0x20>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4413      	add	r3, r2
 8002502:	4a03      	ldr	r2, [pc, #12]	; (8002510 <HAL_IncTick+0x1c>)
 8002504:	6013      	str	r3, [r2, #0]
}
 8002506:	bf00      	nop
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	2000025c 	.word	0x2000025c
 8002514:	20000010 	.word	0x20000010

08002518 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  return uwTick;
 800251c:	4b02      	ldr	r3, [pc, #8]	; (8002528 <HAL_GetTick+0x10>)
 800251e:	681b      	ldr	r3, [r3, #0]
}
 8002520:	4618      	mov	r0, r3
 8002522:	46bd      	mov	sp, r7
 8002524:	bc80      	pop	{r7}
 8002526:	4770      	bx	lr
 8002528:	2000025c 	.word	0x2000025c

0800252c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002534:	f7ff fff0 	bl	8002518 <HAL_GetTick>
 8002538:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002544:	d004      	beq.n	8002550 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002546:	4b09      	ldr	r3, [pc, #36]	; (800256c <HAL_Delay+0x40>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	4413      	add	r3, r2
 800254e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002550:	bf00      	nop
 8002552:	f7ff ffe1 	bl	8002518 <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	68fa      	ldr	r2, [r7, #12]
 800255e:	429a      	cmp	r2, r3
 8002560:	d8f7      	bhi.n	8002552 <HAL_Delay+0x26>
  {
  }
}
 8002562:	bf00      	nop
 8002564:	bf00      	nop
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20000010 	.word	0x20000010

08002570 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b08e      	sub	sp, #56	; 0x38
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002578:	2300      	movs	r3, #0
 800257a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 800257e:	2300      	movs	r3, #0
 8002580:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8002582:	2300      	movs	r3, #0
 8002584:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d101      	bne.n	8002590 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e127      	b.n	80027e0 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800259a:	2b00      	cmp	r3, #0
 800259c:	d115      	bne.n	80025ca <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ac:	4b8e      	ldr	r3, [pc, #568]	; (80027e8 <HAL_ADC_Init+0x278>)
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	4a8d      	ldr	r2, [pc, #564]	; (80027e8 <HAL_ADC_Init+0x278>)
 80025b2:	f043 0301 	orr.w	r3, r3, #1
 80025b6:	6213      	str	r3, [r2, #32]
 80025b8:	4b8b      	ldr	r3, [pc, #556]	; (80027e8 <HAL_ADC_Init+0x278>)
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	60bb      	str	r3, [r7, #8]
 80025c2:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f7ff fce5 	bl	8001f94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ce:	f003 0310 	and.w	r3, r3, #16
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f040 80ff 	bne.w	80027d6 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025dc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025e0:	f023 0302 	bic.w	r3, r3, #2
 80025e4:	f043 0202 	orr.w	r2, r3, #2
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 80025ec:	4b7f      	ldr	r3, [pc, #508]	; (80027ec <HAL_ADC_Init+0x27c>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	497c      	ldr	r1, [pc, #496]	; (80027ec <HAL_ADC_Init+0x27c>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002606:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800260e:	4619      	mov	r1, r3
 8002610:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002614:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	fa93 f3a3 	rbit	r3, r3
 800261c:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	fab3 f383 	clz	r3, r3
 8002624:	b2db      	uxtb	r3, r3
 8002626:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 800262a:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002630:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002638:	4619      	mov	r1, r3
 800263a:	2302      	movs	r3, #2
 800263c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800263e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002640:	fa93 f3a3 	rbit	r3, r3
 8002644:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002648:	fab3 f383 	clz	r3, r3
 800264c:	b2db      	uxtb	r3, r3
 800264e:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8002652:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002654:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002656:	4313      	orrs	r3, r2
 8002658:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800265e:	2b10      	cmp	r3, #16
 8002660:	d007      	beq.n	8002672 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800266a:	4313      	orrs	r3, r2
 800266c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800266e:	4313      	orrs	r3, r2
 8002670:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800267c:	2b40      	cmp	r3, #64	; 0x40
 800267e:	d04f      	beq.n	8002720 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002686:	4313      	orrs	r3, r2
 8002688:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002692:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6912      	ldr	r2, [r2, #16]
 8002698:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800269c:	d003      	beq.n	80026a6 <HAL_ADC_Init+0x136>
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	6912      	ldr	r2, [r2, #16]
 80026a2:	2a01      	cmp	r2, #1
 80026a4:	d102      	bne.n	80026ac <HAL_ADC_Init+0x13c>
 80026a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026aa:	e000      	b.n	80026ae <HAL_ADC_Init+0x13e>
 80026ac:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 80026ae:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80026b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026b2:	4313      	orrs	r3, r2
 80026b4:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d125      	bne.n	800270c <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d114      	bne.n	80026f4 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	3b01      	subs	r3, #1
 80026d0:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80026d4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	fa92 f2a2 	rbit	r2, r2
 80026dc:	617a      	str	r2, [r7, #20]
  return result;
 80026de:	697a      	ldr	r2, [r7, #20]
 80026e0:	fab2 f282 	clz	r2, r2
 80026e4:	b2d2      	uxtb	r2, r2
 80026e6:	4093      	lsls	r3, r2
 80026e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026ee:	4313      	orrs	r3, r2
 80026f0:	633b      	str	r3, [r7, #48]	; 0x30
 80026f2:	e00b      	b.n	800270c <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026f8:	f043 0220 	orr.w	r2, r3, #32
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002704:	f043 0201 	orr.w	r2, r3, #1
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	685a      	ldr	r2, [r3, #4]
 8002712:	4b37      	ldr	r3, [pc, #220]	; (80027f0 <HAL_ADC_Init+0x280>)
 8002714:	4013      	ands	r3, r2
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6812      	ldr	r2, [r2, #0]
 800271a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800271c:	430b      	orrs	r3, r1
 800271e:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	4b33      	ldr	r3, [pc, #204]	; (80027f4 <HAL_ADC_Init+0x284>)
 8002728:	4013      	ands	r3, r2
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	6812      	ldr	r2, [r2, #0]
 800272e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002730:	430b      	orrs	r3, r1
 8002732:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800273c:	d003      	beq.n	8002746 <HAL_ADC_Init+0x1d6>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	2b01      	cmp	r3, #1
 8002744:	d119      	bne.n	800277a <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274c:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002754:	3b01      	subs	r3, #1
 8002756:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 800275a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	fa92 f2a2 	rbit	r2, r2
 8002762:	60fa      	str	r2, [r7, #12]
  return result;
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	fab2 f282 	clz	r2, r2
 800276a:	b2d2      	uxtb	r2, r2
 800276c:	fa03 f202 	lsl.w	r2, r3, r2
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	430a      	orrs	r2, r1
 8002776:	631a      	str	r2, [r3, #48]	; 0x30
 8002778:	e007      	b.n	800278a <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8002788:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689a      	ldr	r2, [r3, #8]
 8002790:	4b19      	ldr	r3, [pc, #100]	; (80027f8 <HAL_ADC_Init+0x288>)
 8002792:	4013      	ands	r3, r2
 8002794:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002796:	429a      	cmp	r2, r3
 8002798:	d10b      	bne.n	80027b2 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027a4:	f023 0303 	bic.w	r3, r3, #3
 80027a8:	f043 0201 	orr.w	r2, r3, #1
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	64da      	str	r2, [r3, #76]	; 0x4c
 80027b0:	e014      	b.n	80027dc <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b6:	f023 0312 	bic.w	r3, r3, #18
 80027ba:	f043 0210 	orr.w	r2, r3, #16
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027c6:	f043 0201 	orr.w	r2, r3, #1
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80027d4:	e002      	b.n	80027dc <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3738      	adds	r7, #56	; 0x38
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40012700 	.word	0x40012700
 80027f0:	fcfc16ff 	.word	0xfcfc16ff
 80027f4:	c0fff18d 	.word	0xc0fff18d
 80027f8:	bf80fffe 	.word	0xbf80fffe

080027fc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002806:	2300      	movs	r3, #0
 8002808:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 800280a:	2300      	movs	r3, #0
 800280c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002814:	2b01      	cmp	r3, #1
 8002816:	d101      	bne.n	800281c <HAL_ADC_ConfigChannel+0x20>
 8002818:	2302      	movs	r3, #2
 800281a:	e134      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x28a>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	2b06      	cmp	r3, #6
 800282a:	d81c      	bhi.n	8002866 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685a      	ldr	r2, [r3, #4]
 8002836:	4613      	mov	r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	4413      	add	r3, r2
 800283c:	3b05      	subs	r3, #5
 800283e:	221f      	movs	r2, #31
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	4019      	ands	r1, r3
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	6818      	ldr	r0, [r3, #0]
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685a      	ldr	r2, [r3, #4]
 8002850:	4613      	mov	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4413      	add	r3, r2
 8002856:	3b05      	subs	r3, #5
 8002858:	fa00 f203 	lsl.w	r2, r0, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	430a      	orrs	r2, r1
 8002862:	641a      	str	r2, [r3, #64]	; 0x40
 8002864:	e07e      	b.n	8002964 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b0c      	cmp	r3, #12
 800286c:	d81c      	bhi.n	80028a8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685a      	ldr	r2, [r3, #4]
 8002878:	4613      	mov	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4413      	add	r3, r2
 800287e:	3b23      	subs	r3, #35	; 0x23
 8002880:	221f      	movs	r2, #31
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	43db      	mvns	r3, r3
 8002888:	4019      	ands	r1, r3
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	6818      	ldr	r0, [r3, #0]
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	4613      	mov	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4413      	add	r3, r2
 8002898:	3b23      	subs	r3, #35	; 0x23
 800289a:	fa00 f203 	lsl.w	r2, r0, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	430a      	orrs	r2, r1
 80028a4:	63da      	str	r2, [r3, #60]	; 0x3c
 80028a6:	e05d      	b.n	8002964 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2b12      	cmp	r3, #18
 80028ae:	d81c      	bhi.n	80028ea <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	4613      	mov	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	4413      	add	r3, r2
 80028c0:	3b41      	subs	r3, #65	; 0x41
 80028c2:	221f      	movs	r2, #31
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	4019      	ands	r1, r3
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	6818      	ldr	r0, [r3, #0]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	4613      	mov	r3, r2
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	4413      	add	r3, r2
 80028da:	3b41      	subs	r3, #65	; 0x41
 80028dc:	fa00 f203 	lsl.w	r2, r0, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	430a      	orrs	r2, r1
 80028e6:	639a      	str	r2, [r3, #56]	; 0x38
 80028e8:	e03c      	b.n	8002964 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b18      	cmp	r3, #24
 80028f0:	d81c      	bhi.n	800292c <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685a      	ldr	r2, [r3, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	4413      	add	r3, r2
 8002902:	3b5f      	subs	r3, #95	; 0x5f
 8002904:	221f      	movs	r2, #31
 8002906:	fa02 f303 	lsl.w	r3, r2, r3
 800290a:	43db      	mvns	r3, r3
 800290c:	4019      	ands	r1, r3
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	6818      	ldr	r0, [r3, #0]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	4613      	mov	r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	4413      	add	r3, r2
 800291c:	3b5f      	subs	r3, #95	; 0x5f
 800291e:	fa00 f203 	lsl.w	r2, r0, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	430a      	orrs	r2, r1
 8002928:	635a      	str	r2, [r3, #52]	; 0x34
 800292a:	e01b      	b.n	8002964 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685a      	ldr	r2, [r3, #4]
 8002936:	4613      	mov	r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	4413      	add	r3, r2
 800293c:	3b7d      	subs	r3, #125	; 0x7d
 800293e:	221f      	movs	r2, #31
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	43db      	mvns	r3, r3
 8002946:	4019      	ands	r1, r3
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	6818      	ldr	r0, [r3, #0]
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	4613      	mov	r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	4413      	add	r3, r2
 8002956:	3b7d      	subs	r3, #125	; 0x7d
 8002958:	fa00 f203 	lsl.w	r2, r0, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	430a      	orrs	r2, r1
 8002962:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b09      	cmp	r3, #9
 800296a:	d81a      	bhi.n	80029a2 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6959      	ldr	r1, [r3, #20]
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	4613      	mov	r3, r2
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	4413      	add	r3, r2
 800297c:	2207      	movs	r2, #7
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43db      	mvns	r3, r3
 8002984:	4019      	ands	r1, r3
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	6898      	ldr	r0, [r3, #8]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	4613      	mov	r3, r2
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	4413      	add	r3, r2
 8002994:	fa00 f203 	lsl.w	r2, r0, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	430a      	orrs	r2, r1
 800299e:	615a      	str	r2, [r3, #20]
 80029a0:	e042      	b.n	8002a28 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2b13      	cmp	r3, #19
 80029a8:	d81c      	bhi.n	80029e4 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	6919      	ldr	r1, [r3, #16]
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	4613      	mov	r3, r2
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	4413      	add	r3, r2
 80029ba:	3b1e      	subs	r3, #30
 80029bc:	2207      	movs	r2, #7
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43db      	mvns	r3, r3
 80029c4:	4019      	ands	r1, r3
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	6898      	ldr	r0, [r3, #8]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	4613      	mov	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	3b1e      	subs	r3, #30
 80029d6:	fa00 f203 	lsl.w	r2, r0, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	430a      	orrs	r2, r1
 80029e0:	611a      	str	r2, [r3, #16]
 80029e2:	e021      	b.n	8002a28 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2b1a      	cmp	r3, #26
 80029ea:	d81c      	bhi.n	8002a26 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68d9      	ldr	r1, [r3, #12]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	4613      	mov	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	3b3c      	subs	r3, #60	; 0x3c
 80029fe:	2207      	movs	r2, #7
 8002a00:	fa02 f303 	lsl.w	r3, r2, r3
 8002a04:	43db      	mvns	r3, r3
 8002a06:	4019      	ands	r1, r3
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	6898      	ldr	r0, [r3, #8]
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	4613      	mov	r3, r2
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	4413      	add	r3, r2
 8002a16:	3b3c      	subs	r3, #60	; 0x3c
 8002a18:	fa00 f203 	lsl.w	r2, r0, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	60da      	str	r2, [r3, #12]
 8002a24:	e000      	b.n	8002a28 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8002a26:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2b10      	cmp	r3, #16
 8002a2e:	d003      	beq.n	8002a38 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a34:	2b11      	cmp	r3, #17
 8002a36:	d121      	bne.n	8002a7c <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002a38:	4b15      	ldr	r3, [pc, #84]	; (8002a90 <HAL_ADC_ConfigChannel+0x294>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d11b      	bne.n	8002a7c <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002a44:	4b12      	ldr	r3, [pc, #72]	; (8002a90 <HAL_ADC_ConfigChannel+0x294>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	4a11      	ldr	r2, [pc, #68]	; (8002a90 <HAL_ADC_ConfigChannel+0x294>)
 8002a4a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a4e:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2b10      	cmp	r3, #16
 8002a56:	d111      	bne.n	8002a7c <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002a58:	4b0e      	ldr	r3, [pc, #56]	; (8002a94 <HAL_ADC_ConfigChannel+0x298>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a0e      	ldr	r2, [pc, #56]	; (8002a98 <HAL_ADC_ConfigChannel+0x29c>)
 8002a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a62:	0c9a      	lsrs	r2, r3, #18
 8002a64:	4613      	mov	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4413      	add	r3, r2
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002a6e:	e002      	b.n	8002a76 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d1f9      	bne.n	8002a70 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3714      	adds	r7, #20
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bc80      	pop	{r7}
 8002a8e:	4770      	bx	lr
 8002a90:	40012700 	.word	0x40012700
 8002a94:	20000008 	.word	0x20000008
 8002a98:	431bde83 	.word	0x431bde83

08002a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aac:	4b0c      	ldr	r3, [pc, #48]	; (8002ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ab2:	68ba      	ldr	r2, [r7, #8]
 8002ab4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ab8:	4013      	ands	r3, r2
 8002aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ac4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ac8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ace:	4a04      	ldr	r2, [pc, #16]	; (8002ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	60d3      	str	r3, [r2, #12]
}
 8002ad4:	bf00      	nop
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bc80      	pop	{r7}
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	e000ed00 	.word	0xe000ed00

08002ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ae8:	4b04      	ldr	r3, [pc, #16]	; (8002afc <__NVIC_GetPriorityGrouping+0x18>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	0a1b      	lsrs	r3, r3, #8
 8002aee:	f003 0307 	and.w	r3, r3, #7
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	e000ed00 	.word	0xe000ed00

08002b00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	4603      	mov	r3, r0
 8002b08:	6039      	str	r1, [r7, #0]
 8002b0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	db0a      	blt.n	8002b2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	b2da      	uxtb	r2, r3
 8002b18:	490c      	ldr	r1, [pc, #48]	; (8002b4c <__NVIC_SetPriority+0x4c>)
 8002b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1e:	0112      	lsls	r2, r2, #4
 8002b20:	b2d2      	uxtb	r2, r2
 8002b22:	440b      	add	r3, r1
 8002b24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b28:	e00a      	b.n	8002b40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	b2da      	uxtb	r2, r3
 8002b2e:	4908      	ldr	r1, [pc, #32]	; (8002b50 <__NVIC_SetPriority+0x50>)
 8002b30:	79fb      	ldrb	r3, [r7, #7]
 8002b32:	f003 030f 	and.w	r3, r3, #15
 8002b36:	3b04      	subs	r3, #4
 8002b38:	0112      	lsls	r2, r2, #4
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	440b      	add	r3, r1
 8002b3e:	761a      	strb	r2, [r3, #24]
}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bc80      	pop	{r7}
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	e000e100 	.word	0xe000e100
 8002b50:	e000ed00 	.word	0xe000ed00

08002b54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b089      	sub	sp, #36	; 0x24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f003 0307 	and.w	r3, r3, #7
 8002b66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f1c3 0307 	rsb	r3, r3, #7
 8002b6e:	2b04      	cmp	r3, #4
 8002b70:	bf28      	it	cs
 8002b72:	2304      	movcs	r3, #4
 8002b74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	3304      	adds	r3, #4
 8002b7a:	2b06      	cmp	r3, #6
 8002b7c:	d902      	bls.n	8002b84 <NVIC_EncodePriority+0x30>
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	3b03      	subs	r3, #3
 8002b82:	e000      	b.n	8002b86 <NVIC_EncodePriority+0x32>
 8002b84:	2300      	movs	r3, #0
 8002b86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b88:	f04f 32ff 	mov.w	r2, #4294967295
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b92:	43da      	mvns	r2, r3
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	401a      	ands	r2, r3
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba6:	43d9      	mvns	r1, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bac:	4313      	orrs	r3, r2
         );
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3724      	adds	r7, #36	; 0x24
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr

08002bb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bc8:	d301      	bcc.n	8002bce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e00f      	b.n	8002bee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bce:	4a0a      	ldr	r2, [pc, #40]	; (8002bf8 <SysTick_Config+0x40>)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bd6:	210f      	movs	r1, #15
 8002bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bdc:	f7ff ff90 	bl	8002b00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002be0:	4b05      	ldr	r3, [pc, #20]	; (8002bf8 <SysTick_Config+0x40>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002be6:	4b04      	ldr	r3, [pc, #16]	; (8002bf8 <SysTick_Config+0x40>)
 8002be8:	2207      	movs	r2, #7
 8002bea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3708      	adds	r7, #8
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	e000e010 	.word	0xe000e010

08002bfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f7ff ff49 	bl	8002a9c <__NVIC_SetPriorityGrouping>
}
 8002c0a:	bf00      	nop
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	b086      	sub	sp, #24
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	4603      	mov	r3, r0
 8002c1a:	60b9      	str	r1, [r7, #8]
 8002c1c:	607a      	str	r2, [r7, #4]
 8002c1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002c20:	2300      	movs	r3, #0
 8002c22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c24:	f7ff ff5e 	bl	8002ae4 <__NVIC_GetPriorityGrouping>
 8002c28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	68b9      	ldr	r1, [r7, #8]
 8002c2e:	6978      	ldr	r0, [r7, #20]
 8002c30:	f7ff ff90 	bl	8002b54 <NVIC_EncodePriority>
 8002c34:	4602      	mov	r2, r0
 8002c36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff ff5f 	bl	8002b00 <__NVIC_SetPriority>
}
 8002c42:	bf00      	nop
 8002c44:	3718      	adds	r7, #24
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b082      	sub	sp, #8
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f7ff ffb0 	bl	8002bb8 <SysTick_Config>
 8002c58:	4603      	mov	r3, r0
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3708      	adds	r7, #8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
	...

08002c64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b087      	sub	sp, #28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002c72:	2300      	movs	r3, #0
 8002c74:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002c76:	2300      	movs	r3, #0
 8002c78:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002c7a:	e154      	b.n	8002f26 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	2101      	movs	r1, #1
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	fa01 f303 	lsl.w	r3, r1, r3
 8002c88:	4013      	ands	r3, r2
 8002c8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f000 8146 	beq.w	8002f20 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 0303 	and.w	r3, r3, #3
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d005      	beq.n	8002cac <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d130      	bne.n	8002d0e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	2203      	movs	r2, #3
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	68da      	ldr	r2, [r3, #12]
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	693a      	ldr	r2, [r7, #16]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43db      	mvns	r3, r3
 8002cec:	693a      	ldr	r2, [r7, #16]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	091b      	lsrs	r3, r3, #4
 8002cf8:	f003 0201 	and.w	r2, r3, #1
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	693a      	ldr	r2, [r7, #16]
 8002d0c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f003 0303 	and.w	r3, r3, #3
 8002d16:	2b03      	cmp	r3, #3
 8002d18:	d017      	beq.n	8002d4a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	2203      	movs	r2, #3
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	693a      	ldr	r2, [r7, #16]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	689a      	ldr	r2, [r3, #8]
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	693a      	ldr	r2, [r7, #16]
 8002d48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f003 0303 	and.w	r3, r3, #3
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d123      	bne.n	8002d9e <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	08da      	lsrs	r2, r3, #3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	3208      	adds	r2, #8
 8002d5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d62:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	220f      	movs	r2, #15
 8002d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d72:	43db      	mvns	r3, r3
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	4013      	ands	r3, r2
 8002d78:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	691a      	ldr	r2, [r3, #16]
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	693a      	ldr	r2, [r7, #16]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	08da      	lsrs	r2, r3, #3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	3208      	adds	r2, #8
 8002d98:	6939      	ldr	r1, [r7, #16]
 8002d9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	2203      	movs	r2, #3
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	43db      	mvns	r3, r3
 8002db0:	693a      	ldr	r2, [r7, #16]
 8002db2:	4013      	ands	r3, r2
 8002db4:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f003 0203 	and.w	r2, r3, #3
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	005b      	lsls	r3, r3, #1
 8002dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	693a      	ldr	r2, [r7, #16]
 8002dd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	f000 80a0 	beq.w	8002f20 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002de0:	4b58      	ldr	r3, [pc, #352]	; (8002f44 <HAL_GPIO_Init+0x2e0>)
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	4a57      	ldr	r2, [pc, #348]	; (8002f44 <HAL_GPIO_Init+0x2e0>)
 8002de6:	f043 0301 	orr.w	r3, r3, #1
 8002dea:	6213      	str	r3, [r2, #32]
 8002dec:	4b55      	ldr	r3, [pc, #340]	; (8002f44 <HAL_GPIO_Init+0x2e0>)
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	60bb      	str	r3, [r7, #8]
 8002df6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002df8:	4a53      	ldr	r2, [pc, #332]	; (8002f48 <HAL_GPIO_Init+0x2e4>)
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	089b      	lsrs	r3, r3, #2
 8002dfe:	3302      	adds	r3, #2
 8002e00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e04:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	f003 0303 	and.w	r3, r3, #3
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	220f      	movs	r2, #15
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	43db      	mvns	r3, r3
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a4b      	ldr	r2, [pc, #300]	; (8002f4c <HAL_GPIO_Init+0x2e8>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d019      	beq.n	8002e58 <HAL_GPIO_Init+0x1f4>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a4a      	ldr	r2, [pc, #296]	; (8002f50 <HAL_GPIO_Init+0x2ec>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d013      	beq.n	8002e54 <HAL_GPIO_Init+0x1f0>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a49      	ldr	r2, [pc, #292]	; (8002f54 <HAL_GPIO_Init+0x2f0>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d00d      	beq.n	8002e50 <HAL_GPIO_Init+0x1ec>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a48      	ldr	r2, [pc, #288]	; (8002f58 <HAL_GPIO_Init+0x2f4>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d007      	beq.n	8002e4c <HAL_GPIO_Init+0x1e8>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a47      	ldr	r2, [pc, #284]	; (8002f5c <HAL_GPIO_Init+0x2f8>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d101      	bne.n	8002e48 <HAL_GPIO_Init+0x1e4>
 8002e44:	2304      	movs	r3, #4
 8002e46:	e008      	b.n	8002e5a <HAL_GPIO_Init+0x1f6>
 8002e48:	2305      	movs	r3, #5
 8002e4a:	e006      	b.n	8002e5a <HAL_GPIO_Init+0x1f6>
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e004      	b.n	8002e5a <HAL_GPIO_Init+0x1f6>
 8002e50:	2302      	movs	r3, #2
 8002e52:	e002      	b.n	8002e5a <HAL_GPIO_Init+0x1f6>
 8002e54:	2301      	movs	r3, #1
 8002e56:	e000      	b.n	8002e5a <HAL_GPIO_Init+0x1f6>
 8002e58:	2300      	movs	r3, #0
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	f002 0203 	and.w	r2, r2, #3
 8002e60:	0092      	lsls	r2, r2, #2
 8002e62:	4093      	lsls	r3, r2
 8002e64:	693a      	ldr	r2, [r7, #16]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002e6a:	4937      	ldr	r1, [pc, #220]	; (8002f48 <HAL_GPIO_Init+0x2e4>)
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	089b      	lsrs	r3, r3, #2
 8002e70:	3302      	adds	r3, #2
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e78:	4b39      	ldr	r3, [pc, #228]	; (8002f60 <HAL_GPIO_Init+0x2fc>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	43db      	mvns	r3, r3
 8002e82:	693a      	ldr	r2, [r7, #16]
 8002e84:	4013      	ands	r3, r2
 8002e86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d003      	beq.n	8002e9c <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002e9c:	4a30      	ldr	r2, [pc, #192]	; (8002f60 <HAL_GPIO_Init+0x2fc>)
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002ea2:	4b2f      	ldr	r3, [pc, #188]	; (8002f60 <HAL_GPIO_Init+0x2fc>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	43db      	mvns	r3, r3
 8002eac:	693a      	ldr	r2, [r7, #16]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d003      	beq.n	8002ec6 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002ec6:	4a26      	ldr	r2, [pc, #152]	; (8002f60 <HAL_GPIO_Init+0x2fc>)
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ecc:	4b24      	ldr	r3, [pc, #144]	; (8002f60 <HAL_GPIO_Init+0x2fc>)
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d003      	beq.n	8002ef0 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8002ee8:	693a      	ldr	r2, [r7, #16]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002ef0:	4a1b      	ldr	r2, [pc, #108]	; (8002f60 <HAL_GPIO_Init+0x2fc>)
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ef6:	4b1a      	ldr	r3, [pc, #104]	; (8002f60 <HAL_GPIO_Init+0x2fc>)
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	43db      	mvns	r3, r3
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	4013      	ands	r3, r2
 8002f04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d003      	beq.n	8002f1a <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8002f12:	693a      	ldr	r2, [r7, #16]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002f1a:	4a11      	ldr	r2, [pc, #68]	; (8002f60 <HAL_GPIO_Init+0x2fc>)
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	3301      	adds	r3, #1
 8002f24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	f47f aea3 	bne.w	8002c7c <HAL_GPIO_Init+0x18>
  }
}
 8002f36:	bf00      	nop
 8002f38:	bf00      	nop
 8002f3a:	371c      	adds	r7, #28
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bc80      	pop	{r7}
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40023800 	.word	0x40023800
 8002f48:	40010000 	.word	0x40010000
 8002f4c:	40020000 	.word	0x40020000
 8002f50:	40020400 	.word	0x40020400
 8002f54:	40020800 	.word	0x40020800
 8002f58:	40020c00 	.word	0x40020c00
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	40010400 	.word	0x40010400

08002f64 <HAL_LCD_Init>:
  *         The LCD HighDrive can be enabled/disabled using related macros up to user.
  * @param  hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 8002f70:	2300      	movs	r3, #0
 8002f72:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d101      	bne.n	8002f7e <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e0a8      	b.n	80030d0 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); 
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); 
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); 
  assert_param(IS_LCD_MUXSEGMENT(hlcd->Init.MuxSegment));
  
  if(hlcd->State == HAL_LCD_STATE_RESET)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d106      	bne.n	8002f98 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7ff f83e 	bl	8002014 <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0201 	bic.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]
  
  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	73fb      	strb	r3, [r7, #15]
 8002fb4:	e00a      	b.n	8002fcc <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	7bfb      	ldrb	r3, [r7, #15]
 8002fbc:	3304      	adds	r3, #4
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	4413      	add	r3, r2
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002fc6:	7bfb      	ldrb	r3, [r7, #15]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	73fb      	strb	r3, [r7, #15]
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
 8002fce:	2b0f      	cmp	r3, #15
 8002fd0:	d9f1      	bls.n	8002fb6 <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f042 0204 	orr.w	r2, r2, #4
 8002fe0:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value 
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD[0] bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	685a      	ldr	r2, [r3, #4]
 8002fe8:	4b3b      	ldr	r3, [pc, #236]	; (80030d8 <HAL_LCD_Init+0x174>)
 8002fea:	4013      	ands	r3, r2
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6851      	ldr	r1, [r2, #4]
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	6892      	ldr	r2, [r2, #8]
 8002ff4:	4311      	orrs	r1, r2
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002ffa:	4311      	orrs	r1, r2
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003000:	4311      	orrs	r1, r2
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	69d2      	ldr	r2, [r2, #28]
 8003006:	4311      	orrs	r1, r2
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6a12      	ldr	r2, [r2, #32]
 800300c:	4311      	orrs	r1, r2
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	6992      	ldr	r2, [r2, #24]
 8003012:	4311      	orrs	r1, r2
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003018:	4311      	orrs	r1, r2
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	6812      	ldr	r2, [r2, #0]
 800301e:	430b      	orrs	r3, r1
 8003020:	6053      	str	r3, [r2, #4]
             hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register 
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 f94e 	bl	80032c4 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value 
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68da      	ldr	r2, [r3, #12]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	695b      	ldr	r3, [r3, #20]
 8003040:	431a      	orrs	r2, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	430a      	orrs	r2, r1
 800304e:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));
  
  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f042 0201 	orr.w	r2, r2, #1
 800305e:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8003060:	f7ff fa5a 	bl	8002518 <HAL_GetTick>
 8003064:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8003066:	e00c      	b.n	8003082 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003068:	f7ff fa56 	bl	8002518 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003076:	d904      	bls.n	8003082 <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2208      	movs	r2, #8
 800307c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e026      	b.n	80030d0 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f003 0301 	and.w	r3, r3, #1
 800308c:	2b01      	cmp	r3, #1
 800308e:	d1eb      	bne.n	8003068 <HAL_LCD_Init+0x104>
    } 
  }
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8003090:	f7ff fa42 	bl	8002518 <HAL_GetTick>
 8003094:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8003096:	e00c      	b.n	80030b2 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003098:	f7ff fa3e 	bl	8002518 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030a6:	d904      	bls.n	80030b2 <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2210      	movs	r2, #16
 80030ac:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e00e      	b.n	80030d0 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	f003 0310 	and.w	r3, r3, #16
 80030bc:	2b10      	cmp	r3, #16
 80030be:	d1eb      	bne.n	8003098 <HAL_LCD_Init+0x134>
    } 
  }
 
  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2201      	movs	r2, #1
 80030ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3710      	adds	r7, #16
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	fc00000f 	.word	0xfc00000f

080030dc <HAL_LCD_Write>:
  * @param  RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param  Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b086      	sub	sp, #24
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	607a      	str	r2, [r7, #4]
 80030e8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00; 
 80030ea:	2300      	movs	r3, #0
 80030ec:	617b      	str	r3, [r7, #20]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d005      	beq.n	8003106 <HAL_LCD_Write+0x2a>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d144      	bne.n	8003190 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));
    
    if(hlcd->State == HAL_LCD_STATE_READY)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b01      	cmp	r3, #1
 8003110:	d12a      	bne.n	8003168 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003118:	2b01      	cmp	r3, #1
 800311a:	d101      	bne.n	8003120 <HAL_LCD_Write+0x44>
 800311c:	2302      	movs	r3, #2
 800311e:	e038      	b.n	8003192 <HAL_LCD_Write+0xb6>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2202      	movs	r2, #2
 800312c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8003130:	f7ff f9f2 	bl	8002518 <HAL_GetTick>
 8003134:	6178      	str	r0, [r7, #20]
      
      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003136:	e010      	b.n	800315a <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003138:	f7ff f9ee 	bl	8002518 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003146:	d908      	bls.n	800315a <HAL_LCD_Write+0x7e>
        { 
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2202      	movs	r2, #2
 800314c:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          
          return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e01b      	b.n	8003192 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	2b04      	cmp	r3, #4
 8003166:	d0e7      	beq.n	8003138 <HAL_LCD_Write+0x5c>
        } 
      }
    }
    
    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	3304      	adds	r3, #4
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	4413      	add	r3, r2
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	401a      	ands	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6819      	ldr	r1, [r3, #0]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	431a      	orrs	r2, r3
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	3304      	adds	r3, #4
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	440b      	add	r3, r1
 800318a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800318c:	2300      	movs	r3, #0
 800318e:	e000      	b.n	8003192 <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
  }
}
 8003192:	4618      	mov	r0, r3
 8003194:	3718      	adds	r7, #24
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_LCD_Clear>:
  * @brief Clears the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b084      	sub	sp, #16
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 80031a2:	2300      	movs	r3, #0
 80031a4:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d005      	beq.n	80031c2 <HAL_LCD_Clear+0x28>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d140      	bne.n	8003244 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d101      	bne.n	80031d0 <HAL_LCD_Clear+0x36>
 80031cc:	2302      	movs	r3, #2
 80031ce:	e03a      	b.n	8003246 <HAL_LCD_Clear+0xac>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    hlcd->State = HAL_LCD_STATE_BUSY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2202      	movs	r2, #2
 80031dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 80031e0:	f7ff f99a 	bl	8002518 <HAL_GetTick>
 80031e4:	60b8      	str	r0, [r7, #8]
    
    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80031e6:	e010      	b.n	800320a <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80031e8:	f7ff f996 	bl	8002518 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80031f6:	d908      	bls.n	800320a <HAL_LCD_Clear+0x70>
      { 
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2202      	movs	r2, #2
 80031fc:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e01d      	b.n	8003246 <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f003 0304 	and.w	r3, r3, #4
 8003214:	2b04      	cmp	r3, #4
 8003216:	d0e7      	beq.n	80031e8 <HAL_LCD_Clear+0x4e>
      } 
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003218:	2300      	movs	r3, #0
 800321a:	60fb      	str	r3, [r7, #12]
 800321c:	e00a      	b.n	8003234 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	3304      	adds	r3, #4
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4413      	add	r3, r2
 800322a:	2200      	movs	r2, #0
 800322c:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	3301      	adds	r3, #1
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2b0f      	cmp	r3, #15
 8003238:	d9f1      	bls.n	800321e <HAL_LCD_Clear+0x84>
    }
    
    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);     
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 f807 	bl	800324e <HAL_LCD_UpdateDisplayRequest>
    
    return HAL_OK;
 8003240:	2300      	movs	r3, #0
 8003242:	e000      	b.n	8003246 <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
  }
}
 8003246:	4618      	mov	r0, r3
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}

0800324e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if 
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.    
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800324e:	b580      	push	{r7, lr}
 8003250:	b084      	sub	sp, #16
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8003256:	2300      	movs	r3, #0
 8003258:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2208      	movs	r2, #8
 8003260:	60da      	str	r2, [r3, #12]
  
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689a      	ldr	r2, [r3, #8]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f042 0204 	orr.w	r2, r2, #4
 8003270:	609a      	str	r2, [r3, #8]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8003272:	f7ff f951 	bl	8002518 <HAL_GetTick>
 8003276:	60f8      	str	r0, [r7, #12]
  
  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003278:	e010      	b.n	800329c <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800327a:	f7ff f94d 	bl	8002518 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003288:	d908      	bls.n	800329c <HAL_LCD_UpdateDisplayRequest+0x4e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2204      	movs	r2, #4
 800328e:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
      return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e00f      	b.n	80032bc <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	2b08      	cmp	r3, #8
 80032a8:	d1e7      	bne.n	800327a <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <LCD_WaitForSynchro>:
  * @brief  Waits until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 80032cc:	2300      	movs	r3, #0
 80032ce:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 80032d0:	f7ff f922 	bl	8002518 <HAL_GetTick>
 80032d4:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80032d6:	e00c      	b.n	80032f2 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80032d8:	f7ff f91e 	bl	8002518 <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032e6:	d904      	bls.n	80032f2 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e007      	b.n	8003302 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f003 0320 	and.w	r3, r3, #32
 80032fc:	2b20      	cmp	r3, #32
 80032fe:	d1eb      	bne.n	80032d8 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3710      	adds	r7, #16
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
	...

0800330c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b088      	sub	sp, #32
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e31d      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800331e:	4b94      	ldr	r3, [pc, #592]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 030c 	and.w	r3, r3, #12
 8003326:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003328:	4b91      	ldr	r3, [pc, #580]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003330:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b00      	cmp	r3, #0
 800333c:	d07b      	beq.n	8003436 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800333e:	69bb      	ldr	r3, [r7, #24]
 8003340:	2b08      	cmp	r3, #8
 8003342:	d006      	beq.n	8003352 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	2b0c      	cmp	r3, #12
 8003348:	d10f      	bne.n	800336a <HAL_RCC_OscConfig+0x5e>
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003350:	d10b      	bne.n	800336a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003352:	4b87      	ldr	r3, [pc, #540]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d06a      	beq.n	8003434 <HAL_RCC_OscConfig+0x128>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d166      	bne.n	8003434 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e2f7      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d106      	bne.n	8003380 <HAL_RCC_OscConfig+0x74>
 8003372:	4b7f      	ldr	r3, [pc, #508]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a7e      	ldr	r2, [pc, #504]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 8003378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800337c:	6013      	str	r3, [r2, #0]
 800337e:	e02d      	b.n	80033dc <HAL_RCC_OscConfig+0xd0>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10c      	bne.n	80033a2 <HAL_RCC_OscConfig+0x96>
 8003388:	4b79      	ldr	r3, [pc, #484]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a78      	ldr	r2, [pc, #480]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 800338e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003392:	6013      	str	r3, [r2, #0]
 8003394:	4b76      	ldr	r3, [pc, #472]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a75      	ldr	r2, [pc, #468]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 800339a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800339e:	6013      	str	r3, [r2, #0]
 80033a0:	e01c      	b.n	80033dc <HAL_RCC_OscConfig+0xd0>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b05      	cmp	r3, #5
 80033a8:	d10c      	bne.n	80033c4 <HAL_RCC_OscConfig+0xb8>
 80033aa:	4b71      	ldr	r3, [pc, #452]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a70      	ldr	r2, [pc, #448]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80033b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033b4:	6013      	str	r3, [r2, #0]
 80033b6:	4b6e      	ldr	r3, [pc, #440]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a6d      	ldr	r2, [pc, #436]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80033bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033c0:	6013      	str	r3, [r2, #0]
 80033c2:	e00b      	b.n	80033dc <HAL_RCC_OscConfig+0xd0>
 80033c4:	4b6a      	ldr	r3, [pc, #424]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a69      	ldr	r2, [pc, #420]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80033ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033ce:	6013      	str	r3, [r2, #0]
 80033d0:	4b67      	ldr	r3, [pc, #412]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a66      	ldr	r2, [pc, #408]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80033d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d013      	beq.n	800340c <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e4:	f7ff f898 	bl	8002518 <HAL_GetTick>
 80033e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033ea:	e008      	b.n	80033fe <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033ec:	f7ff f894 	bl	8002518 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b64      	cmp	r3, #100	; 0x64
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e2ad      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033fe:	4b5c      	ldr	r3, [pc, #368]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d0f0      	beq.n	80033ec <HAL_RCC_OscConfig+0xe0>
 800340a:	e014      	b.n	8003436 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800340c:	f7ff f884 	bl	8002518 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003414:	f7ff f880 	bl	8002518 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b64      	cmp	r3, #100	; 0x64
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e299      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003426:	4b52      	ldr	r3, [pc, #328]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1f0      	bne.n	8003414 <HAL_RCC_OscConfig+0x108>
 8003432:	e000      	b.n	8003436 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003434:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d05a      	beq.n	80034f8 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	2b04      	cmp	r3, #4
 8003446:	d005      	beq.n	8003454 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003448:	69bb      	ldr	r3, [r7, #24]
 800344a:	2b0c      	cmp	r3, #12
 800344c:	d119      	bne.n	8003482 <HAL_RCC_OscConfig+0x176>
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d116      	bne.n	8003482 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003454:	4b46      	ldr	r3, [pc, #280]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0302 	and.w	r3, r3, #2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d005      	beq.n	800346c <HAL_RCC_OscConfig+0x160>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d001      	beq.n	800346c <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e276      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800346c:	4b40      	ldr	r3, [pc, #256]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	021b      	lsls	r3, r3, #8
 800347a:	493d      	ldr	r1, [pc, #244]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 800347c:	4313      	orrs	r3, r2
 800347e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003480:	e03a      	b.n	80034f8 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d020      	beq.n	80034cc <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800348a:	4b3a      	ldr	r3, [pc, #232]	; (8003574 <HAL_RCC_OscConfig+0x268>)
 800348c:	2201      	movs	r2, #1
 800348e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003490:	f7ff f842 	bl	8002518 <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003496:	e008      	b.n	80034aa <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003498:	f7ff f83e 	bl	8002518 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e257      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034aa:	4b31      	ldr	r3, [pc, #196]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0f0      	beq.n	8003498 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b6:	4b2e      	ldr	r3, [pc, #184]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	021b      	lsls	r3, r3, #8
 80034c4:	492a      	ldr	r1, [pc, #168]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	604b      	str	r3, [r1, #4]
 80034ca:	e015      	b.n	80034f8 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034cc:	4b29      	ldr	r3, [pc, #164]	; (8003574 <HAL_RCC_OscConfig+0x268>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d2:	f7ff f821 	bl	8002518 <HAL_GetTick>
 80034d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80034d8:	e008      	b.n	80034ec <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034da:	f7ff f81d 	bl	8002518 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d901      	bls.n	80034ec <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e236      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80034ec:	4b20      	ldr	r3, [pc, #128]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0302 	and.w	r3, r3, #2
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d1f0      	bne.n	80034da <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0310 	and.w	r3, r3, #16
 8003500:	2b00      	cmp	r3, #0
 8003502:	f000 80b8 	beq.w	8003676 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d170      	bne.n	80035ee <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800350c:	4b18      	ldr	r3, [pc, #96]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003514:	2b00      	cmp	r3, #0
 8003516:	d005      	beq.n	8003524 <HAL_RCC_OscConfig+0x218>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e21a      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a1a      	ldr	r2, [r3, #32]
 8003528:	4b11      	ldr	r3, [pc, #68]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003530:	429a      	cmp	r2, r3
 8003532:	d921      	bls.n	8003578 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a1b      	ldr	r3, [r3, #32]
 8003538:	4618      	mov	r0, r3
 800353a:	f000 fc4b 	bl	8003dd4 <RCC_SetFlashLatencyFromMSIRange>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e208      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003548:	4b09      	ldr	r3, [pc, #36]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	4906      	ldr	r1, [pc, #24]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 8003556:	4313      	orrs	r3, r2
 8003558:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800355a:	4b05      	ldr	r3, [pc, #20]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	69db      	ldr	r3, [r3, #28]
 8003566:	061b      	lsls	r3, r3, #24
 8003568:	4901      	ldr	r1, [pc, #4]	; (8003570 <HAL_RCC_OscConfig+0x264>)
 800356a:	4313      	orrs	r3, r2
 800356c:	604b      	str	r3, [r1, #4]
 800356e:	e020      	b.n	80035b2 <HAL_RCC_OscConfig+0x2a6>
 8003570:	40023800 	.word	0x40023800
 8003574:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003578:	4b99      	ldr	r3, [pc, #612]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	4996      	ldr	r1, [pc, #600]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003586:	4313      	orrs	r3, r2
 8003588:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800358a:	4b95      	ldr	r3, [pc, #596]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69db      	ldr	r3, [r3, #28]
 8003596:	061b      	lsls	r3, r3, #24
 8003598:	4991      	ldr	r1, [pc, #580]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 800359a:	4313      	orrs	r3, r2
 800359c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f000 fc16 	bl	8003dd4 <RCC_SetFlashLatencyFromMSIRange>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e1d3      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a1b      	ldr	r3, [r3, #32]
 80035b6:	0b5b      	lsrs	r3, r3, #13
 80035b8:	3301      	adds	r3, #1
 80035ba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80035c2:	4a87      	ldr	r2, [pc, #540]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 80035c4:	6892      	ldr	r2, [r2, #8]
 80035c6:	0912      	lsrs	r2, r2, #4
 80035c8:	f002 020f 	and.w	r2, r2, #15
 80035cc:	4985      	ldr	r1, [pc, #532]	; (80037e4 <HAL_RCC_OscConfig+0x4d8>)
 80035ce:	5c8a      	ldrb	r2, [r1, r2]
 80035d0:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80035d2:	4a85      	ldr	r2, [pc, #532]	; (80037e8 <HAL_RCC_OscConfig+0x4dc>)
 80035d4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80035d6:	4b85      	ldr	r3, [pc, #532]	; (80037ec <HAL_RCC_OscConfig+0x4e0>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7fe ff50 	bl	8002480 <HAL_InitTick>
 80035e0:	4603      	mov	r3, r0
 80035e2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d045      	beq.n	8003676 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80035ea:	7bfb      	ldrb	r3, [r7, #15]
 80035ec:	e1b5      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d029      	beq.n	800364a <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80035f6:	4b7e      	ldr	r3, [pc, #504]	; (80037f0 <HAL_RCC_OscConfig+0x4e4>)
 80035f8:	2201      	movs	r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fc:	f7fe ff8c 	bl	8002518 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003604:	f7fe ff88 	bl	8002518 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e1a1      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003616:	4b72      	ldr	r3, [pc, #456]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0f0      	beq.n	8003604 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003622:	4b6f      	ldr	r3, [pc, #444]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	496c      	ldr	r1, [pc, #432]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003630:	4313      	orrs	r3, r2
 8003632:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003634:	4b6a      	ldr	r3, [pc, #424]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	69db      	ldr	r3, [r3, #28]
 8003640:	061b      	lsls	r3, r3, #24
 8003642:	4967      	ldr	r1, [pc, #412]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003644:	4313      	orrs	r3, r2
 8003646:	604b      	str	r3, [r1, #4]
 8003648:	e015      	b.n	8003676 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800364a:	4b69      	ldr	r3, [pc, #420]	; (80037f0 <HAL_RCC_OscConfig+0x4e4>)
 800364c:	2200      	movs	r2, #0
 800364e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003650:	f7fe ff62 	bl	8002518 <HAL_GetTick>
 8003654:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003656:	e008      	b.n	800366a <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003658:	f7fe ff5e 	bl	8002518 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	2b02      	cmp	r3, #2
 8003664:	d901      	bls.n	800366a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	e177      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800366a:	4b5d      	ldr	r3, [pc, #372]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f0      	bne.n	8003658 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0308 	and.w	r3, r3, #8
 800367e:	2b00      	cmp	r3, #0
 8003680:	d030      	beq.n	80036e4 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d016      	beq.n	80036b8 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800368a:	4b5a      	ldr	r3, [pc, #360]	; (80037f4 <HAL_RCC_OscConfig+0x4e8>)
 800368c:	2201      	movs	r2, #1
 800368e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003690:	f7fe ff42 	bl	8002518 <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003698:	f7fe ff3e 	bl	8002518 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e157      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80036aa:	4b4d      	ldr	r3, [pc, #308]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 80036ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d0f0      	beq.n	8003698 <HAL_RCC_OscConfig+0x38c>
 80036b6:	e015      	b.n	80036e4 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036b8:	4b4e      	ldr	r3, [pc, #312]	; (80037f4 <HAL_RCC_OscConfig+0x4e8>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036be:	f7fe ff2b 	bl	8002518 <HAL_GetTick>
 80036c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80036c4:	e008      	b.n	80036d8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036c6:	f7fe ff27 	bl	8002518 <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d901      	bls.n	80036d8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e140      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80036d8:	4b41      	ldr	r3, [pc, #260]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 80036da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036dc:	f003 0302 	and.w	r3, r3, #2
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1f0      	bne.n	80036c6 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0304 	and.w	r3, r3, #4
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f000 80b5 	beq.w	800385c <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036f2:	2300      	movs	r3, #0
 80036f4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036f6:	4b3a      	ldr	r3, [pc, #232]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 80036f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10d      	bne.n	800371e <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003702:	4b37      	ldr	r3, [pc, #220]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003706:	4a36      	ldr	r2, [pc, #216]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800370c:	6253      	str	r3, [r2, #36]	; 0x24
 800370e:	4b34      	ldr	r3, [pc, #208]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003716:	60bb      	str	r3, [r7, #8]
 8003718:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800371a:	2301      	movs	r3, #1
 800371c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800371e:	4b36      	ldr	r3, [pc, #216]	; (80037f8 <HAL_RCC_OscConfig+0x4ec>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003726:	2b00      	cmp	r3, #0
 8003728:	d118      	bne.n	800375c <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800372a:	4b33      	ldr	r3, [pc, #204]	; (80037f8 <HAL_RCC_OscConfig+0x4ec>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a32      	ldr	r2, [pc, #200]	; (80037f8 <HAL_RCC_OscConfig+0x4ec>)
 8003730:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003734:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003736:	f7fe feef 	bl	8002518 <HAL_GetTick>
 800373a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800373c:	e008      	b.n	8003750 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800373e:	f7fe feeb 	bl	8002518 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b64      	cmp	r3, #100	; 0x64
 800374a:	d901      	bls.n	8003750 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e104      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003750:	4b29      	ldr	r3, [pc, #164]	; (80037f8 <HAL_RCC_OscConfig+0x4ec>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003758:	2b00      	cmp	r3, #0
 800375a:	d0f0      	beq.n	800373e <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d106      	bne.n	8003772 <HAL_RCC_OscConfig+0x466>
 8003764:	4b1e      	ldr	r3, [pc, #120]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003768:	4a1d      	ldr	r2, [pc, #116]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 800376a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800376e:	6353      	str	r3, [r2, #52]	; 0x34
 8003770:	e02d      	b.n	80037ce <HAL_RCC_OscConfig+0x4c2>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10c      	bne.n	8003794 <HAL_RCC_OscConfig+0x488>
 800377a:	4b19      	ldr	r3, [pc, #100]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 800377c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800377e:	4a18      	ldr	r2, [pc, #96]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003780:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003784:	6353      	str	r3, [r2, #52]	; 0x34
 8003786:	4b16      	ldr	r3, [pc, #88]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 8003788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800378a:	4a15      	ldr	r2, [pc, #84]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 800378c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003790:	6353      	str	r3, [r2, #52]	; 0x34
 8003792:	e01c      	b.n	80037ce <HAL_RCC_OscConfig+0x4c2>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	2b05      	cmp	r3, #5
 800379a:	d10c      	bne.n	80037b6 <HAL_RCC_OscConfig+0x4aa>
 800379c:	4b10      	ldr	r3, [pc, #64]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 800379e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037a0:	4a0f      	ldr	r2, [pc, #60]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 80037a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037a6:	6353      	str	r3, [r2, #52]	; 0x34
 80037a8:	4b0d      	ldr	r3, [pc, #52]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 80037aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ac:	4a0c      	ldr	r2, [pc, #48]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 80037ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037b2:	6353      	str	r3, [r2, #52]	; 0x34
 80037b4:	e00b      	b.n	80037ce <HAL_RCC_OscConfig+0x4c2>
 80037b6:	4b0a      	ldr	r3, [pc, #40]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 80037b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ba:	4a09      	ldr	r2, [pc, #36]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 80037bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037c0:	6353      	str	r3, [r2, #52]	; 0x34
 80037c2:	4b07      	ldr	r3, [pc, #28]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 80037c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037c6:	4a06      	ldr	r2, [pc, #24]	; (80037e0 <HAL_RCC_OscConfig+0x4d4>)
 80037c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80037cc:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d024      	beq.n	8003820 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037d6:	f7fe fe9f 	bl	8002518 <HAL_GetTick>
 80037da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037dc:	e019      	b.n	8003812 <HAL_RCC_OscConfig+0x506>
 80037de:	bf00      	nop
 80037e0:	40023800 	.word	0x40023800
 80037e4:	080056dc 	.word	0x080056dc
 80037e8:	20000008 	.word	0x20000008
 80037ec:	2000000c 	.word	0x2000000c
 80037f0:	42470020 	.word	0x42470020
 80037f4:	42470680 	.word	0x42470680
 80037f8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037fc:	f7fe fe8c 	bl	8002518 <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	f241 3288 	movw	r2, #5000	; 0x1388
 800380a:	4293      	cmp	r3, r2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e0a3      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003812:	4b54      	ldr	r3, [pc, #336]	; (8003964 <HAL_RCC_OscConfig+0x658>)
 8003814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003816:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800381a:	2b00      	cmp	r3, #0
 800381c:	d0ee      	beq.n	80037fc <HAL_RCC_OscConfig+0x4f0>
 800381e:	e014      	b.n	800384a <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003820:	f7fe fe7a 	bl	8002518 <HAL_GetTick>
 8003824:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003826:	e00a      	b.n	800383e <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003828:	f7fe fe76 	bl	8002518 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	f241 3288 	movw	r2, #5000	; 0x1388
 8003836:	4293      	cmp	r3, r2
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e08d      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800383e:	4b49      	ldr	r3, [pc, #292]	; (8003964 <HAL_RCC_OscConfig+0x658>)
 8003840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003842:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003846:	2b00      	cmp	r3, #0
 8003848:	d1ee      	bne.n	8003828 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800384a:	7ffb      	ldrb	r3, [r7, #31]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d105      	bne.n	800385c <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003850:	4b44      	ldr	r3, [pc, #272]	; (8003964 <HAL_RCC_OscConfig+0x658>)
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	4a43      	ldr	r2, [pc, #268]	; (8003964 <HAL_RCC_OscConfig+0x658>)
 8003856:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800385a:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003860:	2b00      	cmp	r3, #0
 8003862:	d079      	beq.n	8003958 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	2b0c      	cmp	r3, #12
 8003868:	d056      	beq.n	8003918 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386e:	2b02      	cmp	r3, #2
 8003870:	d13b      	bne.n	80038ea <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003872:	4b3d      	ldr	r3, [pc, #244]	; (8003968 <HAL_RCC_OscConfig+0x65c>)
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003878:	f7fe fe4e 	bl	8002518 <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003880:	f7fe fe4a 	bl	8002518 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e063      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003892:	4b34      	ldr	r3, [pc, #208]	; (8003964 <HAL_RCC_OscConfig+0x658>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1f0      	bne.n	8003880 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800389e:	4b31      	ldr	r3, [pc, #196]	; (8003964 <HAL_RCC_OscConfig+0x658>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ae:	4319      	orrs	r1, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b4:	430b      	orrs	r3, r1
 80038b6:	492b      	ldr	r1, [pc, #172]	; (8003964 <HAL_RCC_OscConfig+0x658>)
 80038b8:	4313      	orrs	r3, r2
 80038ba:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038bc:	4b2a      	ldr	r3, [pc, #168]	; (8003968 <HAL_RCC_OscConfig+0x65c>)
 80038be:	2201      	movs	r2, #1
 80038c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c2:	f7fe fe29 	bl	8002518 <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80038c8:	e008      	b.n	80038dc <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038ca:	f7fe fe25 	bl	8002518 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d901      	bls.n	80038dc <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e03e      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80038dc:	4b21      	ldr	r3, [pc, #132]	; (8003964 <HAL_RCC_OscConfig+0x658>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d0f0      	beq.n	80038ca <HAL_RCC_OscConfig+0x5be>
 80038e8:	e036      	b.n	8003958 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ea:	4b1f      	ldr	r3, [pc, #124]	; (8003968 <HAL_RCC_OscConfig+0x65c>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f0:	f7fe fe12 	bl	8002518 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038f6:	e008      	b.n	800390a <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038f8:	f7fe fe0e 	bl	8002518 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e027      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800390a:	4b16      	ldr	r3, [pc, #88]	; (8003964 <HAL_RCC_OscConfig+0x658>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1f0      	bne.n	80038f8 <HAL_RCC_OscConfig+0x5ec>
 8003916:	e01f      	b.n	8003958 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391c:	2b01      	cmp	r3, #1
 800391e:	d101      	bne.n	8003924 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e01a      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003924:	4b0f      	ldr	r3, [pc, #60]	; (8003964 <HAL_RCC_OscConfig+0x658>)
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003934:	429a      	cmp	r2, r3
 8003936:	d10d      	bne.n	8003954 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003942:	429a      	cmp	r2, r3
 8003944:	d106      	bne.n	8003954 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003950:	429a      	cmp	r2, r3
 8003952:	d001      	beq.n	8003958 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e000      	b.n	800395a <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3720      	adds	r7, #32
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	40023800 	.word	0x40023800
 8003968:	42470060 	.word	0x42470060

0800396c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e11a      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003980:	4b8f      	ldr	r3, [pc, #572]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	429a      	cmp	r2, r3
 800398c:	d919      	bls.n	80039c2 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d105      	bne.n	80039a0 <HAL_RCC_ClockConfig+0x34>
 8003994:	4b8a      	ldr	r3, [pc, #552]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a89      	ldr	r2, [pc, #548]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 800399a:	f043 0304 	orr.w	r3, r3, #4
 800399e:	6013      	str	r3, [r2, #0]
 80039a0:	4b87      	ldr	r3, [pc, #540]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f023 0201 	bic.w	r2, r3, #1
 80039a8:	4985      	ldr	r1, [pc, #532]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039b0:	4b83      	ldr	r3, [pc, #524]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	683a      	ldr	r2, [r7, #0]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d001      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e0f9      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0302 	and.w	r3, r3, #2
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d008      	beq.n	80039e0 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039ce:	4b7d      	ldr	r3, [pc, #500]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	497a      	ldr	r1, [pc, #488]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0301 	and.w	r3, r3, #1
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	f000 808e 	beq.w	8003b0a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d107      	bne.n	8003a06 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039f6:	4b73      	ldr	r3, [pc, #460]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d121      	bne.n	8003a46 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e0d7      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	2b03      	cmp	r3, #3
 8003a0c:	d107      	bne.n	8003a1e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003a0e:	4b6d      	ldr	r3, [pc, #436]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d115      	bne.n	8003a46 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e0cb      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d107      	bne.n	8003a36 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a26:	4b67      	ldr	r3, [pc, #412]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d109      	bne.n	8003a46 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e0bf      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003a36:	4b63      	ldr	r3, [pc, #396]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e0b7      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a46:	4b5f      	ldr	r3, [pc, #380]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f023 0203 	bic.w	r2, r3, #3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	495c      	ldr	r1, [pc, #368]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a58:	f7fe fd5e 	bl	8002518 <HAL_GetTick>
 8003a5c:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d112      	bne.n	8003a8c <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a66:	e00a      	b.n	8003a7e <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a68:	f7fe fd56 	bl	8002518 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e09b      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a7e:	4b51      	ldr	r3, [pc, #324]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 030c 	and.w	r3, r3, #12
 8003a86:	2b08      	cmp	r3, #8
 8003a88:	d1ee      	bne.n	8003a68 <HAL_RCC_ClockConfig+0xfc>
 8003a8a:	e03e      	b.n	8003b0a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b03      	cmp	r3, #3
 8003a92:	d112      	bne.n	8003aba <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a94:	e00a      	b.n	8003aac <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a96:	f7fe fd3f 	bl	8002518 <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d901      	bls.n	8003aac <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e084      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aac:	4b45      	ldr	r3, [pc, #276]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f003 030c 	and.w	r3, r3, #12
 8003ab4:	2b0c      	cmp	r3, #12
 8003ab6:	d1ee      	bne.n	8003a96 <HAL_RCC_ClockConfig+0x12a>
 8003ab8:	e027      	b.n	8003b0a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d11d      	bne.n	8003afe <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ac2:	e00a      	b.n	8003ada <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ac4:	f7fe fd28 	bl	8002518 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e06d      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ada:	4b3a      	ldr	r3, [pc, #232]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f003 030c 	and.w	r3, r3, #12
 8003ae2:	2b04      	cmp	r3, #4
 8003ae4:	d1ee      	bne.n	8003ac4 <HAL_RCC_ClockConfig+0x158>
 8003ae6:	e010      	b.n	8003b0a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ae8:	f7fe fd16 	bl	8002518 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e05b      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003afe:	4b31      	ldr	r3, [pc, #196]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f003 030c 	and.w	r3, r3, #12
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1ee      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b0a:	4b2d      	ldr	r3, [pc, #180]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d219      	bcs.n	8003b4c <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d105      	bne.n	8003b2a <HAL_RCC_ClockConfig+0x1be>
 8003b1e:	4b28      	ldr	r3, [pc, #160]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a27      	ldr	r2, [pc, #156]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 8003b24:	f043 0304 	orr.w	r3, r3, #4
 8003b28:	6013      	str	r3, [r2, #0]
 8003b2a:	4b25      	ldr	r3, [pc, #148]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f023 0201 	bic.w	r2, r3, #1
 8003b32:	4923      	ldr	r1, [pc, #140]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b3a:	4b21      	ldr	r3, [pc, #132]	; (8003bc0 <HAL_RCC_ClockConfig+0x254>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	683a      	ldr	r2, [r7, #0]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d001      	beq.n	8003b4c <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e034      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d008      	beq.n	8003b6a <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b58:	4b1a      	ldr	r3, [pc, #104]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	4917      	ldr	r1, [pc, #92]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0308 	and.w	r3, r3, #8
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d009      	beq.n	8003b8a <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b76:	4b13      	ldr	r3, [pc, #76]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	691b      	ldr	r3, [r3, #16]
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	490f      	ldr	r1, [pc, #60]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b8a:	f000 f823 	bl	8003bd4 <HAL_RCC_GetSysClockFreq>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	4b0c      	ldr	r3, [pc, #48]	; (8003bc4 <HAL_RCC_ClockConfig+0x258>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	091b      	lsrs	r3, r3, #4
 8003b96:	f003 030f 	and.w	r3, r3, #15
 8003b9a:	490b      	ldr	r1, [pc, #44]	; (8003bc8 <HAL_RCC_ClockConfig+0x25c>)
 8003b9c:	5ccb      	ldrb	r3, [r1, r3]
 8003b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003ba2:	4a0a      	ldr	r2, [pc, #40]	; (8003bcc <HAL_RCC_ClockConfig+0x260>)
 8003ba4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ba6:	4b0a      	ldr	r3, [pc, #40]	; (8003bd0 <HAL_RCC_ClockConfig+0x264>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7fe fc68 	bl	8002480 <HAL_InitTick>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	72fb      	strb	r3, [r7, #11]

  return status;
 8003bb4:	7afb      	ldrb	r3, [r7, #11]
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	40023c00 	.word	0x40023c00
 8003bc4:	40023800 	.word	0x40023800
 8003bc8:	080056dc 	.word	0x080056dc
 8003bcc:	20000008 	.word	0x20000008
 8003bd0:	2000000c 	.word	0x2000000c

08003bd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bd8:	b092      	sub	sp, #72	; 0x48
 8003bda:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003bdc:	4b79      	ldr	r3, [pc, #484]	; (8003dc4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003be2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003be4:	f003 030c 	and.w	r3, r3, #12
 8003be8:	2b0c      	cmp	r3, #12
 8003bea:	d00d      	beq.n	8003c08 <HAL_RCC_GetSysClockFreq+0x34>
 8003bec:	2b0c      	cmp	r3, #12
 8003bee:	f200 80d5 	bhi.w	8003d9c <HAL_RCC_GetSysClockFreq+0x1c8>
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	d002      	beq.n	8003bfc <HAL_RCC_GetSysClockFreq+0x28>
 8003bf6:	2b08      	cmp	r3, #8
 8003bf8:	d003      	beq.n	8003c02 <HAL_RCC_GetSysClockFreq+0x2e>
 8003bfa:	e0cf      	b.n	8003d9c <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bfc:	4b72      	ldr	r3, [pc, #456]	; (8003dc8 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003bfe:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003c00:	e0da      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c02:	4b72      	ldr	r3, [pc, #456]	; (8003dcc <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003c04:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003c06:	e0d7      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003c08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c0a:	0c9b      	lsrs	r3, r3, #18
 8003c0c:	f003 020f 	and.w	r2, r3, #15
 8003c10:	4b6f      	ldr	r3, [pc, #444]	; (8003dd0 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8003c12:	5c9b      	ldrb	r3, [r3, r2]
 8003c14:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003c16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c18:	0d9b      	lsrs	r3, r3, #22
 8003c1a:	f003 0303 	and.w	r3, r3, #3
 8003c1e:	3301      	adds	r3, #1
 8003c20:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c22:	4b68      	ldr	r3, [pc, #416]	; (8003dc4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d05d      	beq.n	8003cea <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c30:	2200      	movs	r2, #0
 8003c32:	4618      	mov	r0, r3
 8003c34:	4611      	mov	r1, r2
 8003c36:	4604      	mov	r4, r0
 8003c38:	460d      	mov	r5, r1
 8003c3a:	4622      	mov	r2, r4
 8003c3c:	462b      	mov	r3, r5
 8003c3e:	f04f 0000 	mov.w	r0, #0
 8003c42:	f04f 0100 	mov.w	r1, #0
 8003c46:	0159      	lsls	r1, r3, #5
 8003c48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c4c:	0150      	lsls	r0, r2, #5
 8003c4e:	4602      	mov	r2, r0
 8003c50:	460b      	mov	r3, r1
 8003c52:	4621      	mov	r1, r4
 8003c54:	1a51      	subs	r1, r2, r1
 8003c56:	6139      	str	r1, [r7, #16]
 8003c58:	4629      	mov	r1, r5
 8003c5a:	eb63 0301 	sbc.w	r3, r3, r1
 8003c5e:	617b      	str	r3, [r7, #20]
 8003c60:	f04f 0200 	mov.w	r2, #0
 8003c64:	f04f 0300 	mov.w	r3, #0
 8003c68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c6c:	4659      	mov	r1, fp
 8003c6e:	018b      	lsls	r3, r1, #6
 8003c70:	4651      	mov	r1, sl
 8003c72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c76:	4651      	mov	r1, sl
 8003c78:	018a      	lsls	r2, r1, #6
 8003c7a:	46d4      	mov	ip, sl
 8003c7c:	ebb2 080c 	subs.w	r8, r2, ip
 8003c80:	4659      	mov	r1, fp
 8003c82:	eb63 0901 	sbc.w	r9, r3, r1
 8003c86:	f04f 0200 	mov.w	r2, #0
 8003c8a:	f04f 0300 	mov.w	r3, #0
 8003c8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c9a:	4690      	mov	r8, r2
 8003c9c:	4699      	mov	r9, r3
 8003c9e:	4623      	mov	r3, r4
 8003ca0:	eb18 0303 	adds.w	r3, r8, r3
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	462b      	mov	r3, r5
 8003ca8:	eb49 0303 	adc.w	r3, r9, r3
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	f04f 0200 	mov.w	r2, #0
 8003cb2:	f04f 0300 	mov.w	r3, #0
 8003cb6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003cba:	4629      	mov	r1, r5
 8003cbc:	024b      	lsls	r3, r1, #9
 8003cbe:	4620      	mov	r0, r4
 8003cc0:	4629      	mov	r1, r5
 8003cc2:	4604      	mov	r4, r0
 8003cc4:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003cc8:	4601      	mov	r1, r0
 8003cca:	024a      	lsls	r2, r1, #9
 8003ccc:	4610      	mov	r0, r2
 8003cce:	4619      	mov	r1, r3
 8003cd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8003cd6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003cd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003cdc:	f7fc fa4e 	bl	800017c <__aeabi_uldivmod>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	460b      	mov	r3, r1
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	647b      	str	r3, [r7, #68]	; 0x44
 8003ce8:	e055      	b.n	8003d96 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cec:	2200      	movs	r2, #0
 8003cee:	623b      	str	r3, [r7, #32]
 8003cf0:	627a      	str	r2, [r7, #36]	; 0x24
 8003cf2:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003cf6:	4642      	mov	r2, r8
 8003cf8:	464b      	mov	r3, r9
 8003cfa:	f04f 0000 	mov.w	r0, #0
 8003cfe:	f04f 0100 	mov.w	r1, #0
 8003d02:	0159      	lsls	r1, r3, #5
 8003d04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d08:	0150      	lsls	r0, r2, #5
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	46c4      	mov	ip, r8
 8003d10:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003d14:	4640      	mov	r0, r8
 8003d16:	4649      	mov	r1, r9
 8003d18:	468c      	mov	ip, r1
 8003d1a:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003d1e:	f04f 0200 	mov.w	r2, #0
 8003d22:	f04f 0300 	mov.w	r3, #0
 8003d26:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003d2a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003d2e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003d32:	ebb2 040a 	subs.w	r4, r2, sl
 8003d36:	eb63 050b 	sbc.w	r5, r3, fp
 8003d3a:	f04f 0200 	mov.w	r2, #0
 8003d3e:	f04f 0300 	mov.w	r3, #0
 8003d42:	00eb      	lsls	r3, r5, #3
 8003d44:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d48:	00e2      	lsls	r2, r4, #3
 8003d4a:	4614      	mov	r4, r2
 8003d4c:	461d      	mov	r5, r3
 8003d4e:	4603      	mov	r3, r0
 8003d50:	18e3      	adds	r3, r4, r3
 8003d52:	603b      	str	r3, [r7, #0]
 8003d54:	460b      	mov	r3, r1
 8003d56:	eb45 0303 	adc.w	r3, r5, r3
 8003d5a:	607b      	str	r3, [r7, #4]
 8003d5c:	f04f 0200 	mov.w	r2, #0
 8003d60:	f04f 0300 	mov.w	r3, #0
 8003d64:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d68:	4629      	mov	r1, r5
 8003d6a:	028b      	lsls	r3, r1, #10
 8003d6c:	4620      	mov	r0, r4
 8003d6e:	4629      	mov	r1, r5
 8003d70:	4604      	mov	r4, r0
 8003d72:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003d76:	4601      	mov	r1, r0
 8003d78:	028a      	lsls	r2, r1, #10
 8003d7a:	4610      	mov	r0, r2
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d80:	2200      	movs	r2, #0
 8003d82:	61bb      	str	r3, [r7, #24]
 8003d84:	61fa      	str	r2, [r7, #28]
 8003d86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d8a:	f7fc f9f7 	bl	800017c <__aeabi_uldivmod>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	460b      	mov	r3, r1
 8003d92:	4613      	mov	r3, r2
 8003d94:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8003d96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d98:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003d9a:	e00d      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003d9c:	4b09      	ldr	r3, [pc, #36]	; (8003dc4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	0b5b      	lsrs	r3, r3, #13
 8003da2:	f003 0307 	and.w	r3, r3, #7
 8003da6:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003daa:	3301      	adds	r3, #1
 8003dac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003db0:	fa02 f303 	lsl.w	r3, r2, r3
 8003db4:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003db6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003db8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3748      	adds	r7, #72	; 0x48
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dc4:	40023800 	.word	0x40023800
 8003dc8:	00f42400 	.word	0x00f42400
 8003dcc:	007a1200 	.word	0x007a1200
 8003dd0:	080056d0 	.word	0x080056d0

08003dd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b087      	sub	sp, #28
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003ddc:	2300      	movs	r3, #0
 8003dde:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003de0:	4b29      	ldr	r3, [pc, #164]	; (8003e88 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d12c      	bne.n	8003e46 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003dec:	4b26      	ldr	r3, [pc, #152]	; (8003e88 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d005      	beq.n	8003e04 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003df8:	4b24      	ldr	r3, [pc, #144]	; (8003e8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003e00:	617b      	str	r3, [r7, #20]
 8003e02:	e016      	b.n	8003e32 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e04:	4b20      	ldr	r3, [pc, #128]	; (8003e88 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e08:	4a1f      	ldr	r2, [pc, #124]	; (8003e88 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e0e:	6253      	str	r3, [r2, #36]	; 0x24
 8003e10:	4b1d      	ldr	r3, [pc, #116]	; (8003e88 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e18:	60fb      	str	r3, [r7, #12]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003e1c:	4b1b      	ldr	r3, [pc, #108]	; (8003e8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003e24:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e26:	4b18      	ldr	r3, [pc, #96]	; (8003e88 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2a:	4a17      	ldr	r2, [pc, #92]	; (8003e88 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003e2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e30:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003e38:	d105      	bne.n	8003e46 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003e40:	d101      	bne.n	8003e46 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8003e42:	2301      	movs	r3, #1
 8003e44:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d105      	bne.n	8003e58 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003e4c:	4b10      	ldr	r3, [pc, #64]	; (8003e90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a0f      	ldr	r2, [pc, #60]	; (8003e90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e52:	f043 0304 	orr.w	r3, r3, #4
 8003e56:	6013      	str	r3, [r2, #0]
 8003e58:	4b0d      	ldr	r3, [pc, #52]	; (8003e90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f023 0201 	bic.w	r2, r3, #1
 8003e60:	490b      	ldr	r1, [pc, #44]	; (8003e90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	4313      	orrs	r3, r2
 8003e66:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e68:	4b09      	ldr	r3, [pc, #36]	; (8003e90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	693a      	ldr	r2, [r7, #16]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d001      	beq.n	8003e7a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e000      	b.n	8003e7c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	371c      	adds	r7, #28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40023800 	.word	0x40023800
 8003e8c:	40007000 	.word	0x40007000
 8003e90:	40023c00 	.word	0x40023c00

08003e94 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b086      	sub	sp, #24
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0301 	and.w	r3, r3, #1
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d106      	bne.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0302 	and.w	r3, r3, #2
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f000 80ed 	beq.w	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eba:	4b78      	ldr	r3, [pc, #480]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10d      	bne.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ec6:	4b75      	ldr	r3, [pc, #468]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eca:	4a74      	ldr	r2, [pc, #464]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ed0:	6253      	str	r3, [r2, #36]	; 0x24
 8003ed2:	4b72      	ldr	r3, [pc, #456]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eda:	60bb      	str	r3, [r7, #8]
 8003edc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ee2:	4b6f      	ldr	r3, [pc, #444]	; (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d118      	bne.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eee:	4b6c      	ldr	r3, [pc, #432]	; (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a6b      	ldr	r2, [pc, #428]	; (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003ef4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ef8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003efa:	f7fe fb0d 	bl	8002518 <HAL_GetTick>
 8003efe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f00:	e008      	b.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f02:	f7fe fb09 	bl	8002518 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b64      	cmp	r3, #100	; 0x64
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e0be      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f14:	4b62      	ldr	r3, [pc, #392]	; (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d0f0      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003f20:	4b5e      	ldr	r3, [pc, #376]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003f28:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d106      	bne.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003f40:	68fa      	ldr	r2, [r7, #12]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d00f      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f4e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003f52:	d108      	bne.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003f54:	4b51      	ldr	r3, [pc, #324]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f60:	d101      	bne.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e095      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003f66:	4b4d      	ldr	r3, [pc, #308]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f6a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f6e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d041      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d005      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10c      	bne.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d02d      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0302 	and.w	r3, r3, #2
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d027      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003faa:	4b3c      	ldr	r3, [pc, #240]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fae:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003fb2:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fb4:	4b3b      	ldr	r3, [pc, #236]	; (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003fba:	4b3a      	ldr	r3, [pc, #232]	; (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003fc0:	4a36      	ldr	r2, [pc, #216]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d014      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd0:	f7fe faa2 	bl	8002518 <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fd6:	e00a      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fd8:	f7fe fa9e 	bl	8002518 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d901      	bls.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e051      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fee:	4b2b      	ldr	r3, [pc, #172]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d0ee      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d01a      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800400e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004012:	d10a      	bne.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004014:	4b21      	ldr	r3, [pc, #132]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8004024:	491d      	ldr	r1, [pc, #116]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004026:	4313      	orrs	r3, r2
 8004028:	600b      	str	r3, [r1, #0]
 800402a:	4b1c      	ldr	r3, [pc, #112]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800402c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004036:	4919      	ldr	r1, [pc, #100]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004038:	4313      	orrs	r3, r2
 800403a:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0301 	and.w	r3, r3, #1
 8004044:	2b00      	cmp	r3, #0
 8004046:	d01a      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004050:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004054:	d10a      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8004056:	4b11      	ldr	r3, [pc, #68]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8004066:	490d      	ldr	r1, [pc, #52]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004068:	4313      	orrs	r3, r2
 800406a:	600b      	str	r3, [r1, #0]
 800406c:	4b0b      	ldr	r3, [pc, #44]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800406e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004078:	4908      	ldr	r1, [pc, #32]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800407a:	4313      	orrs	r3, r2
 800407c:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800407e:	7dfb      	ldrb	r3, [r7, #23]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d105      	bne.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004084:	4b05      	ldr	r3, [pc, #20]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004088:	4a04      	ldr	r2, [pc, #16]	; (800409c <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800408a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800408e:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3718      	adds	r7, #24
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	40023800 	.word	0x40023800
 80040a0:	40007000 	.word	0x40007000
 80040a4:	424706dc 	.word	0x424706dc

080040a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e031      	b.n	800411e <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d106      	bne.n	80040d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f7fe f822 	bl	8002118 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2202      	movs	r2, #2
 80040d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	3304      	adds	r3, #4
 80040e4:	4619      	mov	r1, r3
 80040e6:	4610      	mov	r0, r2
 80040e8:	f000 f8e2 	bl	80042b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3708      	adds	r7, #8
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}

08004126 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004126:	b580      	push	{r7, lr}
 8004128:	b084      	sub	sp, #16
 800412a:	af00      	add	r7, sp, #0
 800412c:	6078      	str	r0, [r7, #4]
 800412e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004136:	2b01      	cmp	r3, #1
 8004138:	d101      	bne.n	800413e <HAL_TIM_ConfigClockSource+0x18>
 800413a:	2302      	movs	r3, #2
 800413c:	e0b3      	b.n	80042a6 <HAL_TIM_ConfigClockSource+0x180>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2202      	movs	r2, #2
 800414a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800415c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004164:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004176:	d03e      	beq.n	80041f6 <HAL_TIM_ConfigClockSource+0xd0>
 8004178:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800417c:	f200 8087 	bhi.w	800428e <HAL_TIM_ConfigClockSource+0x168>
 8004180:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004184:	f000 8085 	beq.w	8004292 <HAL_TIM_ConfigClockSource+0x16c>
 8004188:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800418c:	d87f      	bhi.n	800428e <HAL_TIM_ConfigClockSource+0x168>
 800418e:	2b70      	cmp	r3, #112	; 0x70
 8004190:	d01a      	beq.n	80041c8 <HAL_TIM_ConfigClockSource+0xa2>
 8004192:	2b70      	cmp	r3, #112	; 0x70
 8004194:	d87b      	bhi.n	800428e <HAL_TIM_ConfigClockSource+0x168>
 8004196:	2b60      	cmp	r3, #96	; 0x60
 8004198:	d050      	beq.n	800423c <HAL_TIM_ConfigClockSource+0x116>
 800419a:	2b60      	cmp	r3, #96	; 0x60
 800419c:	d877      	bhi.n	800428e <HAL_TIM_ConfigClockSource+0x168>
 800419e:	2b50      	cmp	r3, #80	; 0x50
 80041a0:	d03c      	beq.n	800421c <HAL_TIM_ConfigClockSource+0xf6>
 80041a2:	2b50      	cmp	r3, #80	; 0x50
 80041a4:	d873      	bhi.n	800428e <HAL_TIM_ConfigClockSource+0x168>
 80041a6:	2b40      	cmp	r3, #64	; 0x40
 80041a8:	d058      	beq.n	800425c <HAL_TIM_ConfigClockSource+0x136>
 80041aa:	2b40      	cmp	r3, #64	; 0x40
 80041ac:	d86f      	bhi.n	800428e <HAL_TIM_ConfigClockSource+0x168>
 80041ae:	2b30      	cmp	r3, #48	; 0x30
 80041b0:	d064      	beq.n	800427c <HAL_TIM_ConfigClockSource+0x156>
 80041b2:	2b30      	cmp	r3, #48	; 0x30
 80041b4:	d86b      	bhi.n	800428e <HAL_TIM_ConfigClockSource+0x168>
 80041b6:	2b20      	cmp	r3, #32
 80041b8:	d060      	beq.n	800427c <HAL_TIM_ConfigClockSource+0x156>
 80041ba:	2b20      	cmp	r3, #32
 80041bc:	d867      	bhi.n	800428e <HAL_TIM_ConfigClockSource+0x168>
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d05c      	beq.n	800427c <HAL_TIM_ConfigClockSource+0x156>
 80041c2:	2b10      	cmp	r3, #16
 80041c4:	d05a      	beq.n	800427c <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80041c6:	e062      	b.n	800428e <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6818      	ldr	r0, [r3, #0]
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	6899      	ldr	r1, [r3, #8]
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	685a      	ldr	r2, [r3, #4]
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	f000 f943 	bl	8004462 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80041ea:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	609a      	str	r2, [r3, #8]
      break;
 80041f4:	e04e      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6818      	ldr	r0, [r3, #0]
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	6899      	ldr	r1, [r3, #8]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f000 f92c 	bl	8004462 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004218:	609a      	str	r2, [r3, #8]
      break;
 800421a:	e03b      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6818      	ldr	r0, [r3, #0]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	6859      	ldr	r1, [r3, #4]
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	461a      	mov	r2, r3
 800422a:	f000 f8a3 	bl	8004374 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2150      	movs	r1, #80	; 0x50
 8004234:	4618      	mov	r0, r3
 8004236:	f000 f8fa 	bl	800442e <TIM_ITRx_SetConfig>
      break;
 800423a:	e02b      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6818      	ldr	r0, [r3, #0]
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	6859      	ldr	r1, [r3, #4]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	461a      	mov	r2, r3
 800424a:	f000 f8c1 	bl	80043d0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2160      	movs	r1, #96	; 0x60
 8004254:	4618      	mov	r0, r3
 8004256:	f000 f8ea 	bl	800442e <TIM_ITRx_SetConfig>
      break;
 800425a:	e01b      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6818      	ldr	r0, [r3, #0]
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	6859      	ldr	r1, [r3, #4]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	461a      	mov	r2, r3
 800426a:	f000 f883 	bl	8004374 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2140      	movs	r1, #64	; 0x40
 8004274:	4618      	mov	r0, r3
 8004276:	f000 f8da 	bl	800442e <TIM_ITRx_SetConfig>
      break;
 800427a:	e00b      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4619      	mov	r1, r3
 8004286:	4610      	mov	r0, r2
 8004288:	f000 f8d1 	bl	800442e <TIM_ITRx_SetConfig>
        break;
 800428c:	e002      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800428e:	bf00      	nop
 8004290:	e000      	b.n	8004294 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004292:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
	...

080042b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b085      	sub	sp, #20
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042c6:	d007      	beq.n	80042d8 <TIM_Base_SetConfig+0x28>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a25      	ldr	r2, [pc, #148]	; (8004360 <TIM_Base_SetConfig+0xb0>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d003      	beq.n	80042d8 <TIM_Base_SetConfig+0x28>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a24      	ldr	r2, [pc, #144]	; (8004364 <TIM_Base_SetConfig+0xb4>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d108      	bne.n	80042ea <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	68fa      	ldr	r2, [r7, #12]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f0:	d013      	beq.n	800431a <TIM_Base_SetConfig+0x6a>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a1a      	ldr	r2, [pc, #104]	; (8004360 <TIM_Base_SetConfig+0xb0>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d00f      	beq.n	800431a <TIM_Base_SetConfig+0x6a>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a19      	ldr	r2, [pc, #100]	; (8004364 <TIM_Base_SetConfig+0xb4>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d00b      	beq.n	800431a <TIM_Base_SetConfig+0x6a>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a18      	ldr	r2, [pc, #96]	; (8004368 <TIM_Base_SetConfig+0xb8>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d007      	beq.n	800431a <TIM_Base_SetConfig+0x6a>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a17      	ldr	r2, [pc, #92]	; (800436c <TIM_Base_SetConfig+0xbc>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d003      	beq.n	800431a <TIM_Base_SetConfig+0x6a>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a16      	ldr	r2, [pc, #88]	; (8004370 <TIM_Base_SetConfig+0xc0>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d108      	bne.n	800432c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004320:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	4313      	orrs	r3, r2
 800432a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	4313      	orrs	r3, r2
 8004338:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	689a      	ldr	r2, [r3, #8]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	615a      	str	r2, [r3, #20]
}
 8004356:	bf00      	nop
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	bc80      	pop	{r7}
 800435e:	4770      	bx	lr
 8004360:	40000400 	.word	0x40000400
 8004364:	40000800 	.word	0x40000800
 8004368:	40010800 	.word	0x40010800
 800436c:	40010c00 	.word	0x40010c00
 8004370:	40011000 	.word	0x40011000

08004374 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004374:	b480      	push	{r7}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	f023 0201 	bic.w	r2, r3, #1
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800439e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	011b      	lsls	r3, r3, #4
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f023 030a 	bic.w	r3, r3, #10
 80043b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043b2:	697a      	ldr	r2, [r7, #20]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	621a      	str	r2, [r3, #32]
}
 80043c6:	bf00      	nop
 80043c8:	371c      	adds	r7, #28
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bc80      	pop	{r7}
 80043ce:	4770      	bx	lr

080043d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b087      	sub	sp, #28
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6a1b      	ldr	r3, [r3, #32]
 80043e0:	f023 0210 	bic.w	r2, r3, #16
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	031b      	lsls	r3, r3, #12
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	4313      	orrs	r3, r2
 8004404:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800440c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	011b      	lsls	r3, r3, #4
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	4313      	orrs	r3, r2
 8004416:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	697a      	ldr	r2, [r7, #20]
 800441c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	621a      	str	r2, [r3, #32]
}
 8004424:	bf00      	nop
 8004426:	371c      	adds	r7, #28
 8004428:	46bd      	mov	sp, r7
 800442a:	bc80      	pop	{r7}
 800442c:	4770      	bx	lr

0800442e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800442e:	b480      	push	{r7}
 8004430:	b085      	sub	sp, #20
 8004432:	af00      	add	r7, sp, #0
 8004434:	6078      	str	r0, [r7, #4]
 8004436:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004444:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004446:	683a      	ldr	r2, [r7, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	4313      	orrs	r3, r2
 800444c:	f043 0307 	orr.w	r3, r3, #7
 8004450:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	68fa      	ldr	r2, [r7, #12]
 8004456:	609a      	str	r2, [r3, #8]
}
 8004458:	bf00      	nop
 800445a:	3714      	adds	r7, #20
 800445c:	46bd      	mov	sp, r7
 800445e:	bc80      	pop	{r7}
 8004460:	4770      	bx	lr

08004462 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004462:	b480      	push	{r7}
 8004464:	b087      	sub	sp, #28
 8004466:	af00      	add	r7, sp, #0
 8004468:	60f8      	str	r0, [r7, #12]
 800446a:	60b9      	str	r1, [r7, #8]
 800446c:	607a      	str	r2, [r7, #4]
 800446e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800447c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	021a      	lsls	r2, r3, #8
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	431a      	orrs	r2, r3
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	4313      	orrs	r3, r2
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	4313      	orrs	r3, r2
 800448e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	609a      	str	r2, [r3, #8]
}
 8004496:	bf00      	nop
 8004498:	371c      	adds	r7, #28
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr

080044a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b085      	sub	sp, #20
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d101      	bne.n	80044b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044b4:	2302      	movs	r3, #2
 80044b6:	e046      	b.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2202      	movs	r2, #2
 80044c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68fa      	ldr	r2, [r7, #12]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044fa:	d00e      	beq.n	800451a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a13      	ldr	r2, [pc, #76]	; (8004550 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d009      	beq.n	800451a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a12      	ldr	r2, [pc, #72]	; (8004554 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d004      	beq.n	800451a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a10      	ldr	r2, [pc, #64]	; (8004558 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d10c      	bne.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004520:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	4313      	orrs	r3, r2
 800452a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004544:	2300      	movs	r3, #0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3714      	adds	r7, #20
 800454a:	46bd      	mov	sp, r7
 800454c:	bc80      	pop	{r7}
 800454e:	4770      	bx	lr
 8004550:	40000400 	.word	0x40000400
 8004554:	40000800 	.word	0x40000800
 8004558:	40010800 	.word	0x40010800

0800455c <__errno>:
 800455c:	4b01      	ldr	r3, [pc, #4]	; (8004564 <__errno+0x8>)
 800455e:	6818      	ldr	r0, [r3, #0]
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	20000014 	.word	0x20000014

08004568 <__libc_init_array>:
 8004568:	b570      	push	{r4, r5, r6, lr}
 800456a:	2600      	movs	r6, #0
 800456c:	4d0c      	ldr	r5, [pc, #48]	; (80045a0 <__libc_init_array+0x38>)
 800456e:	4c0d      	ldr	r4, [pc, #52]	; (80045a4 <__libc_init_array+0x3c>)
 8004570:	1b64      	subs	r4, r4, r5
 8004572:	10a4      	asrs	r4, r4, #2
 8004574:	42a6      	cmp	r6, r4
 8004576:	d109      	bne.n	800458c <__libc_init_array+0x24>
 8004578:	f001 f860 	bl	800563c <_init>
 800457c:	2600      	movs	r6, #0
 800457e:	4d0a      	ldr	r5, [pc, #40]	; (80045a8 <__libc_init_array+0x40>)
 8004580:	4c0a      	ldr	r4, [pc, #40]	; (80045ac <__libc_init_array+0x44>)
 8004582:	1b64      	subs	r4, r4, r5
 8004584:	10a4      	asrs	r4, r4, #2
 8004586:	42a6      	cmp	r6, r4
 8004588:	d105      	bne.n	8004596 <__libc_init_array+0x2e>
 800458a:	bd70      	pop	{r4, r5, r6, pc}
 800458c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004590:	4798      	blx	r3
 8004592:	3601      	adds	r6, #1
 8004594:	e7ee      	b.n	8004574 <__libc_init_array+0xc>
 8004596:	f855 3b04 	ldr.w	r3, [r5], #4
 800459a:	4798      	blx	r3
 800459c:	3601      	adds	r6, #1
 800459e:	e7f2      	b.n	8004586 <__libc_init_array+0x1e>
 80045a0:	0800583c 	.word	0x0800583c
 80045a4:	0800583c 	.word	0x0800583c
 80045a8:	0800583c 	.word	0x0800583c
 80045ac:	08005840 	.word	0x08005840

080045b0 <memset>:
 80045b0:	4603      	mov	r3, r0
 80045b2:	4402      	add	r2, r0
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d100      	bne.n	80045ba <memset+0xa>
 80045b8:	4770      	bx	lr
 80045ba:	f803 1b01 	strb.w	r1, [r3], #1
 80045be:	e7f9      	b.n	80045b4 <memset+0x4>

080045c0 <rand>:
 80045c0:	4b16      	ldr	r3, [pc, #88]	; (800461c <rand+0x5c>)
 80045c2:	b510      	push	{r4, lr}
 80045c4:	681c      	ldr	r4, [r3, #0]
 80045c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80045c8:	b9b3      	cbnz	r3, 80045f8 <rand+0x38>
 80045ca:	2018      	movs	r0, #24
 80045cc:	f000 f866 	bl	800469c <malloc>
 80045d0:	4602      	mov	r2, r0
 80045d2:	63a0      	str	r0, [r4, #56]	; 0x38
 80045d4:	b920      	cbnz	r0, 80045e0 <rand+0x20>
 80045d6:	214e      	movs	r1, #78	; 0x4e
 80045d8:	4b11      	ldr	r3, [pc, #68]	; (8004620 <rand+0x60>)
 80045da:	4812      	ldr	r0, [pc, #72]	; (8004624 <rand+0x64>)
 80045dc:	f000 f82e 	bl	800463c <__assert_func>
 80045e0:	4911      	ldr	r1, [pc, #68]	; (8004628 <rand+0x68>)
 80045e2:	4b12      	ldr	r3, [pc, #72]	; (800462c <rand+0x6c>)
 80045e4:	e9c0 1300 	strd	r1, r3, [r0]
 80045e8:	4b11      	ldr	r3, [pc, #68]	; (8004630 <rand+0x70>)
 80045ea:	2100      	movs	r1, #0
 80045ec:	6083      	str	r3, [r0, #8]
 80045ee:	230b      	movs	r3, #11
 80045f0:	8183      	strh	r3, [r0, #12]
 80045f2:	2001      	movs	r0, #1
 80045f4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80045f8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80045fa:	4a0e      	ldr	r2, [pc, #56]	; (8004634 <rand+0x74>)
 80045fc:	6920      	ldr	r0, [r4, #16]
 80045fe:	6963      	ldr	r3, [r4, #20]
 8004600:	4342      	muls	r2, r0
 8004602:	490d      	ldr	r1, [pc, #52]	; (8004638 <rand+0x78>)
 8004604:	fb01 2203 	mla	r2, r1, r3, r2
 8004608:	fba0 0101 	umull	r0, r1, r0, r1
 800460c:	1c43      	adds	r3, r0, #1
 800460e:	eb42 0001 	adc.w	r0, r2, r1
 8004612:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8004616:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800461a:	bd10      	pop	{r4, pc}
 800461c:	20000014 	.word	0x20000014
 8004620:	080056f0 	.word	0x080056f0
 8004624:	08005707 	.word	0x08005707
 8004628:	abcd330e 	.word	0xabcd330e
 800462c:	e66d1234 	.word	0xe66d1234
 8004630:	0005deec 	.word	0x0005deec
 8004634:	5851f42d 	.word	0x5851f42d
 8004638:	4c957f2d 	.word	0x4c957f2d

0800463c <__assert_func>:
 800463c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800463e:	4614      	mov	r4, r2
 8004640:	461a      	mov	r2, r3
 8004642:	4b09      	ldr	r3, [pc, #36]	; (8004668 <__assert_func+0x2c>)
 8004644:	4605      	mov	r5, r0
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68d8      	ldr	r0, [r3, #12]
 800464a:	b14c      	cbz	r4, 8004660 <__assert_func+0x24>
 800464c:	4b07      	ldr	r3, [pc, #28]	; (800466c <__assert_func+0x30>)
 800464e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004652:	9100      	str	r1, [sp, #0]
 8004654:	462b      	mov	r3, r5
 8004656:	4906      	ldr	r1, [pc, #24]	; (8004670 <__assert_func+0x34>)
 8004658:	f000 f80e 	bl	8004678 <fiprintf>
 800465c:	f000 fcc0 	bl	8004fe0 <abort>
 8004660:	4b04      	ldr	r3, [pc, #16]	; (8004674 <__assert_func+0x38>)
 8004662:	461c      	mov	r4, r3
 8004664:	e7f3      	b.n	800464e <__assert_func+0x12>
 8004666:	bf00      	nop
 8004668:	20000014 	.word	0x20000014
 800466c:	08005762 	.word	0x08005762
 8004670:	0800576f 	.word	0x0800576f
 8004674:	0800579d 	.word	0x0800579d

08004678 <fiprintf>:
 8004678:	b40e      	push	{r1, r2, r3}
 800467a:	b503      	push	{r0, r1, lr}
 800467c:	4601      	mov	r1, r0
 800467e:	ab03      	add	r3, sp, #12
 8004680:	4805      	ldr	r0, [pc, #20]	; (8004698 <fiprintf+0x20>)
 8004682:	f853 2b04 	ldr.w	r2, [r3], #4
 8004686:	6800      	ldr	r0, [r0, #0]
 8004688:	9301      	str	r3, [sp, #4]
 800468a:	f000 f913 	bl	80048b4 <_vfiprintf_r>
 800468e:	b002      	add	sp, #8
 8004690:	f85d eb04 	ldr.w	lr, [sp], #4
 8004694:	b003      	add	sp, #12
 8004696:	4770      	bx	lr
 8004698:	20000014 	.word	0x20000014

0800469c <malloc>:
 800469c:	4b02      	ldr	r3, [pc, #8]	; (80046a8 <malloc+0xc>)
 800469e:	4601      	mov	r1, r0
 80046a0:	6818      	ldr	r0, [r3, #0]
 80046a2:	f000 b86b 	b.w	800477c <_malloc_r>
 80046a6:	bf00      	nop
 80046a8:	20000014 	.word	0x20000014

080046ac <_free_r>:
 80046ac:	b538      	push	{r3, r4, r5, lr}
 80046ae:	4605      	mov	r5, r0
 80046b0:	2900      	cmp	r1, #0
 80046b2:	d040      	beq.n	8004736 <_free_r+0x8a>
 80046b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046b8:	1f0c      	subs	r4, r1, #4
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	bfb8      	it	lt
 80046be:	18e4      	addlt	r4, r4, r3
 80046c0:	f000 fec0 	bl	8005444 <__malloc_lock>
 80046c4:	4a1c      	ldr	r2, [pc, #112]	; (8004738 <_free_r+0x8c>)
 80046c6:	6813      	ldr	r3, [r2, #0]
 80046c8:	b933      	cbnz	r3, 80046d8 <_free_r+0x2c>
 80046ca:	6063      	str	r3, [r4, #4]
 80046cc:	6014      	str	r4, [r2, #0]
 80046ce:	4628      	mov	r0, r5
 80046d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046d4:	f000 bebc 	b.w	8005450 <__malloc_unlock>
 80046d8:	42a3      	cmp	r3, r4
 80046da:	d908      	bls.n	80046ee <_free_r+0x42>
 80046dc:	6820      	ldr	r0, [r4, #0]
 80046de:	1821      	adds	r1, r4, r0
 80046e0:	428b      	cmp	r3, r1
 80046e2:	bf01      	itttt	eq
 80046e4:	6819      	ldreq	r1, [r3, #0]
 80046e6:	685b      	ldreq	r3, [r3, #4]
 80046e8:	1809      	addeq	r1, r1, r0
 80046ea:	6021      	streq	r1, [r4, #0]
 80046ec:	e7ed      	b.n	80046ca <_free_r+0x1e>
 80046ee:	461a      	mov	r2, r3
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	b10b      	cbz	r3, 80046f8 <_free_r+0x4c>
 80046f4:	42a3      	cmp	r3, r4
 80046f6:	d9fa      	bls.n	80046ee <_free_r+0x42>
 80046f8:	6811      	ldr	r1, [r2, #0]
 80046fa:	1850      	adds	r0, r2, r1
 80046fc:	42a0      	cmp	r0, r4
 80046fe:	d10b      	bne.n	8004718 <_free_r+0x6c>
 8004700:	6820      	ldr	r0, [r4, #0]
 8004702:	4401      	add	r1, r0
 8004704:	1850      	adds	r0, r2, r1
 8004706:	4283      	cmp	r3, r0
 8004708:	6011      	str	r1, [r2, #0]
 800470a:	d1e0      	bne.n	80046ce <_free_r+0x22>
 800470c:	6818      	ldr	r0, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	4401      	add	r1, r0
 8004712:	6011      	str	r1, [r2, #0]
 8004714:	6053      	str	r3, [r2, #4]
 8004716:	e7da      	b.n	80046ce <_free_r+0x22>
 8004718:	d902      	bls.n	8004720 <_free_r+0x74>
 800471a:	230c      	movs	r3, #12
 800471c:	602b      	str	r3, [r5, #0]
 800471e:	e7d6      	b.n	80046ce <_free_r+0x22>
 8004720:	6820      	ldr	r0, [r4, #0]
 8004722:	1821      	adds	r1, r4, r0
 8004724:	428b      	cmp	r3, r1
 8004726:	bf01      	itttt	eq
 8004728:	6819      	ldreq	r1, [r3, #0]
 800472a:	685b      	ldreq	r3, [r3, #4]
 800472c:	1809      	addeq	r1, r1, r0
 800472e:	6021      	streq	r1, [r4, #0]
 8004730:	6063      	str	r3, [r4, #4]
 8004732:	6054      	str	r4, [r2, #4]
 8004734:	e7cb      	b.n	80046ce <_free_r+0x22>
 8004736:	bd38      	pop	{r3, r4, r5, pc}
 8004738:	20000260 	.word	0x20000260

0800473c <sbrk_aligned>:
 800473c:	b570      	push	{r4, r5, r6, lr}
 800473e:	4e0e      	ldr	r6, [pc, #56]	; (8004778 <sbrk_aligned+0x3c>)
 8004740:	460c      	mov	r4, r1
 8004742:	6831      	ldr	r1, [r6, #0]
 8004744:	4605      	mov	r5, r0
 8004746:	b911      	cbnz	r1, 800474e <sbrk_aligned+0x12>
 8004748:	f000 fb7a 	bl	8004e40 <_sbrk_r>
 800474c:	6030      	str	r0, [r6, #0]
 800474e:	4621      	mov	r1, r4
 8004750:	4628      	mov	r0, r5
 8004752:	f000 fb75 	bl	8004e40 <_sbrk_r>
 8004756:	1c43      	adds	r3, r0, #1
 8004758:	d00a      	beq.n	8004770 <sbrk_aligned+0x34>
 800475a:	1cc4      	adds	r4, r0, #3
 800475c:	f024 0403 	bic.w	r4, r4, #3
 8004760:	42a0      	cmp	r0, r4
 8004762:	d007      	beq.n	8004774 <sbrk_aligned+0x38>
 8004764:	1a21      	subs	r1, r4, r0
 8004766:	4628      	mov	r0, r5
 8004768:	f000 fb6a 	bl	8004e40 <_sbrk_r>
 800476c:	3001      	adds	r0, #1
 800476e:	d101      	bne.n	8004774 <sbrk_aligned+0x38>
 8004770:	f04f 34ff 	mov.w	r4, #4294967295
 8004774:	4620      	mov	r0, r4
 8004776:	bd70      	pop	{r4, r5, r6, pc}
 8004778:	20000264 	.word	0x20000264

0800477c <_malloc_r>:
 800477c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004780:	1ccd      	adds	r5, r1, #3
 8004782:	f025 0503 	bic.w	r5, r5, #3
 8004786:	3508      	adds	r5, #8
 8004788:	2d0c      	cmp	r5, #12
 800478a:	bf38      	it	cc
 800478c:	250c      	movcc	r5, #12
 800478e:	2d00      	cmp	r5, #0
 8004790:	4607      	mov	r7, r0
 8004792:	db01      	blt.n	8004798 <_malloc_r+0x1c>
 8004794:	42a9      	cmp	r1, r5
 8004796:	d905      	bls.n	80047a4 <_malloc_r+0x28>
 8004798:	230c      	movs	r3, #12
 800479a:	2600      	movs	r6, #0
 800479c:	603b      	str	r3, [r7, #0]
 800479e:	4630      	mov	r0, r6
 80047a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047a4:	4e2e      	ldr	r6, [pc, #184]	; (8004860 <_malloc_r+0xe4>)
 80047a6:	f000 fe4d 	bl	8005444 <__malloc_lock>
 80047aa:	6833      	ldr	r3, [r6, #0]
 80047ac:	461c      	mov	r4, r3
 80047ae:	bb34      	cbnz	r4, 80047fe <_malloc_r+0x82>
 80047b0:	4629      	mov	r1, r5
 80047b2:	4638      	mov	r0, r7
 80047b4:	f7ff ffc2 	bl	800473c <sbrk_aligned>
 80047b8:	1c43      	adds	r3, r0, #1
 80047ba:	4604      	mov	r4, r0
 80047bc:	d14d      	bne.n	800485a <_malloc_r+0xde>
 80047be:	6834      	ldr	r4, [r6, #0]
 80047c0:	4626      	mov	r6, r4
 80047c2:	2e00      	cmp	r6, #0
 80047c4:	d140      	bne.n	8004848 <_malloc_r+0xcc>
 80047c6:	6823      	ldr	r3, [r4, #0]
 80047c8:	4631      	mov	r1, r6
 80047ca:	4638      	mov	r0, r7
 80047cc:	eb04 0803 	add.w	r8, r4, r3
 80047d0:	f000 fb36 	bl	8004e40 <_sbrk_r>
 80047d4:	4580      	cmp	r8, r0
 80047d6:	d13a      	bne.n	800484e <_malloc_r+0xd2>
 80047d8:	6821      	ldr	r1, [r4, #0]
 80047da:	3503      	adds	r5, #3
 80047dc:	1a6d      	subs	r5, r5, r1
 80047de:	f025 0503 	bic.w	r5, r5, #3
 80047e2:	3508      	adds	r5, #8
 80047e4:	2d0c      	cmp	r5, #12
 80047e6:	bf38      	it	cc
 80047e8:	250c      	movcc	r5, #12
 80047ea:	4638      	mov	r0, r7
 80047ec:	4629      	mov	r1, r5
 80047ee:	f7ff ffa5 	bl	800473c <sbrk_aligned>
 80047f2:	3001      	adds	r0, #1
 80047f4:	d02b      	beq.n	800484e <_malloc_r+0xd2>
 80047f6:	6823      	ldr	r3, [r4, #0]
 80047f8:	442b      	add	r3, r5
 80047fa:	6023      	str	r3, [r4, #0]
 80047fc:	e00e      	b.n	800481c <_malloc_r+0xa0>
 80047fe:	6822      	ldr	r2, [r4, #0]
 8004800:	1b52      	subs	r2, r2, r5
 8004802:	d41e      	bmi.n	8004842 <_malloc_r+0xc6>
 8004804:	2a0b      	cmp	r2, #11
 8004806:	d916      	bls.n	8004836 <_malloc_r+0xba>
 8004808:	1961      	adds	r1, r4, r5
 800480a:	42a3      	cmp	r3, r4
 800480c:	6025      	str	r5, [r4, #0]
 800480e:	bf18      	it	ne
 8004810:	6059      	strne	r1, [r3, #4]
 8004812:	6863      	ldr	r3, [r4, #4]
 8004814:	bf08      	it	eq
 8004816:	6031      	streq	r1, [r6, #0]
 8004818:	5162      	str	r2, [r4, r5]
 800481a:	604b      	str	r3, [r1, #4]
 800481c:	4638      	mov	r0, r7
 800481e:	f104 060b 	add.w	r6, r4, #11
 8004822:	f000 fe15 	bl	8005450 <__malloc_unlock>
 8004826:	f026 0607 	bic.w	r6, r6, #7
 800482a:	1d23      	adds	r3, r4, #4
 800482c:	1af2      	subs	r2, r6, r3
 800482e:	d0b6      	beq.n	800479e <_malloc_r+0x22>
 8004830:	1b9b      	subs	r3, r3, r6
 8004832:	50a3      	str	r3, [r4, r2]
 8004834:	e7b3      	b.n	800479e <_malloc_r+0x22>
 8004836:	6862      	ldr	r2, [r4, #4]
 8004838:	42a3      	cmp	r3, r4
 800483a:	bf0c      	ite	eq
 800483c:	6032      	streq	r2, [r6, #0]
 800483e:	605a      	strne	r2, [r3, #4]
 8004840:	e7ec      	b.n	800481c <_malloc_r+0xa0>
 8004842:	4623      	mov	r3, r4
 8004844:	6864      	ldr	r4, [r4, #4]
 8004846:	e7b2      	b.n	80047ae <_malloc_r+0x32>
 8004848:	4634      	mov	r4, r6
 800484a:	6876      	ldr	r6, [r6, #4]
 800484c:	e7b9      	b.n	80047c2 <_malloc_r+0x46>
 800484e:	230c      	movs	r3, #12
 8004850:	4638      	mov	r0, r7
 8004852:	603b      	str	r3, [r7, #0]
 8004854:	f000 fdfc 	bl	8005450 <__malloc_unlock>
 8004858:	e7a1      	b.n	800479e <_malloc_r+0x22>
 800485a:	6025      	str	r5, [r4, #0]
 800485c:	e7de      	b.n	800481c <_malloc_r+0xa0>
 800485e:	bf00      	nop
 8004860:	20000260 	.word	0x20000260

08004864 <__sfputc_r>:
 8004864:	6893      	ldr	r3, [r2, #8]
 8004866:	b410      	push	{r4}
 8004868:	3b01      	subs	r3, #1
 800486a:	2b00      	cmp	r3, #0
 800486c:	6093      	str	r3, [r2, #8]
 800486e:	da07      	bge.n	8004880 <__sfputc_r+0x1c>
 8004870:	6994      	ldr	r4, [r2, #24]
 8004872:	42a3      	cmp	r3, r4
 8004874:	db01      	blt.n	800487a <__sfputc_r+0x16>
 8004876:	290a      	cmp	r1, #10
 8004878:	d102      	bne.n	8004880 <__sfputc_r+0x1c>
 800487a:	bc10      	pop	{r4}
 800487c:	f000 baf0 	b.w	8004e60 <__swbuf_r>
 8004880:	6813      	ldr	r3, [r2, #0]
 8004882:	1c58      	adds	r0, r3, #1
 8004884:	6010      	str	r0, [r2, #0]
 8004886:	7019      	strb	r1, [r3, #0]
 8004888:	4608      	mov	r0, r1
 800488a:	bc10      	pop	{r4}
 800488c:	4770      	bx	lr

0800488e <__sfputs_r>:
 800488e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004890:	4606      	mov	r6, r0
 8004892:	460f      	mov	r7, r1
 8004894:	4614      	mov	r4, r2
 8004896:	18d5      	adds	r5, r2, r3
 8004898:	42ac      	cmp	r4, r5
 800489a:	d101      	bne.n	80048a0 <__sfputs_r+0x12>
 800489c:	2000      	movs	r0, #0
 800489e:	e007      	b.n	80048b0 <__sfputs_r+0x22>
 80048a0:	463a      	mov	r2, r7
 80048a2:	4630      	mov	r0, r6
 80048a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048a8:	f7ff ffdc 	bl	8004864 <__sfputc_r>
 80048ac:	1c43      	adds	r3, r0, #1
 80048ae:	d1f3      	bne.n	8004898 <__sfputs_r+0xa>
 80048b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080048b4 <_vfiprintf_r>:
 80048b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b8:	460d      	mov	r5, r1
 80048ba:	4614      	mov	r4, r2
 80048bc:	4698      	mov	r8, r3
 80048be:	4606      	mov	r6, r0
 80048c0:	b09d      	sub	sp, #116	; 0x74
 80048c2:	b118      	cbz	r0, 80048cc <_vfiprintf_r+0x18>
 80048c4:	6983      	ldr	r3, [r0, #24]
 80048c6:	b90b      	cbnz	r3, 80048cc <_vfiprintf_r+0x18>
 80048c8:	f000 fca8 	bl	800521c <__sinit>
 80048cc:	4b89      	ldr	r3, [pc, #548]	; (8004af4 <_vfiprintf_r+0x240>)
 80048ce:	429d      	cmp	r5, r3
 80048d0:	d11b      	bne.n	800490a <_vfiprintf_r+0x56>
 80048d2:	6875      	ldr	r5, [r6, #4]
 80048d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80048d6:	07d9      	lsls	r1, r3, #31
 80048d8:	d405      	bmi.n	80048e6 <_vfiprintf_r+0x32>
 80048da:	89ab      	ldrh	r3, [r5, #12]
 80048dc:	059a      	lsls	r2, r3, #22
 80048de:	d402      	bmi.n	80048e6 <_vfiprintf_r+0x32>
 80048e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80048e2:	f000 fd39 	bl	8005358 <__retarget_lock_acquire_recursive>
 80048e6:	89ab      	ldrh	r3, [r5, #12]
 80048e8:	071b      	lsls	r3, r3, #28
 80048ea:	d501      	bpl.n	80048f0 <_vfiprintf_r+0x3c>
 80048ec:	692b      	ldr	r3, [r5, #16]
 80048ee:	b9eb      	cbnz	r3, 800492c <_vfiprintf_r+0x78>
 80048f0:	4629      	mov	r1, r5
 80048f2:	4630      	mov	r0, r6
 80048f4:	f000 fb06 	bl	8004f04 <__swsetup_r>
 80048f8:	b1c0      	cbz	r0, 800492c <_vfiprintf_r+0x78>
 80048fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80048fc:	07dc      	lsls	r4, r3, #31
 80048fe:	d50e      	bpl.n	800491e <_vfiprintf_r+0x6a>
 8004900:	f04f 30ff 	mov.w	r0, #4294967295
 8004904:	b01d      	add	sp, #116	; 0x74
 8004906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800490a:	4b7b      	ldr	r3, [pc, #492]	; (8004af8 <_vfiprintf_r+0x244>)
 800490c:	429d      	cmp	r5, r3
 800490e:	d101      	bne.n	8004914 <_vfiprintf_r+0x60>
 8004910:	68b5      	ldr	r5, [r6, #8]
 8004912:	e7df      	b.n	80048d4 <_vfiprintf_r+0x20>
 8004914:	4b79      	ldr	r3, [pc, #484]	; (8004afc <_vfiprintf_r+0x248>)
 8004916:	429d      	cmp	r5, r3
 8004918:	bf08      	it	eq
 800491a:	68f5      	ldreq	r5, [r6, #12]
 800491c:	e7da      	b.n	80048d4 <_vfiprintf_r+0x20>
 800491e:	89ab      	ldrh	r3, [r5, #12]
 8004920:	0598      	lsls	r0, r3, #22
 8004922:	d4ed      	bmi.n	8004900 <_vfiprintf_r+0x4c>
 8004924:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004926:	f000 fd18 	bl	800535a <__retarget_lock_release_recursive>
 800492a:	e7e9      	b.n	8004900 <_vfiprintf_r+0x4c>
 800492c:	2300      	movs	r3, #0
 800492e:	9309      	str	r3, [sp, #36]	; 0x24
 8004930:	2320      	movs	r3, #32
 8004932:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004936:	2330      	movs	r3, #48	; 0x30
 8004938:	f04f 0901 	mov.w	r9, #1
 800493c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004940:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8004b00 <_vfiprintf_r+0x24c>
 8004944:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004948:	4623      	mov	r3, r4
 800494a:	469a      	mov	sl, r3
 800494c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004950:	b10a      	cbz	r2, 8004956 <_vfiprintf_r+0xa2>
 8004952:	2a25      	cmp	r2, #37	; 0x25
 8004954:	d1f9      	bne.n	800494a <_vfiprintf_r+0x96>
 8004956:	ebba 0b04 	subs.w	fp, sl, r4
 800495a:	d00b      	beq.n	8004974 <_vfiprintf_r+0xc0>
 800495c:	465b      	mov	r3, fp
 800495e:	4622      	mov	r2, r4
 8004960:	4629      	mov	r1, r5
 8004962:	4630      	mov	r0, r6
 8004964:	f7ff ff93 	bl	800488e <__sfputs_r>
 8004968:	3001      	adds	r0, #1
 800496a:	f000 80aa 	beq.w	8004ac2 <_vfiprintf_r+0x20e>
 800496e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004970:	445a      	add	r2, fp
 8004972:	9209      	str	r2, [sp, #36]	; 0x24
 8004974:	f89a 3000 	ldrb.w	r3, [sl]
 8004978:	2b00      	cmp	r3, #0
 800497a:	f000 80a2 	beq.w	8004ac2 <_vfiprintf_r+0x20e>
 800497e:	2300      	movs	r3, #0
 8004980:	f04f 32ff 	mov.w	r2, #4294967295
 8004984:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004988:	f10a 0a01 	add.w	sl, sl, #1
 800498c:	9304      	str	r3, [sp, #16]
 800498e:	9307      	str	r3, [sp, #28]
 8004990:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004994:	931a      	str	r3, [sp, #104]	; 0x68
 8004996:	4654      	mov	r4, sl
 8004998:	2205      	movs	r2, #5
 800499a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800499e:	4858      	ldr	r0, [pc, #352]	; (8004b00 <_vfiprintf_r+0x24c>)
 80049a0:	f000 fd42 	bl	8005428 <memchr>
 80049a4:	9a04      	ldr	r2, [sp, #16]
 80049a6:	b9d8      	cbnz	r0, 80049e0 <_vfiprintf_r+0x12c>
 80049a8:	06d1      	lsls	r1, r2, #27
 80049aa:	bf44      	itt	mi
 80049ac:	2320      	movmi	r3, #32
 80049ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049b2:	0713      	lsls	r3, r2, #28
 80049b4:	bf44      	itt	mi
 80049b6:	232b      	movmi	r3, #43	; 0x2b
 80049b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049bc:	f89a 3000 	ldrb.w	r3, [sl]
 80049c0:	2b2a      	cmp	r3, #42	; 0x2a
 80049c2:	d015      	beq.n	80049f0 <_vfiprintf_r+0x13c>
 80049c4:	4654      	mov	r4, sl
 80049c6:	2000      	movs	r0, #0
 80049c8:	f04f 0c0a 	mov.w	ip, #10
 80049cc:	9a07      	ldr	r2, [sp, #28]
 80049ce:	4621      	mov	r1, r4
 80049d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049d4:	3b30      	subs	r3, #48	; 0x30
 80049d6:	2b09      	cmp	r3, #9
 80049d8:	d94e      	bls.n	8004a78 <_vfiprintf_r+0x1c4>
 80049da:	b1b0      	cbz	r0, 8004a0a <_vfiprintf_r+0x156>
 80049dc:	9207      	str	r2, [sp, #28]
 80049de:	e014      	b.n	8004a0a <_vfiprintf_r+0x156>
 80049e0:	eba0 0308 	sub.w	r3, r0, r8
 80049e4:	fa09 f303 	lsl.w	r3, r9, r3
 80049e8:	4313      	orrs	r3, r2
 80049ea:	46a2      	mov	sl, r4
 80049ec:	9304      	str	r3, [sp, #16]
 80049ee:	e7d2      	b.n	8004996 <_vfiprintf_r+0xe2>
 80049f0:	9b03      	ldr	r3, [sp, #12]
 80049f2:	1d19      	adds	r1, r3, #4
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	9103      	str	r1, [sp, #12]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	bfbb      	ittet	lt
 80049fc:	425b      	neglt	r3, r3
 80049fe:	f042 0202 	orrlt.w	r2, r2, #2
 8004a02:	9307      	strge	r3, [sp, #28]
 8004a04:	9307      	strlt	r3, [sp, #28]
 8004a06:	bfb8      	it	lt
 8004a08:	9204      	strlt	r2, [sp, #16]
 8004a0a:	7823      	ldrb	r3, [r4, #0]
 8004a0c:	2b2e      	cmp	r3, #46	; 0x2e
 8004a0e:	d10c      	bne.n	8004a2a <_vfiprintf_r+0x176>
 8004a10:	7863      	ldrb	r3, [r4, #1]
 8004a12:	2b2a      	cmp	r3, #42	; 0x2a
 8004a14:	d135      	bne.n	8004a82 <_vfiprintf_r+0x1ce>
 8004a16:	9b03      	ldr	r3, [sp, #12]
 8004a18:	3402      	adds	r4, #2
 8004a1a:	1d1a      	adds	r2, r3, #4
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	9203      	str	r2, [sp, #12]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	bfb8      	it	lt
 8004a24:	f04f 33ff 	movlt.w	r3, #4294967295
 8004a28:	9305      	str	r3, [sp, #20]
 8004a2a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8004b04 <_vfiprintf_r+0x250>
 8004a2e:	2203      	movs	r2, #3
 8004a30:	4650      	mov	r0, sl
 8004a32:	7821      	ldrb	r1, [r4, #0]
 8004a34:	f000 fcf8 	bl	8005428 <memchr>
 8004a38:	b140      	cbz	r0, 8004a4c <_vfiprintf_r+0x198>
 8004a3a:	2340      	movs	r3, #64	; 0x40
 8004a3c:	eba0 000a 	sub.w	r0, r0, sl
 8004a40:	fa03 f000 	lsl.w	r0, r3, r0
 8004a44:	9b04      	ldr	r3, [sp, #16]
 8004a46:	3401      	adds	r4, #1
 8004a48:	4303      	orrs	r3, r0
 8004a4a:	9304      	str	r3, [sp, #16]
 8004a4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a50:	2206      	movs	r2, #6
 8004a52:	482d      	ldr	r0, [pc, #180]	; (8004b08 <_vfiprintf_r+0x254>)
 8004a54:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004a58:	f000 fce6 	bl	8005428 <memchr>
 8004a5c:	2800      	cmp	r0, #0
 8004a5e:	d03f      	beq.n	8004ae0 <_vfiprintf_r+0x22c>
 8004a60:	4b2a      	ldr	r3, [pc, #168]	; (8004b0c <_vfiprintf_r+0x258>)
 8004a62:	bb1b      	cbnz	r3, 8004aac <_vfiprintf_r+0x1f8>
 8004a64:	9b03      	ldr	r3, [sp, #12]
 8004a66:	3307      	adds	r3, #7
 8004a68:	f023 0307 	bic.w	r3, r3, #7
 8004a6c:	3308      	adds	r3, #8
 8004a6e:	9303      	str	r3, [sp, #12]
 8004a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a72:	443b      	add	r3, r7
 8004a74:	9309      	str	r3, [sp, #36]	; 0x24
 8004a76:	e767      	b.n	8004948 <_vfiprintf_r+0x94>
 8004a78:	460c      	mov	r4, r1
 8004a7a:	2001      	movs	r0, #1
 8004a7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a80:	e7a5      	b.n	80049ce <_vfiprintf_r+0x11a>
 8004a82:	2300      	movs	r3, #0
 8004a84:	f04f 0c0a 	mov.w	ip, #10
 8004a88:	4619      	mov	r1, r3
 8004a8a:	3401      	adds	r4, #1
 8004a8c:	9305      	str	r3, [sp, #20]
 8004a8e:	4620      	mov	r0, r4
 8004a90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a94:	3a30      	subs	r2, #48	; 0x30
 8004a96:	2a09      	cmp	r2, #9
 8004a98:	d903      	bls.n	8004aa2 <_vfiprintf_r+0x1ee>
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d0c5      	beq.n	8004a2a <_vfiprintf_r+0x176>
 8004a9e:	9105      	str	r1, [sp, #20]
 8004aa0:	e7c3      	b.n	8004a2a <_vfiprintf_r+0x176>
 8004aa2:	4604      	mov	r4, r0
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	fb0c 2101 	mla	r1, ip, r1, r2
 8004aaa:	e7f0      	b.n	8004a8e <_vfiprintf_r+0x1da>
 8004aac:	ab03      	add	r3, sp, #12
 8004aae:	9300      	str	r3, [sp, #0]
 8004ab0:	462a      	mov	r2, r5
 8004ab2:	4630      	mov	r0, r6
 8004ab4:	4b16      	ldr	r3, [pc, #88]	; (8004b10 <_vfiprintf_r+0x25c>)
 8004ab6:	a904      	add	r1, sp, #16
 8004ab8:	f3af 8000 	nop.w
 8004abc:	4607      	mov	r7, r0
 8004abe:	1c78      	adds	r0, r7, #1
 8004ac0:	d1d6      	bne.n	8004a70 <_vfiprintf_r+0x1bc>
 8004ac2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ac4:	07d9      	lsls	r1, r3, #31
 8004ac6:	d405      	bmi.n	8004ad4 <_vfiprintf_r+0x220>
 8004ac8:	89ab      	ldrh	r3, [r5, #12]
 8004aca:	059a      	lsls	r2, r3, #22
 8004acc:	d402      	bmi.n	8004ad4 <_vfiprintf_r+0x220>
 8004ace:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ad0:	f000 fc43 	bl	800535a <__retarget_lock_release_recursive>
 8004ad4:	89ab      	ldrh	r3, [r5, #12]
 8004ad6:	065b      	lsls	r3, r3, #25
 8004ad8:	f53f af12 	bmi.w	8004900 <_vfiprintf_r+0x4c>
 8004adc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ade:	e711      	b.n	8004904 <_vfiprintf_r+0x50>
 8004ae0:	ab03      	add	r3, sp, #12
 8004ae2:	9300      	str	r3, [sp, #0]
 8004ae4:	462a      	mov	r2, r5
 8004ae6:	4630      	mov	r0, r6
 8004ae8:	4b09      	ldr	r3, [pc, #36]	; (8004b10 <_vfiprintf_r+0x25c>)
 8004aea:	a904      	add	r1, sp, #16
 8004aec:	f000 f882 	bl	8004bf4 <_printf_i>
 8004af0:	e7e4      	b.n	8004abc <_vfiprintf_r+0x208>
 8004af2:	bf00      	nop
 8004af4:	080057f4 	.word	0x080057f4
 8004af8:	08005814 	.word	0x08005814
 8004afc:	080057d4 	.word	0x080057d4
 8004b00:	0800579e 	.word	0x0800579e
 8004b04:	080057a4 	.word	0x080057a4
 8004b08:	080057a8 	.word	0x080057a8
 8004b0c:	00000000 	.word	0x00000000
 8004b10:	0800488f 	.word	0x0800488f

08004b14 <_printf_common>:
 8004b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b18:	4616      	mov	r6, r2
 8004b1a:	4699      	mov	r9, r3
 8004b1c:	688a      	ldr	r2, [r1, #8]
 8004b1e:	690b      	ldr	r3, [r1, #16]
 8004b20:	4607      	mov	r7, r0
 8004b22:	4293      	cmp	r3, r2
 8004b24:	bfb8      	it	lt
 8004b26:	4613      	movlt	r3, r2
 8004b28:	6033      	str	r3, [r6, #0]
 8004b2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b2e:	460c      	mov	r4, r1
 8004b30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b34:	b10a      	cbz	r2, 8004b3a <_printf_common+0x26>
 8004b36:	3301      	adds	r3, #1
 8004b38:	6033      	str	r3, [r6, #0]
 8004b3a:	6823      	ldr	r3, [r4, #0]
 8004b3c:	0699      	lsls	r1, r3, #26
 8004b3e:	bf42      	ittt	mi
 8004b40:	6833      	ldrmi	r3, [r6, #0]
 8004b42:	3302      	addmi	r3, #2
 8004b44:	6033      	strmi	r3, [r6, #0]
 8004b46:	6825      	ldr	r5, [r4, #0]
 8004b48:	f015 0506 	ands.w	r5, r5, #6
 8004b4c:	d106      	bne.n	8004b5c <_printf_common+0x48>
 8004b4e:	f104 0a19 	add.w	sl, r4, #25
 8004b52:	68e3      	ldr	r3, [r4, #12]
 8004b54:	6832      	ldr	r2, [r6, #0]
 8004b56:	1a9b      	subs	r3, r3, r2
 8004b58:	42ab      	cmp	r3, r5
 8004b5a:	dc28      	bgt.n	8004bae <_printf_common+0x9a>
 8004b5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b60:	1e13      	subs	r3, r2, #0
 8004b62:	6822      	ldr	r2, [r4, #0]
 8004b64:	bf18      	it	ne
 8004b66:	2301      	movne	r3, #1
 8004b68:	0692      	lsls	r2, r2, #26
 8004b6a:	d42d      	bmi.n	8004bc8 <_printf_common+0xb4>
 8004b6c:	4649      	mov	r1, r9
 8004b6e:	4638      	mov	r0, r7
 8004b70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b74:	47c0      	blx	r8
 8004b76:	3001      	adds	r0, #1
 8004b78:	d020      	beq.n	8004bbc <_printf_common+0xa8>
 8004b7a:	6823      	ldr	r3, [r4, #0]
 8004b7c:	68e5      	ldr	r5, [r4, #12]
 8004b7e:	f003 0306 	and.w	r3, r3, #6
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	bf18      	it	ne
 8004b86:	2500      	movne	r5, #0
 8004b88:	6832      	ldr	r2, [r6, #0]
 8004b8a:	f04f 0600 	mov.w	r6, #0
 8004b8e:	68a3      	ldr	r3, [r4, #8]
 8004b90:	bf08      	it	eq
 8004b92:	1aad      	subeq	r5, r5, r2
 8004b94:	6922      	ldr	r2, [r4, #16]
 8004b96:	bf08      	it	eq
 8004b98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	bfc4      	itt	gt
 8004ba0:	1a9b      	subgt	r3, r3, r2
 8004ba2:	18ed      	addgt	r5, r5, r3
 8004ba4:	341a      	adds	r4, #26
 8004ba6:	42b5      	cmp	r5, r6
 8004ba8:	d11a      	bne.n	8004be0 <_printf_common+0xcc>
 8004baa:	2000      	movs	r0, #0
 8004bac:	e008      	b.n	8004bc0 <_printf_common+0xac>
 8004bae:	2301      	movs	r3, #1
 8004bb0:	4652      	mov	r2, sl
 8004bb2:	4649      	mov	r1, r9
 8004bb4:	4638      	mov	r0, r7
 8004bb6:	47c0      	blx	r8
 8004bb8:	3001      	adds	r0, #1
 8004bba:	d103      	bne.n	8004bc4 <_printf_common+0xb0>
 8004bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8004bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bc4:	3501      	adds	r5, #1
 8004bc6:	e7c4      	b.n	8004b52 <_printf_common+0x3e>
 8004bc8:	2030      	movs	r0, #48	; 0x30
 8004bca:	18e1      	adds	r1, r4, r3
 8004bcc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004bd0:	1c5a      	adds	r2, r3, #1
 8004bd2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004bd6:	4422      	add	r2, r4
 8004bd8:	3302      	adds	r3, #2
 8004bda:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004bde:	e7c5      	b.n	8004b6c <_printf_common+0x58>
 8004be0:	2301      	movs	r3, #1
 8004be2:	4622      	mov	r2, r4
 8004be4:	4649      	mov	r1, r9
 8004be6:	4638      	mov	r0, r7
 8004be8:	47c0      	blx	r8
 8004bea:	3001      	adds	r0, #1
 8004bec:	d0e6      	beq.n	8004bbc <_printf_common+0xa8>
 8004bee:	3601      	adds	r6, #1
 8004bf0:	e7d9      	b.n	8004ba6 <_printf_common+0x92>
	...

08004bf4 <_printf_i>:
 8004bf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004bf8:	7e0f      	ldrb	r7, [r1, #24]
 8004bfa:	4691      	mov	r9, r2
 8004bfc:	2f78      	cmp	r7, #120	; 0x78
 8004bfe:	4680      	mov	r8, r0
 8004c00:	460c      	mov	r4, r1
 8004c02:	469a      	mov	sl, r3
 8004c04:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c0a:	d807      	bhi.n	8004c1c <_printf_i+0x28>
 8004c0c:	2f62      	cmp	r7, #98	; 0x62
 8004c0e:	d80a      	bhi.n	8004c26 <_printf_i+0x32>
 8004c10:	2f00      	cmp	r7, #0
 8004c12:	f000 80d9 	beq.w	8004dc8 <_printf_i+0x1d4>
 8004c16:	2f58      	cmp	r7, #88	; 0x58
 8004c18:	f000 80a4 	beq.w	8004d64 <_printf_i+0x170>
 8004c1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c24:	e03a      	b.n	8004c9c <_printf_i+0xa8>
 8004c26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c2a:	2b15      	cmp	r3, #21
 8004c2c:	d8f6      	bhi.n	8004c1c <_printf_i+0x28>
 8004c2e:	a101      	add	r1, pc, #4	; (adr r1, 8004c34 <_printf_i+0x40>)
 8004c30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c34:	08004c8d 	.word	0x08004c8d
 8004c38:	08004ca1 	.word	0x08004ca1
 8004c3c:	08004c1d 	.word	0x08004c1d
 8004c40:	08004c1d 	.word	0x08004c1d
 8004c44:	08004c1d 	.word	0x08004c1d
 8004c48:	08004c1d 	.word	0x08004c1d
 8004c4c:	08004ca1 	.word	0x08004ca1
 8004c50:	08004c1d 	.word	0x08004c1d
 8004c54:	08004c1d 	.word	0x08004c1d
 8004c58:	08004c1d 	.word	0x08004c1d
 8004c5c:	08004c1d 	.word	0x08004c1d
 8004c60:	08004daf 	.word	0x08004daf
 8004c64:	08004cd1 	.word	0x08004cd1
 8004c68:	08004d91 	.word	0x08004d91
 8004c6c:	08004c1d 	.word	0x08004c1d
 8004c70:	08004c1d 	.word	0x08004c1d
 8004c74:	08004dd1 	.word	0x08004dd1
 8004c78:	08004c1d 	.word	0x08004c1d
 8004c7c:	08004cd1 	.word	0x08004cd1
 8004c80:	08004c1d 	.word	0x08004c1d
 8004c84:	08004c1d 	.word	0x08004c1d
 8004c88:	08004d99 	.word	0x08004d99
 8004c8c:	682b      	ldr	r3, [r5, #0]
 8004c8e:	1d1a      	adds	r2, r3, #4
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	602a      	str	r2, [r5, #0]
 8004c94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e0a4      	b.n	8004dea <_printf_i+0x1f6>
 8004ca0:	6820      	ldr	r0, [r4, #0]
 8004ca2:	6829      	ldr	r1, [r5, #0]
 8004ca4:	0606      	lsls	r6, r0, #24
 8004ca6:	f101 0304 	add.w	r3, r1, #4
 8004caa:	d50a      	bpl.n	8004cc2 <_printf_i+0xce>
 8004cac:	680e      	ldr	r6, [r1, #0]
 8004cae:	602b      	str	r3, [r5, #0]
 8004cb0:	2e00      	cmp	r6, #0
 8004cb2:	da03      	bge.n	8004cbc <_printf_i+0xc8>
 8004cb4:	232d      	movs	r3, #45	; 0x2d
 8004cb6:	4276      	negs	r6, r6
 8004cb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cbc:	230a      	movs	r3, #10
 8004cbe:	485e      	ldr	r0, [pc, #376]	; (8004e38 <_printf_i+0x244>)
 8004cc0:	e019      	b.n	8004cf6 <_printf_i+0x102>
 8004cc2:	680e      	ldr	r6, [r1, #0]
 8004cc4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004cc8:	602b      	str	r3, [r5, #0]
 8004cca:	bf18      	it	ne
 8004ccc:	b236      	sxthne	r6, r6
 8004cce:	e7ef      	b.n	8004cb0 <_printf_i+0xbc>
 8004cd0:	682b      	ldr	r3, [r5, #0]
 8004cd2:	6820      	ldr	r0, [r4, #0]
 8004cd4:	1d19      	adds	r1, r3, #4
 8004cd6:	6029      	str	r1, [r5, #0]
 8004cd8:	0601      	lsls	r1, r0, #24
 8004cda:	d501      	bpl.n	8004ce0 <_printf_i+0xec>
 8004cdc:	681e      	ldr	r6, [r3, #0]
 8004cde:	e002      	b.n	8004ce6 <_printf_i+0xf2>
 8004ce0:	0646      	lsls	r6, r0, #25
 8004ce2:	d5fb      	bpl.n	8004cdc <_printf_i+0xe8>
 8004ce4:	881e      	ldrh	r6, [r3, #0]
 8004ce6:	2f6f      	cmp	r7, #111	; 0x6f
 8004ce8:	bf0c      	ite	eq
 8004cea:	2308      	moveq	r3, #8
 8004cec:	230a      	movne	r3, #10
 8004cee:	4852      	ldr	r0, [pc, #328]	; (8004e38 <_printf_i+0x244>)
 8004cf0:	2100      	movs	r1, #0
 8004cf2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004cf6:	6865      	ldr	r5, [r4, #4]
 8004cf8:	2d00      	cmp	r5, #0
 8004cfa:	bfa8      	it	ge
 8004cfc:	6821      	ldrge	r1, [r4, #0]
 8004cfe:	60a5      	str	r5, [r4, #8]
 8004d00:	bfa4      	itt	ge
 8004d02:	f021 0104 	bicge.w	r1, r1, #4
 8004d06:	6021      	strge	r1, [r4, #0]
 8004d08:	b90e      	cbnz	r6, 8004d0e <_printf_i+0x11a>
 8004d0a:	2d00      	cmp	r5, #0
 8004d0c:	d04d      	beq.n	8004daa <_printf_i+0x1b6>
 8004d0e:	4615      	mov	r5, r2
 8004d10:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d14:	fb03 6711 	mls	r7, r3, r1, r6
 8004d18:	5dc7      	ldrb	r7, [r0, r7]
 8004d1a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004d1e:	4637      	mov	r7, r6
 8004d20:	42bb      	cmp	r3, r7
 8004d22:	460e      	mov	r6, r1
 8004d24:	d9f4      	bls.n	8004d10 <_printf_i+0x11c>
 8004d26:	2b08      	cmp	r3, #8
 8004d28:	d10b      	bne.n	8004d42 <_printf_i+0x14e>
 8004d2a:	6823      	ldr	r3, [r4, #0]
 8004d2c:	07de      	lsls	r6, r3, #31
 8004d2e:	d508      	bpl.n	8004d42 <_printf_i+0x14e>
 8004d30:	6923      	ldr	r3, [r4, #16]
 8004d32:	6861      	ldr	r1, [r4, #4]
 8004d34:	4299      	cmp	r1, r3
 8004d36:	bfde      	ittt	le
 8004d38:	2330      	movle	r3, #48	; 0x30
 8004d3a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d3e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d42:	1b52      	subs	r2, r2, r5
 8004d44:	6122      	str	r2, [r4, #16]
 8004d46:	464b      	mov	r3, r9
 8004d48:	4621      	mov	r1, r4
 8004d4a:	4640      	mov	r0, r8
 8004d4c:	f8cd a000 	str.w	sl, [sp]
 8004d50:	aa03      	add	r2, sp, #12
 8004d52:	f7ff fedf 	bl	8004b14 <_printf_common>
 8004d56:	3001      	adds	r0, #1
 8004d58:	d14c      	bne.n	8004df4 <_printf_i+0x200>
 8004d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d5e:	b004      	add	sp, #16
 8004d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d64:	4834      	ldr	r0, [pc, #208]	; (8004e38 <_printf_i+0x244>)
 8004d66:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004d6a:	6829      	ldr	r1, [r5, #0]
 8004d6c:	6823      	ldr	r3, [r4, #0]
 8004d6e:	f851 6b04 	ldr.w	r6, [r1], #4
 8004d72:	6029      	str	r1, [r5, #0]
 8004d74:	061d      	lsls	r5, r3, #24
 8004d76:	d514      	bpl.n	8004da2 <_printf_i+0x1ae>
 8004d78:	07df      	lsls	r7, r3, #31
 8004d7a:	bf44      	itt	mi
 8004d7c:	f043 0320 	orrmi.w	r3, r3, #32
 8004d80:	6023      	strmi	r3, [r4, #0]
 8004d82:	b91e      	cbnz	r6, 8004d8c <_printf_i+0x198>
 8004d84:	6823      	ldr	r3, [r4, #0]
 8004d86:	f023 0320 	bic.w	r3, r3, #32
 8004d8a:	6023      	str	r3, [r4, #0]
 8004d8c:	2310      	movs	r3, #16
 8004d8e:	e7af      	b.n	8004cf0 <_printf_i+0xfc>
 8004d90:	6823      	ldr	r3, [r4, #0]
 8004d92:	f043 0320 	orr.w	r3, r3, #32
 8004d96:	6023      	str	r3, [r4, #0]
 8004d98:	2378      	movs	r3, #120	; 0x78
 8004d9a:	4828      	ldr	r0, [pc, #160]	; (8004e3c <_printf_i+0x248>)
 8004d9c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004da0:	e7e3      	b.n	8004d6a <_printf_i+0x176>
 8004da2:	0659      	lsls	r1, r3, #25
 8004da4:	bf48      	it	mi
 8004da6:	b2b6      	uxthmi	r6, r6
 8004da8:	e7e6      	b.n	8004d78 <_printf_i+0x184>
 8004daa:	4615      	mov	r5, r2
 8004dac:	e7bb      	b.n	8004d26 <_printf_i+0x132>
 8004dae:	682b      	ldr	r3, [r5, #0]
 8004db0:	6826      	ldr	r6, [r4, #0]
 8004db2:	1d18      	adds	r0, r3, #4
 8004db4:	6961      	ldr	r1, [r4, #20]
 8004db6:	6028      	str	r0, [r5, #0]
 8004db8:	0635      	lsls	r5, r6, #24
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	d501      	bpl.n	8004dc2 <_printf_i+0x1ce>
 8004dbe:	6019      	str	r1, [r3, #0]
 8004dc0:	e002      	b.n	8004dc8 <_printf_i+0x1d4>
 8004dc2:	0670      	lsls	r0, r6, #25
 8004dc4:	d5fb      	bpl.n	8004dbe <_printf_i+0x1ca>
 8004dc6:	8019      	strh	r1, [r3, #0]
 8004dc8:	2300      	movs	r3, #0
 8004dca:	4615      	mov	r5, r2
 8004dcc:	6123      	str	r3, [r4, #16]
 8004dce:	e7ba      	b.n	8004d46 <_printf_i+0x152>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	2100      	movs	r1, #0
 8004dd4:	1d1a      	adds	r2, r3, #4
 8004dd6:	602a      	str	r2, [r5, #0]
 8004dd8:	681d      	ldr	r5, [r3, #0]
 8004dda:	6862      	ldr	r2, [r4, #4]
 8004ddc:	4628      	mov	r0, r5
 8004dde:	f000 fb23 	bl	8005428 <memchr>
 8004de2:	b108      	cbz	r0, 8004de8 <_printf_i+0x1f4>
 8004de4:	1b40      	subs	r0, r0, r5
 8004de6:	6060      	str	r0, [r4, #4]
 8004de8:	6863      	ldr	r3, [r4, #4]
 8004dea:	6123      	str	r3, [r4, #16]
 8004dec:	2300      	movs	r3, #0
 8004dee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004df2:	e7a8      	b.n	8004d46 <_printf_i+0x152>
 8004df4:	462a      	mov	r2, r5
 8004df6:	4649      	mov	r1, r9
 8004df8:	4640      	mov	r0, r8
 8004dfa:	6923      	ldr	r3, [r4, #16]
 8004dfc:	47d0      	blx	sl
 8004dfe:	3001      	adds	r0, #1
 8004e00:	d0ab      	beq.n	8004d5a <_printf_i+0x166>
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	079b      	lsls	r3, r3, #30
 8004e06:	d413      	bmi.n	8004e30 <_printf_i+0x23c>
 8004e08:	68e0      	ldr	r0, [r4, #12]
 8004e0a:	9b03      	ldr	r3, [sp, #12]
 8004e0c:	4298      	cmp	r0, r3
 8004e0e:	bfb8      	it	lt
 8004e10:	4618      	movlt	r0, r3
 8004e12:	e7a4      	b.n	8004d5e <_printf_i+0x16a>
 8004e14:	2301      	movs	r3, #1
 8004e16:	4632      	mov	r2, r6
 8004e18:	4649      	mov	r1, r9
 8004e1a:	4640      	mov	r0, r8
 8004e1c:	47d0      	blx	sl
 8004e1e:	3001      	adds	r0, #1
 8004e20:	d09b      	beq.n	8004d5a <_printf_i+0x166>
 8004e22:	3501      	adds	r5, #1
 8004e24:	68e3      	ldr	r3, [r4, #12]
 8004e26:	9903      	ldr	r1, [sp, #12]
 8004e28:	1a5b      	subs	r3, r3, r1
 8004e2a:	42ab      	cmp	r3, r5
 8004e2c:	dcf2      	bgt.n	8004e14 <_printf_i+0x220>
 8004e2e:	e7eb      	b.n	8004e08 <_printf_i+0x214>
 8004e30:	2500      	movs	r5, #0
 8004e32:	f104 0619 	add.w	r6, r4, #25
 8004e36:	e7f5      	b.n	8004e24 <_printf_i+0x230>
 8004e38:	080057af 	.word	0x080057af
 8004e3c:	080057c0 	.word	0x080057c0

08004e40 <_sbrk_r>:
 8004e40:	b538      	push	{r3, r4, r5, lr}
 8004e42:	2300      	movs	r3, #0
 8004e44:	4d05      	ldr	r5, [pc, #20]	; (8004e5c <_sbrk_r+0x1c>)
 8004e46:	4604      	mov	r4, r0
 8004e48:	4608      	mov	r0, r1
 8004e4a:	602b      	str	r3, [r5, #0]
 8004e4c:	f7fd fa9e 	bl	800238c <_sbrk>
 8004e50:	1c43      	adds	r3, r0, #1
 8004e52:	d102      	bne.n	8004e5a <_sbrk_r+0x1a>
 8004e54:	682b      	ldr	r3, [r5, #0]
 8004e56:	b103      	cbz	r3, 8004e5a <_sbrk_r+0x1a>
 8004e58:	6023      	str	r3, [r4, #0]
 8004e5a:	bd38      	pop	{r3, r4, r5, pc}
 8004e5c:	2000026c 	.word	0x2000026c

08004e60 <__swbuf_r>:
 8004e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e62:	460e      	mov	r6, r1
 8004e64:	4614      	mov	r4, r2
 8004e66:	4605      	mov	r5, r0
 8004e68:	b118      	cbz	r0, 8004e72 <__swbuf_r+0x12>
 8004e6a:	6983      	ldr	r3, [r0, #24]
 8004e6c:	b90b      	cbnz	r3, 8004e72 <__swbuf_r+0x12>
 8004e6e:	f000 f9d5 	bl	800521c <__sinit>
 8004e72:	4b21      	ldr	r3, [pc, #132]	; (8004ef8 <__swbuf_r+0x98>)
 8004e74:	429c      	cmp	r4, r3
 8004e76:	d12b      	bne.n	8004ed0 <__swbuf_r+0x70>
 8004e78:	686c      	ldr	r4, [r5, #4]
 8004e7a:	69a3      	ldr	r3, [r4, #24]
 8004e7c:	60a3      	str	r3, [r4, #8]
 8004e7e:	89a3      	ldrh	r3, [r4, #12]
 8004e80:	071a      	lsls	r2, r3, #28
 8004e82:	d52f      	bpl.n	8004ee4 <__swbuf_r+0x84>
 8004e84:	6923      	ldr	r3, [r4, #16]
 8004e86:	b36b      	cbz	r3, 8004ee4 <__swbuf_r+0x84>
 8004e88:	6923      	ldr	r3, [r4, #16]
 8004e8a:	6820      	ldr	r0, [r4, #0]
 8004e8c:	b2f6      	uxtb	r6, r6
 8004e8e:	1ac0      	subs	r0, r0, r3
 8004e90:	6963      	ldr	r3, [r4, #20]
 8004e92:	4637      	mov	r7, r6
 8004e94:	4283      	cmp	r3, r0
 8004e96:	dc04      	bgt.n	8004ea2 <__swbuf_r+0x42>
 8004e98:	4621      	mov	r1, r4
 8004e9a:	4628      	mov	r0, r5
 8004e9c:	f000 f92a 	bl	80050f4 <_fflush_r>
 8004ea0:	bb30      	cbnz	r0, 8004ef0 <__swbuf_r+0x90>
 8004ea2:	68a3      	ldr	r3, [r4, #8]
 8004ea4:	3001      	adds	r0, #1
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	60a3      	str	r3, [r4, #8]
 8004eaa:	6823      	ldr	r3, [r4, #0]
 8004eac:	1c5a      	adds	r2, r3, #1
 8004eae:	6022      	str	r2, [r4, #0]
 8004eb0:	701e      	strb	r6, [r3, #0]
 8004eb2:	6963      	ldr	r3, [r4, #20]
 8004eb4:	4283      	cmp	r3, r0
 8004eb6:	d004      	beq.n	8004ec2 <__swbuf_r+0x62>
 8004eb8:	89a3      	ldrh	r3, [r4, #12]
 8004eba:	07db      	lsls	r3, r3, #31
 8004ebc:	d506      	bpl.n	8004ecc <__swbuf_r+0x6c>
 8004ebe:	2e0a      	cmp	r6, #10
 8004ec0:	d104      	bne.n	8004ecc <__swbuf_r+0x6c>
 8004ec2:	4621      	mov	r1, r4
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	f000 f915 	bl	80050f4 <_fflush_r>
 8004eca:	b988      	cbnz	r0, 8004ef0 <__swbuf_r+0x90>
 8004ecc:	4638      	mov	r0, r7
 8004ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ed0:	4b0a      	ldr	r3, [pc, #40]	; (8004efc <__swbuf_r+0x9c>)
 8004ed2:	429c      	cmp	r4, r3
 8004ed4:	d101      	bne.n	8004eda <__swbuf_r+0x7a>
 8004ed6:	68ac      	ldr	r4, [r5, #8]
 8004ed8:	e7cf      	b.n	8004e7a <__swbuf_r+0x1a>
 8004eda:	4b09      	ldr	r3, [pc, #36]	; (8004f00 <__swbuf_r+0xa0>)
 8004edc:	429c      	cmp	r4, r3
 8004ede:	bf08      	it	eq
 8004ee0:	68ec      	ldreq	r4, [r5, #12]
 8004ee2:	e7ca      	b.n	8004e7a <__swbuf_r+0x1a>
 8004ee4:	4621      	mov	r1, r4
 8004ee6:	4628      	mov	r0, r5
 8004ee8:	f000 f80c 	bl	8004f04 <__swsetup_r>
 8004eec:	2800      	cmp	r0, #0
 8004eee:	d0cb      	beq.n	8004e88 <__swbuf_r+0x28>
 8004ef0:	f04f 37ff 	mov.w	r7, #4294967295
 8004ef4:	e7ea      	b.n	8004ecc <__swbuf_r+0x6c>
 8004ef6:	bf00      	nop
 8004ef8:	080057f4 	.word	0x080057f4
 8004efc:	08005814 	.word	0x08005814
 8004f00:	080057d4 	.word	0x080057d4

08004f04 <__swsetup_r>:
 8004f04:	4b32      	ldr	r3, [pc, #200]	; (8004fd0 <__swsetup_r+0xcc>)
 8004f06:	b570      	push	{r4, r5, r6, lr}
 8004f08:	681d      	ldr	r5, [r3, #0]
 8004f0a:	4606      	mov	r6, r0
 8004f0c:	460c      	mov	r4, r1
 8004f0e:	b125      	cbz	r5, 8004f1a <__swsetup_r+0x16>
 8004f10:	69ab      	ldr	r3, [r5, #24]
 8004f12:	b913      	cbnz	r3, 8004f1a <__swsetup_r+0x16>
 8004f14:	4628      	mov	r0, r5
 8004f16:	f000 f981 	bl	800521c <__sinit>
 8004f1a:	4b2e      	ldr	r3, [pc, #184]	; (8004fd4 <__swsetup_r+0xd0>)
 8004f1c:	429c      	cmp	r4, r3
 8004f1e:	d10f      	bne.n	8004f40 <__swsetup_r+0x3c>
 8004f20:	686c      	ldr	r4, [r5, #4]
 8004f22:	89a3      	ldrh	r3, [r4, #12]
 8004f24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004f28:	0719      	lsls	r1, r3, #28
 8004f2a:	d42c      	bmi.n	8004f86 <__swsetup_r+0x82>
 8004f2c:	06dd      	lsls	r5, r3, #27
 8004f2e:	d411      	bmi.n	8004f54 <__swsetup_r+0x50>
 8004f30:	2309      	movs	r3, #9
 8004f32:	6033      	str	r3, [r6, #0]
 8004f34:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004f38:	f04f 30ff 	mov.w	r0, #4294967295
 8004f3c:	81a3      	strh	r3, [r4, #12]
 8004f3e:	e03e      	b.n	8004fbe <__swsetup_r+0xba>
 8004f40:	4b25      	ldr	r3, [pc, #148]	; (8004fd8 <__swsetup_r+0xd4>)
 8004f42:	429c      	cmp	r4, r3
 8004f44:	d101      	bne.n	8004f4a <__swsetup_r+0x46>
 8004f46:	68ac      	ldr	r4, [r5, #8]
 8004f48:	e7eb      	b.n	8004f22 <__swsetup_r+0x1e>
 8004f4a:	4b24      	ldr	r3, [pc, #144]	; (8004fdc <__swsetup_r+0xd8>)
 8004f4c:	429c      	cmp	r4, r3
 8004f4e:	bf08      	it	eq
 8004f50:	68ec      	ldreq	r4, [r5, #12]
 8004f52:	e7e6      	b.n	8004f22 <__swsetup_r+0x1e>
 8004f54:	0758      	lsls	r0, r3, #29
 8004f56:	d512      	bpl.n	8004f7e <__swsetup_r+0x7a>
 8004f58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f5a:	b141      	cbz	r1, 8004f6e <__swsetup_r+0x6a>
 8004f5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f60:	4299      	cmp	r1, r3
 8004f62:	d002      	beq.n	8004f6a <__swsetup_r+0x66>
 8004f64:	4630      	mov	r0, r6
 8004f66:	f7ff fba1 	bl	80046ac <_free_r>
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	6363      	str	r3, [r4, #52]	; 0x34
 8004f6e:	89a3      	ldrh	r3, [r4, #12]
 8004f70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004f74:	81a3      	strh	r3, [r4, #12]
 8004f76:	2300      	movs	r3, #0
 8004f78:	6063      	str	r3, [r4, #4]
 8004f7a:	6923      	ldr	r3, [r4, #16]
 8004f7c:	6023      	str	r3, [r4, #0]
 8004f7e:	89a3      	ldrh	r3, [r4, #12]
 8004f80:	f043 0308 	orr.w	r3, r3, #8
 8004f84:	81a3      	strh	r3, [r4, #12]
 8004f86:	6923      	ldr	r3, [r4, #16]
 8004f88:	b94b      	cbnz	r3, 8004f9e <__swsetup_r+0x9a>
 8004f8a:	89a3      	ldrh	r3, [r4, #12]
 8004f8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004f90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f94:	d003      	beq.n	8004f9e <__swsetup_r+0x9a>
 8004f96:	4621      	mov	r1, r4
 8004f98:	4630      	mov	r0, r6
 8004f9a:	f000 fa05 	bl	80053a8 <__smakebuf_r>
 8004f9e:	89a0      	ldrh	r0, [r4, #12]
 8004fa0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004fa4:	f010 0301 	ands.w	r3, r0, #1
 8004fa8:	d00a      	beq.n	8004fc0 <__swsetup_r+0xbc>
 8004faa:	2300      	movs	r3, #0
 8004fac:	60a3      	str	r3, [r4, #8]
 8004fae:	6963      	ldr	r3, [r4, #20]
 8004fb0:	425b      	negs	r3, r3
 8004fb2:	61a3      	str	r3, [r4, #24]
 8004fb4:	6923      	ldr	r3, [r4, #16]
 8004fb6:	b943      	cbnz	r3, 8004fca <__swsetup_r+0xc6>
 8004fb8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004fbc:	d1ba      	bne.n	8004f34 <__swsetup_r+0x30>
 8004fbe:	bd70      	pop	{r4, r5, r6, pc}
 8004fc0:	0781      	lsls	r1, r0, #30
 8004fc2:	bf58      	it	pl
 8004fc4:	6963      	ldrpl	r3, [r4, #20]
 8004fc6:	60a3      	str	r3, [r4, #8]
 8004fc8:	e7f4      	b.n	8004fb4 <__swsetup_r+0xb0>
 8004fca:	2000      	movs	r0, #0
 8004fcc:	e7f7      	b.n	8004fbe <__swsetup_r+0xba>
 8004fce:	bf00      	nop
 8004fd0:	20000014 	.word	0x20000014
 8004fd4:	080057f4 	.word	0x080057f4
 8004fd8:	08005814 	.word	0x08005814
 8004fdc:	080057d4 	.word	0x080057d4

08004fe0 <abort>:
 8004fe0:	2006      	movs	r0, #6
 8004fe2:	b508      	push	{r3, lr}
 8004fe4:	f000 fa62 	bl	80054ac <raise>
 8004fe8:	2001      	movs	r0, #1
 8004fea:	f7fd f95b 	bl	80022a4 <_exit>
	...

08004ff0 <__sflush_r>:
 8004ff0:	898a      	ldrh	r2, [r1, #12]
 8004ff2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff4:	4605      	mov	r5, r0
 8004ff6:	0710      	lsls	r0, r2, #28
 8004ff8:	460c      	mov	r4, r1
 8004ffa:	d457      	bmi.n	80050ac <__sflush_r+0xbc>
 8004ffc:	684b      	ldr	r3, [r1, #4]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	dc04      	bgt.n	800500c <__sflush_r+0x1c>
 8005002:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005004:	2b00      	cmp	r3, #0
 8005006:	dc01      	bgt.n	800500c <__sflush_r+0x1c>
 8005008:	2000      	movs	r0, #0
 800500a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800500c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800500e:	2e00      	cmp	r6, #0
 8005010:	d0fa      	beq.n	8005008 <__sflush_r+0x18>
 8005012:	2300      	movs	r3, #0
 8005014:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005018:	682f      	ldr	r7, [r5, #0]
 800501a:	602b      	str	r3, [r5, #0]
 800501c:	d032      	beq.n	8005084 <__sflush_r+0x94>
 800501e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005020:	89a3      	ldrh	r3, [r4, #12]
 8005022:	075a      	lsls	r2, r3, #29
 8005024:	d505      	bpl.n	8005032 <__sflush_r+0x42>
 8005026:	6863      	ldr	r3, [r4, #4]
 8005028:	1ac0      	subs	r0, r0, r3
 800502a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800502c:	b10b      	cbz	r3, 8005032 <__sflush_r+0x42>
 800502e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005030:	1ac0      	subs	r0, r0, r3
 8005032:	2300      	movs	r3, #0
 8005034:	4602      	mov	r2, r0
 8005036:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005038:	4628      	mov	r0, r5
 800503a:	6a21      	ldr	r1, [r4, #32]
 800503c:	47b0      	blx	r6
 800503e:	1c43      	adds	r3, r0, #1
 8005040:	89a3      	ldrh	r3, [r4, #12]
 8005042:	d106      	bne.n	8005052 <__sflush_r+0x62>
 8005044:	6829      	ldr	r1, [r5, #0]
 8005046:	291d      	cmp	r1, #29
 8005048:	d82c      	bhi.n	80050a4 <__sflush_r+0xb4>
 800504a:	4a29      	ldr	r2, [pc, #164]	; (80050f0 <__sflush_r+0x100>)
 800504c:	40ca      	lsrs	r2, r1
 800504e:	07d6      	lsls	r6, r2, #31
 8005050:	d528      	bpl.n	80050a4 <__sflush_r+0xb4>
 8005052:	2200      	movs	r2, #0
 8005054:	6062      	str	r2, [r4, #4]
 8005056:	6922      	ldr	r2, [r4, #16]
 8005058:	04d9      	lsls	r1, r3, #19
 800505a:	6022      	str	r2, [r4, #0]
 800505c:	d504      	bpl.n	8005068 <__sflush_r+0x78>
 800505e:	1c42      	adds	r2, r0, #1
 8005060:	d101      	bne.n	8005066 <__sflush_r+0x76>
 8005062:	682b      	ldr	r3, [r5, #0]
 8005064:	b903      	cbnz	r3, 8005068 <__sflush_r+0x78>
 8005066:	6560      	str	r0, [r4, #84]	; 0x54
 8005068:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800506a:	602f      	str	r7, [r5, #0]
 800506c:	2900      	cmp	r1, #0
 800506e:	d0cb      	beq.n	8005008 <__sflush_r+0x18>
 8005070:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005074:	4299      	cmp	r1, r3
 8005076:	d002      	beq.n	800507e <__sflush_r+0x8e>
 8005078:	4628      	mov	r0, r5
 800507a:	f7ff fb17 	bl	80046ac <_free_r>
 800507e:	2000      	movs	r0, #0
 8005080:	6360      	str	r0, [r4, #52]	; 0x34
 8005082:	e7c2      	b.n	800500a <__sflush_r+0x1a>
 8005084:	6a21      	ldr	r1, [r4, #32]
 8005086:	2301      	movs	r3, #1
 8005088:	4628      	mov	r0, r5
 800508a:	47b0      	blx	r6
 800508c:	1c41      	adds	r1, r0, #1
 800508e:	d1c7      	bne.n	8005020 <__sflush_r+0x30>
 8005090:	682b      	ldr	r3, [r5, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d0c4      	beq.n	8005020 <__sflush_r+0x30>
 8005096:	2b1d      	cmp	r3, #29
 8005098:	d001      	beq.n	800509e <__sflush_r+0xae>
 800509a:	2b16      	cmp	r3, #22
 800509c:	d101      	bne.n	80050a2 <__sflush_r+0xb2>
 800509e:	602f      	str	r7, [r5, #0]
 80050a0:	e7b2      	b.n	8005008 <__sflush_r+0x18>
 80050a2:	89a3      	ldrh	r3, [r4, #12]
 80050a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050a8:	81a3      	strh	r3, [r4, #12]
 80050aa:	e7ae      	b.n	800500a <__sflush_r+0x1a>
 80050ac:	690f      	ldr	r7, [r1, #16]
 80050ae:	2f00      	cmp	r7, #0
 80050b0:	d0aa      	beq.n	8005008 <__sflush_r+0x18>
 80050b2:	0793      	lsls	r3, r2, #30
 80050b4:	bf18      	it	ne
 80050b6:	2300      	movne	r3, #0
 80050b8:	680e      	ldr	r6, [r1, #0]
 80050ba:	bf08      	it	eq
 80050bc:	694b      	ldreq	r3, [r1, #20]
 80050be:	1bf6      	subs	r6, r6, r7
 80050c0:	600f      	str	r7, [r1, #0]
 80050c2:	608b      	str	r3, [r1, #8]
 80050c4:	2e00      	cmp	r6, #0
 80050c6:	dd9f      	ble.n	8005008 <__sflush_r+0x18>
 80050c8:	4633      	mov	r3, r6
 80050ca:	463a      	mov	r2, r7
 80050cc:	4628      	mov	r0, r5
 80050ce:	6a21      	ldr	r1, [r4, #32]
 80050d0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80050d4:	47e0      	blx	ip
 80050d6:	2800      	cmp	r0, #0
 80050d8:	dc06      	bgt.n	80050e8 <__sflush_r+0xf8>
 80050da:	89a3      	ldrh	r3, [r4, #12]
 80050dc:	f04f 30ff 	mov.w	r0, #4294967295
 80050e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050e4:	81a3      	strh	r3, [r4, #12]
 80050e6:	e790      	b.n	800500a <__sflush_r+0x1a>
 80050e8:	4407      	add	r7, r0
 80050ea:	1a36      	subs	r6, r6, r0
 80050ec:	e7ea      	b.n	80050c4 <__sflush_r+0xd4>
 80050ee:	bf00      	nop
 80050f0:	20400001 	.word	0x20400001

080050f4 <_fflush_r>:
 80050f4:	b538      	push	{r3, r4, r5, lr}
 80050f6:	690b      	ldr	r3, [r1, #16]
 80050f8:	4605      	mov	r5, r0
 80050fa:	460c      	mov	r4, r1
 80050fc:	b913      	cbnz	r3, 8005104 <_fflush_r+0x10>
 80050fe:	2500      	movs	r5, #0
 8005100:	4628      	mov	r0, r5
 8005102:	bd38      	pop	{r3, r4, r5, pc}
 8005104:	b118      	cbz	r0, 800510e <_fflush_r+0x1a>
 8005106:	6983      	ldr	r3, [r0, #24]
 8005108:	b90b      	cbnz	r3, 800510e <_fflush_r+0x1a>
 800510a:	f000 f887 	bl	800521c <__sinit>
 800510e:	4b14      	ldr	r3, [pc, #80]	; (8005160 <_fflush_r+0x6c>)
 8005110:	429c      	cmp	r4, r3
 8005112:	d11b      	bne.n	800514c <_fflush_r+0x58>
 8005114:	686c      	ldr	r4, [r5, #4]
 8005116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d0ef      	beq.n	80050fe <_fflush_r+0xa>
 800511e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005120:	07d0      	lsls	r0, r2, #31
 8005122:	d404      	bmi.n	800512e <_fflush_r+0x3a>
 8005124:	0599      	lsls	r1, r3, #22
 8005126:	d402      	bmi.n	800512e <_fflush_r+0x3a>
 8005128:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800512a:	f000 f915 	bl	8005358 <__retarget_lock_acquire_recursive>
 800512e:	4628      	mov	r0, r5
 8005130:	4621      	mov	r1, r4
 8005132:	f7ff ff5d 	bl	8004ff0 <__sflush_r>
 8005136:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005138:	4605      	mov	r5, r0
 800513a:	07da      	lsls	r2, r3, #31
 800513c:	d4e0      	bmi.n	8005100 <_fflush_r+0xc>
 800513e:	89a3      	ldrh	r3, [r4, #12]
 8005140:	059b      	lsls	r3, r3, #22
 8005142:	d4dd      	bmi.n	8005100 <_fflush_r+0xc>
 8005144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005146:	f000 f908 	bl	800535a <__retarget_lock_release_recursive>
 800514a:	e7d9      	b.n	8005100 <_fflush_r+0xc>
 800514c:	4b05      	ldr	r3, [pc, #20]	; (8005164 <_fflush_r+0x70>)
 800514e:	429c      	cmp	r4, r3
 8005150:	d101      	bne.n	8005156 <_fflush_r+0x62>
 8005152:	68ac      	ldr	r4, [r5, #8]
 8005154:	e7df      	b.n	8005116 <_fflush_r+0x22>
 8005156:	4b04      	ldr	r3, [pc, #16]	; (8005168 <_fflush_r+0x74>)
 8005158:	429c      	cmp	r4, r3
 800515a:	bf08      	it	eq
 800515c:	68ec      	ldreq	r4, [r5, #12]
 800515e:	e7da      	b.n	8005116 <_fflush_r+0x22>
 8005160:	080057f4 	.word	0x080057f4
 8005164:	08005814 	.word	0x08005814
 8005168:	080057d4 	.word	0x080057d4

0800516c <std>:
 800516c:	2300      	movs	r3, #0
 800516e:	b510      	push	{r4, lr}
 8005170:	4604      	mov	r4, r0
 8005172:	e9c0 3300 	strd	r3, r3, [r0]
 8005176:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800517a:	6083      	str	r3, [r0, #8]
 800517c:	8181      	strh	r1, [r0, #12]
 800517e:	6643      	str	r3, [r0, #100]	; 0x64
 8005180:	81c2      	strh	r2, [r0, #14]
 8005182:	6183      	str	r3, [r0, #24]
 8005184:	4619      	mov	r1, r3
 8005186:	2208      	movs	r2, #8
 8005188:	305c      	adds	r0, #92	; 0x5c
 800518a:	f7ff fa11 	bl	80045b0 <memset>
 800518e:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <std+0x38>)
 8005190:	6224      	str	r4, [r4, #32]
 8005192:	6263      	str	r3, [r4, #36]	; 0x24
 8005194:	4b04      	ldr	r3, [pc, #16]	; (80051a8 <std+0x3c>)
 8005196:	62a3      	str	r3, [r4, #40]	; 0x28
 8005198:	4b04      	ldr	r3, [pc, #16]	; (80051ac <std+0x40>)
 800519a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800519c:	4b04      	ldr	r3, [pc, #16]	; (80051b0 <std+0x44>)
 800519e:	6323      	str	r3, [r4, #48]	; 0x30
 80051a0:	bd10      	pop	{r4, pc}
 80051a2:	bf00      	nop
 80051a4:	080054e5 	.word	0x080054e5
 80051a8:	08005507 	.word	0x08005507
 80051ac:	0800553f 	.word	0x0800553f
 80051b0:	08005563 	.word	0x08005563

080051b4 <_cleanup_r>:
 80051b4:	4901      	ldr	r1, [pc, #4]	; (80051bc <_cleanup_r+0x8>)
 80051b6:	f000 b8af 	b.w	8005318 <_fwalk_reent>
 80051ba:	bf00      	nop
 80051bc:	080050f5 	.word	0x080050f5

080051c0 <__sfmoreglue>:
 80051c0:	2268      	movs	r2, #104	; 0x68
 80051c2:	b570      	push	{r4, r5, r6, lr}
 80051c4:	1e4d      	subs	r5, r1, #1
 80051c6:	4355      	muls	r5, r2
 80051c8:	460e      	mov	r6, r1
 80051ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80051ce:	f7ff fad5 	bl	800477c <_malloc_r>
 80051d2:	4604      	mov	r4, r0
 80051d4:	b140      	cbz	r0, 80051e8 <__sfmoreglue+0x28>
 80051d6:	2100      	movs	r1, #0
 80051d8:	e9c0 1600 	strd	r1, r6, [r0]
 80051dc:	300c      	adds	r0, #12
 80051de:	60a0      	str	r0, [r4, #8]
 80051e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80051e4:	f7ff f9e4 	bl	80045b0 <memset>
 80051e8:	4620      	mov	r0, r4
 80051ea:	bd70      	pop	{r4, r5, r6, pc}

080051ec <__sfp_lock_acquire>:
 80051ec:	4801      	ldr	r0, [pc, #4]	; (80051f4 <__sfp_lock_acquire+0x8>)
 80051ee:	f000 b8b3 	b.w	8005358 <__retarget_lock_acquire_recursive>
 80051f2:	bf00      	nop
 80051f4:	20000269 	.word	0x20000269

080051f8 <__sfp_lock_release>:
 80051f8:	4801      	ldr	r0, [pc, #4]	; (8005200 <__sfp_lock_release+0x8>)
 80051fa:	f000 b8ae 	b.w	800535a <__retarget_lock_release_recursive>
 80051fe:	bf00      	nop
 8005200:	20000269 	.word	0x20000269

08005204 <__sinit_lock_acquire>:
 8005204:	4801      	ldr	r0, [pc, #4]	; (800520c <__sinit_lock_acquire+0x8>)
 8005206:	f000 b8a7 	b.w	8005358 <__retarget_lock_acquire_recursive>
 800520a:	bf00      	nop
 800520c:	2000026a 	.word	0x2000026a

08005210 <__sinit_lock_release>:
 8005210:	4801      	ldr	r0, [pc, #4]	; (8005218 <__sinit_lock_release+0x8>)
 8005212:	f000 b8a2 	b.w	800535a <__retarget_lock_release_recursive>
 8005216:	bf00      	nop
 8005218:	2000026a 	.word	0x2000026a

0800521c <__sinit>:
 800521c:	b510      	push	{r4, lr}
 800521e:	4604      	mov	r4, r0
 8005220:	f7ff fff0 	bl	8005204 <__sinit_lock_acquire>
 8005224:	69a3      	ldr	r3, [r4, #24]
 8005226:	b11b      	cbz	r3, 8005230 <__sinit+0x14>
 8005228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800522c:	f7ff bff0 	b.w	8005210 <__sinit_lock_release>
 8005230:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005234:	6523      	str	r3, [r4, #80]	; 0x50
 8005236:	4b13      	ldr	r3, [pc, #76]	; (8005284 <__sinit+0x68>)
 8005238:	4a13      	ldr	r2, [pc, #76]	; (8005288 <__sinit+0x6c>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	62a2      	str	r2, [r4, #40]	; 0x28
 800523e:	42a3      	cmp	r3, r4
 8005240:	bf08      	it	eq
 8005242:	2301      	moveq	r3, #1
 8005244:	4620      	mov	r0, r4
 8005246:	bf08      	it	eq
 8005248:	61a3      	streq	r3, [r4, #24]
 800524a:	f000 f81f 	bl	800528c <__sfp>
 800524e:	6060      	str	r0, [r4, #4]
 8005250:	4620      	mov	r0, r4
 8005252:	f000 f81b 	bl	800528c <__sfp>
 8005256:	60a0      	str	r0, [r4, #8]
 8005258:	4620      	mov	r0, r4
 800525a:	f000 f817 	bl	800528c <__sfp>
 800525e:	2200      	movs	r2, #0
 8005260:	2104      	movs	r1, #4
 8005262:	60e0      	str	r0, [r4, #12]
 8005264:	6860      	ldr	r0, [r4, #4]
 8005266:	f7ff ff81 	bl	800516c <std>
 800526a:	2201      	movs	r2, #1
 800526c:	2109      	movs	r1, #9
 800526e:	68a0      	ldr	r0, [r4, #8]
 8005270:	f7ff ff7c 	bl	800516c <std>
 8005274:	2202      	movs	r2, #2
 8005276:	2112      	movs	r1, #18
 8005278:	68e0      	ldr	r0, [r4, #12]
 800527a:	f7ff ff77 	bl	800516c <std>
 800527e:	2301      	movs	r3, #1
 8005280:	61a3      	str	r3, [r4, #24]
 8005282:	e7d1      	b.n	8005228 <__sinit+0xc>
 8005284:	080056ec 	.word	0x080056ec
 8005288:	080051b5 	.word	0x080051b5

0800528c <__sfp>:
 800528c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800528e:	4607      	mov	r7, r0
 8005290:	f7ff ffac 	bl	80051ec <__sfp_lock_acquire>
 8005294:	4b1e      	ldr	r3, [pc, #120]	; (8005310 <__sfp+0x84>)
 8005296:	681e      	ldr	r6, [r3, #0]
 8005298:	69b3      	ldr	r3, [r6, #24]
 800529a:	b913      	cbnz	r3, 80052a2 <__sfp+0x16>
 800529c:	4630      	mov	r0, r6
 800529e:	f7ff ffbd 	bl	800521c <__sinit>
 80052a2:	3648      	adds	r6, #72	; 0x48
 80052a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80052a8:	3b01      	subs	r3, #1
 80052aa:	d503      	bpl.n	80052b4 <__sfp+0x28>
 80052ac:	6833      	ldr	r3, [r6, #0]
 80052ae:	b30b      	cbz	r3, 80052f4 <__sfp+0x68>
 80052b0:	6836      	ldr	r6, [r6, #0]
 80052b2:	e7f7      	b.n	80052a4 <__sfp+0x18>
 80052b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80052b8:	b9d5      	cbnz	r5, 80052f0 <__sfp+0x64>
 80052ba:	4b16      	ldr	r3, [pc, #88]	; (8005314 <__sfp+0x88>)
 80052bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80052c0:	60e3      	str	r3, [r4, #12]
 80052c2:	6665      	str	r5, [r4, #100]	; 0x64
 80052c4:	f000 f847 	bl	8005356 <__retarget_lock_init_recursive>
 80052c8:	f7ff ff96 	bl	80051f8 <__sfp_lock_release>
 80052cc:	2208      	movs	r2, #8
 80052ce:	4629      	mov	r1, r5
 80052d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80052d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80052d8:	6025      	str	r5, [r4, #0]
 80052da:	61a5      	str	r5, [r4, #24]
 80052dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80052e0:	f7ff f966 	bl	80045b0 <memset>
 80052e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80052e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80052ec:	4620      	mov	r0, r4
 80052ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052f0:	3468      	adds	r4, #104	; 0x68
 80052f2:	e7d9      	b.n	80052a8 <__sfp+0x1c>
 80052f4:	2104      	movs	r1, #4
 80052f6:	4638      	mov	r0, r7
 80052f8:	f7ff ff62 	bl	80051c0 <__sfmoreglue>
 80052fc:	4604      	mov	r4, r0
 80052fe:	6030      	str	r0, [r6, #0]
 8005300:	2800      	cmp	r0, #0
 8005302:	d1d5      	bne.n	80052b0 <__sfp+0x24>
 8005304:	f7ff ff78 	bl	80051f8 <__sfp_lock_release>
 8005308:	230c      	movs	r3, #12
 800530a:	603b      	str	r3, [r7, #0]
 800530c:	e7ee      	b.n	80052ec <__sfp+0x60>
 800530e:	bf00      	nop
 8005310:	080056ec 	.word	0x080056ec
 8005314:	ffff0001 	.word	0xffff0001

08005318 <_fwalk_reent>:
 8005318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800531c:	4606      	mov	r6, r0
 800531e:	4688      	mov	r8, r1
 8005320:	2700      	movs	r7, #0
 8005322:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005326:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800532a:	f1b9 0901 	subs.w	r9, r9, #1
 800532e:	d505      	bpl.n	800533c <_fwalk_reent+0x24>
 8005330:	6824      	ldr	r4, [r4, #0]
 8005332:	2c00      	cmp	r4, #0
 8005334:	d1f7      	bne.n	8005326 <_fwalk_reent+0xe>
 8005336:	4638      	mov	r0, r7
 8005338:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800533c:	89ab      	ldrh	r3, [r5, #12]
 800533e:	2b01      	cmp	r3, #1
 8005340:	d907      	bls.n	8005352 <_fwalk_reent+0x3a>
 8005342:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005346:	3301      	adds	r3, #1
 8005348:	d003      	beq.n	8005352 <_fwalk_reent+0x3a>
 800534a:	4629      	mov	r1, r5
 800534c:	4630      	mov	r0, r6
 800534e:	47c0      	blx	r8
 8005350:	4307      	orrs	r7, r0
 8005352:	3568      	adds	r5, #104	; 0x68
 8005354:	e7e9      	b.n	800532a <_fwalk_reent+0x12>

08005356 <__retarget_lock_init_recursive>:
 8005356:	4770      	bx	lr

08005358 <__retarget_lock_acquire_recursive>:
 8005358:	4770      	bx	lr

0800535a <__retarget_lock_release_recursive>:
 800535a:	4770      	bx	lr

0800535c <__swhatbuf_r>:
 800535c:	b570      	push	{r4, r5, r6, lr}
 800535e:	460e      	mov	r6, r1
 8005360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005364:	4614      	mov	r4, r2
 8005366:	2900      	cmp	r1, #0
 8005368:	461d      	mov	r5, r3
 800536a:	b096      	sub	sp, #88	; 0x58
 800536c:	da08      	bge.n	8005380 <__swhatbuf_r+0x24>
 800536e:	2200      	movs	r2, #0
 8005370:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005374:	602a      	str	r2, [r5, #0]
 8005376:	061a      	lsls	r2, r3, #24
 8005378:	d410      	bmi.n	800539c <__swhatbuf_r+0x40>
 800537a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800537e:	e00e      	b.n	800539e <__swhatbuf_r+0x42>
 8005380:	466a      	mov	r2, sp
 8005382:	f000 f915 	bl	80055b0 <_fstat_r>
 8005386:	2800      	cmp	r0, #0
 8005388:	dbf1      	blt.n	800536e <__swhatbuf_r+0x12>
 800538a:	9a01      	ldr	r2, [sp, #4]
 800538c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005390:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005394:	425a      	negs	r2, r3
 8005396:	415a      	adcs	r2, r3
 8005398:	602a      	str	r2, [r5, #0]
 800539a:	e7ee      	b.n	800537a <__swhatbuf_r+0x1e>
 800539c:	2340      	movs	r3, #64	; 0x40
 800539e:	2000      	movs	r0, #0
 80053a0:	6023      	str	r3, [r4, #0]
 80053a2:	b016      	add	sp, #88	; 0x58
 80053a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080053a8 <__smakebuf_r>:
 80053a8:	898b      	ldrh	r3, [r1, #12]
 80053aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80053ac:	079d      	lsls	r5, r3, #30
 80053ae:	4606      	mov	r6, r0
 80053b0:	460c      	mov	r4, r1
 80053b2:	d507      	bpl.n	80053c4 <__smakebuf_r+0x1c>
 80053b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80053b8:	6023      	str	r3, [r4, #0]
 80053ba:	6123      	str	r3, [r4, #16]
 80053bc:	2301      	movs	r3, #1
 80053be:	6163      	str	r3, [r4, #20]
 80053c0:	b002      	add	sp, #8
 80053c2:	bd70      	pop	{r4, r5, r6, pc}
 80053c4:	466a      	mov	r2, sp
 80053c6:	ab01      	add	r3, sp, #4
 80053c8:	f7ff ffc8 	bl	800535c <__swhatbuf_r>
 80053cc:	9900      	ldr	r1, [sp, #0]
 80053ce:	4605      	mov	r5, r0
 80053d0:	4630      	mov	r0, r6
 80053d2:	f7ff f9d3 	bl	800477c <_malloc_r>
 80053d6:	b948      	cbnz	r0, 80053ec <__smakebuf_r+0x44>
 80053d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053dc:	059a      	lsls	r2, r3, #22
 80053de:	d4ef      	bmi.n	80053c0 <__smakebuf_r+0x18>
 80053e0:	f023 0303 	bic.w	r3, r3, #3
 80053e4:	f043 0302 	orr.w	r3, r3, #2
 80053e8:	81a3      	strh	r3, [r4, #12]
 80053ea:	e7e3      	b.n	80053b4 <__smakebuf_r+0xc>
 80053ec:	4b0d      	ldr	r3, [pc, #52]	; (8005424 <__smakebuf_r+0x7c>)
 80053ee:	62b3      	str	r3, [r6, #40]	; 0x28
 80053f0:	89a3      	ldrh	r3, [r4, #12]
 80053f2:	6020      	str	r0, [r4, #0]
 80053f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053f8:	81a3      	strh	r3, [r4, #12]
 80053fa:	9b00      	ldr	r3, [sp, #0]
 80053fc:	6120      	str	r0, [r4, #16]
 80053fe:	6163      	str	r3, [r4, #20]
 8005400:	9b01      	ldr	r3, [sp, #4]
 8005402:	b15b      	cbz	r3, 800541c <__smakebuf_r+0x74>
 8005404:	4630      	mov	r0, r6
 8005406:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800540a:	f000 f8e3 	bl	80055d4 <_isatty_r>
 800540e:	b128      	cbz	r0, 800541c <__smakebuf_r+0x74>
 8005410:	89a3      	ldrh	r3, [r4, #12]
 8005412:	f023 0303 	bic.w	r3, r3, #3
 8005416:	f043 0301 	orr.w	r3, r3, #1
 800541a:	81a3      	strh	r3, [r4, #12]
 800541c:	89a0      	ldrh	r0, [r4, #12]
 800541e:	4305      	orrs	r5, r0
 8005420:	81a5      	strh	r5, [r4, #12]
 8005422:	e7cd      	b.n	80053c0 <__smakebuf_r+0x18>
 8005424:	080051b5 	.word	0x080051b5

08005428 <memchr>:
 8005428:	4603      	mov	r3, r0
 800542a:	b510      	push	{r4, lr}
 800542c:	b2c9      	uxtb	r1, r1
 800542e:	4402      	add	r2, r0
 8005430:	4293      	cmp	r3, r2
 8005432:	4618      	mov	r0, r3
 8005434:	d101      	bne.n	800543a <memchr+0x12>
 8005436:	2000      	movs	r0, #0
 8005438:	e003      	b.n	8005442 <memchr+0x1a>
 800543a:	7804      	ldrb	r4, [r0, #0]
 800543c:	3301      	adds	r3, #1
 800543e:	428c      	cmp	r4, r1
 8005440:	d1f6      	bne.n	8005430 <memchr+0x8>
 8005442:	bd10      	pop	{r4, pc}

08005444 <__malloc_lock>:
 8005444:	4801      	ldr	r0, [pc, #4]	; (800544c <__malloc_lock+0x8>)
 8005446:	f7ff bf87 	b.w	8005358 <__retarget_lock_acquire_recursive>
 800544a:	bf00      	nop
 800544c:	20000268 	.word	0x20000268

08005450 <__malloc_unlock>:
 8005450:	4801      	ldr	r0, [pc, #4]	; (8005458 <__malloc_unlock+0x8>)
 8005452:	f7ff bf82 	b.w	800535a <__retarget_lock_release_recursive>
 8005456:	bf00      	nop
 8005458:	20000268 	.word	0x20000268

0800545c <_raise_r>:
 800545c:	291f      	cmp	r1, #31
 800545e:	b538      	push	{r3, r4, r5, lr}
 8005460:	4604      	mov	r4, r0
 8005462:	460d      	mov	r5, r1
 8005464:	d904      	bls.n	8005470 <_raise_r+0x14>
 8005466:	2316      	movs	r3, #22
 8005468:	6003      	str	r3, [r0, #0]
 800546a:	f04f 30ff 	mov.w	r0, #4294967295
 800546e:	bd38      	pop	{r3, r4, r5, pc}
 8005470:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005472:	b112      	cbz	r2, 800547a <_raise_r+0x1e>
 8005474:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005478:	b94b      	cbnz	r3, 800548e <_raise_r+0x32>
 800547a:	4620      	mov	r0, r4
 800547c:	f000 f830 	bl	80054e0 <_getpid_r>
 8005480:	462a      	mov	r2, r5
 8005482:	4601      	mov	r1, r0
 8005484:	4620      	mov	r0, r4
 8005486:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800548a:	f000 b817 	b.w	80054bc <_kill_r>
 800548e:	2b01      	cmp	r3, #1
 8005490:	d00a      	beq.n	80054a8 <_raise_r+0x4c>
 8005492:	1c59      	adds	r1, r3, #1
 8005494:	d103      	bne.n	800549e <_raise_r+0x42>
 8005496:	2316      	movs	r3, #22
 8005498:	6003      	str	r3, [r0, #0]
 800549a:	2001      	movs	r0, #1
 800549c:	e7e7      	b.n	800546e <_raise_r+0x12>
 800549e:	2400      	movs	r4, #0
 80054a0:	4628      	mov	r0, r5
 80054a2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80054a6:	4798      	blx	r3
 80054a8:	2000      	movs	r0, #0
 80054aa:	e7e0      	b.n	800546e <_raise_r+0x12>

080054ac <raise>:
 80054ac:	4b02      	ldr	r3, [pc, #8]	; (80054b8 <raise+0xc>)
 80054ae:	4601      	mov	r1, r0
 80054b0:	6818      	ldr	r0, [r3, #0]
 80054b2:	f7ff bfd3 	b.w	800545c <_raise_r>
 80054b6:	bf00      	nop
 80054b8:	20000014 	.word	0x20000014

080054bc <_kill_r>:
 80054bc:	b538      	push	{r3, r4, r5, lr}
 80054be:	2300      	movs	r3, #0
 80054c0:	4d06      	ldr	r5, [pc, #24]	; (80054dc <_kill_r+0x20>)
 80054c2:	4604      	mov	r4, r0
 80054c4:	4608      	mov	r0, r1
 80054c6:	4611      	mov	r1, r2
 80054c8:	602b      	str	r3, [r5, #0]
 80054ca:	f7fc fedb 	bl	8002284 <_kill>
 80054ce:	1c43      	adds	r3, r0, #1
 80054d0:	d102      	bne.n	80054d8 <_kill_r+0x1c>
 80054d2:	682b      	ldr	r3, [r5, #0]
 80054d4:	b103      	cbz	r3, 80054d8 <_kill_r+0x1c>
 80054d6:	6023      	str	r3, [r4, #0]
 80054d8:	bd38      	pop	{r3, r4, r5, pc}
 80054da:	bf00      	nop
 80054dc:	2000026c 	.word	0x2000026c

080054e0 <_getpid_r>:
 80054e0:	f7fc bec9 	b.w	8002276 <_getpid>

080054e4 <__sread>:
 80054e4:	b510      	push	{r4, lr}
 80054e6:	460c      	mov	r4, r1
 80054e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054ec:	f000 f894 	bl	8005618 <_read_r>
 80054f0:	2800      	cmp	r0, #0
 80054f2:	bfab      	itete	ge
 80054f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80054f6:	89a3      	ldrhlt	r3, [r4, #12]
 80054f8:	181b      	addge	r3, r3, r0
 80054fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80054fe:	bfac      	ite	ge
 8005500:	6563      	strge	r3, [r4, #84]	; 0x54
 8005502:	81a3      	strhlt	r3, [r4, #12]
 8005504:	bd10      	pop	{r4, pc}

08005506 <__swrite>:
 8005506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800550a:	461f      	mov	r7, r3
 800550c:	898b      	ldrh	r3, [r1, #12]
 800550e:	4605      	mov	r5, r0
 8005510:	05db      	lsls	r3, r3, #23
 8005512:	460c      	mov	r4, r1
 8005514:	4616      	mov	r6, r2
 8005516:	d505      	bpl.n	8005524 <__swrite+0x1e>
 8005518:	2302      	movs	r3, #2
 800551a:	2200      	movs	r2, #0
 800551c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005520:	f000 f868 	bl	80055f4 <_lseek_r>
 8005524:	89a3      	ldrh	r3, [r4, #12]
 8005526:	4632      	mov	r2, r6
 8005528:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800552c:	81a3      	strh	r3, [r4, #12]
 800552e:	4628      	mov	r0, r5
 8005530:	463b      	mov	r3, r7
 8005532:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005536:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800553a:	f000 b817 	b.w	800556c <_write_r>

0800553e <__sseek>:
 800553e:	b510      	push	{r4, lr}
 8005540:	460c      	mov	r4, r1
 8005542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005546:	f000 f855 	bl	80055f4 <_lseek_r>
 800554a:	1c43      	adds	r3, r0, #1
 800554c:	89a3      	ldrh	r3, [r4, #12]
 800554e:	bf15      	itete	ne
 8005550:	6560      	strne	r0, [r4, #84]	; 0x54
 8005552:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005556:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800555a:	81a3      	strheq	r3, [r4, #12]
 800555c:	bf18      	it	ne
 800555e:	81a3      	strhne	r3, [r4, #12]
 8005560:	bd10      	pop	{r4, pc}

08005562 <__sclose>:
 8005562:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005566:	f000 b813 	b.w	8005590 <_close_r>
	...

0800556c <_write_r>:
 800556c:	b538      	push	{r3, r4, r5, lr}
 800556e:	4604      	mov	r4, r0
 8005570:	4608      	mov	r0, r1
 8005572:	4611      	mov	r1, r2
 8005574:	2200      	movs	r2, #0
 8005576:	4d05      	ldr	r5, [pc, #20]	; (800558c <_write_r+0x20>)
 8005578:	602a      	str	r2, [r5, #0]
 800557a:	461a      	mov	r2, r3
 800557c:	f7fc feb9 	bl	80022f2 <_write>
 8005580:	1c43      	adds	r3, r0, #1
 8005582:	d102      	bne.n	800558a <_write_r+0x1e>
 8005584:	682b      	ldr	r3, [r5, #0]
 8005586:	b103      	cbz	r3, 800558a <_write_r+0x1e>
 8005588:	6023      	str	r3, [r4, #0]
 800558a:	bd38      	pop	{r3, r4, r5, pc}
 800558c:	2000026c 	.word	0x2000026c

08005590 <_close_r>:
 8005590:	b538      	push	{r3, r4, r5, lr}
 8005592:	2300      	movs	r3, #0
 8005594:	4d05      	ldr	r5, [pc, #20]	; (80055ac <_close_r+0x1c>)
 8005596:	4604      	mov	r4, r0
 8005598:	4608      	mov	r0, r1
 800559a:	602b      	str	r3, [r5, #0]
 800559c:	f7fc fec5 	bl	800232a <_close>
 80055a0:	1c43      	adds	r3, r0, #1
 80055a2:	d102      	bne.n	80055aa <_close_r+0x1a>
 80055a4:	682b      	ldr	r3, [r5, #0]
 80055a6:	b103      	cbz	r3, 80055aa <_close_r+0x1a>
 80055a8:	6023      	str	r3, [r4, #0]
 80055aa:	bd38      	pop	{r3, r4, r5, pc}
 80055ac:	2000026c 	.word	0x2000026c

080055b0 <_fstat_r>:
 80055b0:	b538      	push	{r3, r4, r5, lr}
 80055b2:	2300      	movs	r3, #0
 80055b4:	4d06      	ldr	r5, [pc, #24]	; (80055d0 <_fstat_r+0x20>)
 80055b6:	4604      	mov	r4, r0
 80055b8:	4608      	mov	r0, r1
 80055ba:	4611      	mov	r1, r2
 80055bc:	602b      	str	r3, [r5, #0]
 80055be:	f7fc febf 	bl	8002340 <_fstat>
 80055c2:	1c43      	adds	r3, r0, #1
 80055c4:	d102      	bne.n	80055cc <_fstat_r+0x1c>
 80055c6:	682b      	ldr	r3, [r5, #0]
 80055c8:	b103      	cbz	r3, 80055cc <_fstat_r+0x1c>
 80055ca:	6023      	str	r3, [r4, #0]
 80055cc:	bd38      	pop	{r3, r4, r5, pc}
 80055ce:	bf00      	nop
 80055d0:	2000026c 	.word	0x2000026c

080055d4 <_isatty_r>:
 80055d4:	b538      	push	{r3, r4, r5, lr}
 80055d6:	2300      	movs	r3, #0
 80055d8:	4d05      	ldr	r5, [pc, #20]	; (80055f0 <_isatty_r+0x1c>)
 80055da:	4604      	mov	r4, r0
 80055dc:	4608      	mov	r0, r1
 80055de:	602b      	str	r3, [r5, #0]
 80055e0:	f7fc febd 	bl	800235e <_isatty>
 80055e4:	1c43      	adds	r3, r0, #1
 80055e6:	d102      	bne.n	80055ee <_isatty_r+0x1a>
 80055e8:	682b      	ldr	r3, [r5, #0]
 80055ea:	b103      	cbz	r3, 80055ee <_isatty_r+0x1a>
 80055ec:	6023      	str	r3, [r4, #0]
 80055ee:	bd38      	pop	{r3, r4, r5, pc}
 80055f0:	2000026c 	.word	0x2000026c

080055f4 <_lseek_r>:
 80055f4:	b538      	push	{r3, r4, r5, lr}
 80055f6:	4604      	mov	r4, r0
 80055f8:	4608      	mov	r0, r1
 80055fa:	4611      	mov	r1, r2
 80055fc:	2200      	movs	r2, #0
 80055fe:	4d05      	ldr	r5, [pc, #20]	; (8005614 <_lseek_r+0x20>)
 8005600:	602a      	str	r2, [r5, #0]
 8005602:	461a      	mov	r2, r3
 8005604:	f7fc feb5 	bl	8002372 <_lseek>
 8005608:	1c43      	adds	r3, r0, #1
 800560a:	d102      	bne.n	8005612 <_lseek_r+0x1e>
 800560c:	682b      	ldr	r3, [r5, #0]
 800560e:	b103      	cbz	r3, 8005612 <_lseek_r+0x1e>
 8005610:	6023      	str	r3, [r4, #0]
 8005612:	bd38      	pop	{r3, r4, r5, pc}
 8005614:	2000026c 	.word	0x2000026c

08005618 <_read_r>:
 8005618:	b538      	push	{r3, r4, r5, lr}
 800561a:	4604      	mov	r4, r0
 800561c:	4608      	mov	r0, r1
 800561e:	4611      	mov	r1, r2
 8005620:	2200      	movs	r2, #0
 8005622:	4d05      	ldr	r5, [pc, #20]	; (8005638 <_read_r+0x20>)
 8005624:	602a      	str	r2, [r5, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	f7fc fe46 	bl	80022b8 <_read>
 800562c:	1c43      	adds	r3, r0, #1
 800562e:	d102      	bne.n	8005636 <_read_r+0x1e>
 8005630:	682b      	ldr	r3, [r5, #0]
 8005632:	b103      	cbz	r3, 8005636 <_read_r+0x1e>
 8005634:	6023      	str	r3, [r4, #0]
 8005636:	bd38      	pop	{r3, r4, r5, pc}
 8005638:	2000026c 	.word	0x2000026c

0800563c <_init>:
 800563c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800563e:	bf00      	nop
 8005640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005642:	bc08      	pop	{r3}
 8005644:	469e      	mov	lr, r3
 8005646:	4770      	bx	lr

08005648 <_fini>:
 8005648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800564a:	bf00      	nop
 800564c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800564e:	bc08      	pop	{r3}
 8005650:	469e      	mov	lr, r3
 8005652:	4770      	bx	lr
