Analysis & Synthesis report for tp2_e5_ERV25_grupo2
Sun May 11 21:04:04 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Source assignments for ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated
 12. Parameter Settings for User Entity Instance: ram_principal:inst|altsyncram:altsyncram_component
 13. Parameter Settings for User Entity Instance: immediate_builder:inst17
 14. Parameter Settings for User Entity Instance: opcode_decode:inst16
 15. altsyncram Parameter Settings by Entity Instance
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 11 21:04:04 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; tp2_e5_ERV25_grupo2                             ;
; Top-level Entity Name              ; tp2_e5_ERV25_grupo2                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; EP4CE22F17C8L       ;                     ;
; Top-level entity name                                            ; tp2_e5_ERV25_grupo2 ; tp2_e5_ERV25_grupo2 ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; ram_principal.v                  ; yes             ; User Wizard-Generated File         ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v         ;         ;
; tp2_e5_ERV25_grupo2.bdf          ; yes             ; User Block Diagram/Schematic File  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf ;         ;
; fetch_unit.v                     ; yes             ; User Verilog HDL File              ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v            ;         ;
; opcode_decode.v                  ; yes             ; User Verilog HDL File              ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/opcode_decode.v         ;         ;
; immediate_builder.v              ; yes             ; User Verilog HDL File              ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/immediate_builder.v     ;         ;
; decode_latch.v                   ; yes             ; User Verilog HDL File              ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/decode_latch.v          ;         ;
; register_bank.v                  ; yes             ; User Verilog HDL File              ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v         ;         ;
; op_latch.v                       ; yes             ; User Verilog HDL File              ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/op_latch.v              ;         ;
; operand_build.v                  ; yes             ; User Verilog HDL File              ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/operand_build.v         ;         ;
; alu.v                            ; yes             ; User Verilog HDL File              ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu.v                   ;         ;
; concat_funct.v                   ; yes             ; User Verilog HDL File              ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/concat_funct.v          ;         ;
; alu_latch.v                      ; yes             ; User Verilog HDL File              ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu_latch.v             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_mkh2.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf  ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                               ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name  ; Entity Name         ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------+---------------------+--------------+
; |tp2_e5_ERV25_grupo2       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |tp2_e5_ERV25_grupo2 ; tp2_e5_ERV25_grupo2 ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 24.1    ; N/A          ; N/A          ; |tp2_e5_ERV25_grupo2|ram_principal:inst ; ram_principal.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; fetch_unit:inst2|pc[2..31]             ; Lost fanout        ;
; Total Number of Removed Registers = 30 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_principal:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                      ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_mkh2      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: immediate_builder:inst17 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                              ;
; I_TYPE         ; 001   ; Unsigned Binary                              ;
; S_TYPE         ; 010   ; Unsigned Binary                              ;
; B_TYPE         ; 011   ; Unsigned Binary                              ;
; U_TYPE         ; 100   ; Unsigned Binary                              ;
; J_TYPE         ; 101   ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: opcode_decode:inst16 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                          ;
; I_TYPE         ; 001   ; Unsigned Binary                          ;
; S_TYPE         ; 010   ; Unsigned Binary                          ;
; B_TYPE         ; 011   ; Unsigned Binary                          ;
; U_TYPE         ; 100   ; Unsigned Binary                          ;
; J_TYPE         ; 101   ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; ram_principal:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 2048                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 32                                                 ;
;     -- NUMWORDS_B                         ; 2048                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun May 11 21:03:50 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram_principal.v
    Info (12023): Found entity 1: ram_principal File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tp2_e5_erv25_grupo2.bdf
    Info (12023): Found entity 1: tp2_e5_ERV25_grupo2
Info (12021): Found 1 design units, including 1 entities, in source file fetch_unit.v
    Info (12023): Found entity 1: fetch_unit File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file constant0.v
    Info (12023): Found entity 1: constant0_lpm_constant_r09 File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v Line: 47
    Info (12023): Found entity 2: constant0 File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file btb.v
    Info (12023): Found entity 1: btb File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/btb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bht_testbench.bdf
    Info (12023): Found entity 1: bht_testbench
Info (12021): Found 1 design units, including 1 entities, in source file bht_module.bdf
    Info (12023): Found entity 1: bht_module
Info (12021): Found 0 design units, including 0 entities, in source file bht_btb_controller.v
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_ram.v
    Info (12023): Found entity 1: bht_btb_ram File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_module.bdf
    Info (12023): Found entity 1: bht_btb_module
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_controller2.v
    Info (12023): Found entity 1: bht_btb_controller File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_controller2.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_module2.bdf
    Info (12023): Found entity 1: bht_btb_module2
Info (12021): Found 1 design units, including 1 entities, in source file opcode_decode.v
    Info (12023): Found entity 1: opcode_decode File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/opcode_decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immediate_builder.v
    Info (12023): Found entity 1: immediate_builder File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/immediate_builder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode_latch.v
    Info (12023): Found entity 1: decode_latch File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/decode_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_bank.v
    Info (12023): Found entity 1: register_bank File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file op_latch.v
    Info (12023): Found entity 1: op_latch File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/op_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operand_build.v
    Info (12023): Found entity 1: operand_build File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/operand_build.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file concat_funct.v
    Info (12023): Found entity 1: concat_funct File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/concat_funct.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_latch.v
    Info (12023): Found entity 1: alu_latch File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu_latch.v Line: 1
Info (12127): Elaborating entity "tp2_e5_ERV25_grupo2" for the top level hierarchy
Info (12128): Elaborating entity "ram_principal" for hierarchy "ram_principal:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 98
Info (12130): Elaborated megafunction instantiation "ram_principal:inst|altsyncram:altsyncram_component" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 98
Info (12133): Instantiated megafunction "ram_principal:inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mkh2.tdf
    Info (12023): Found entity 1: altsyncram_mkh2 File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mkh2" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated" File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fetch_unit" for hierarchy "fetch_unit:inst2"
Info (12128): Elaborating entity "register_bank" for hierarchy "register_bank:inst22"
Warning (10034): Output port "data_out" at register_bank.v(15) has no driver File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v Line: 15
Info (12128): Elaborating entity "alu_latch" for hierarchy "alu_latch:inst7"
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst30"
Info (12128): Elaborating entity "operand_build" for hierarchy "operand_build:inst24"
Info (12128): Elaborating entity "op_latch" for hierarchy "op_latch:inst29"
Info (12128): Elaborating entity "decode_latch" for hierarchy "decode_latch:inst4"
Info (12128): Elaborating entity "concat_funct" for hierarchy "concat_funct:inst28"
Info (12128): Elaborating entity "immediate_builder" for hierarchy "immediate_builder:inst17"
Info (12128): Elaborating entity "opcode_decode" for hierarchy "opcode_decode:inst16"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[0]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 41
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[1]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 74
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[2]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 107
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[3]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 140
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[4]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 173
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[5]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 206
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[6]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 239
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[7]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 272
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[8]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 305
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[9]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 338
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[10]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 371
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[11]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 404
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[12]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 437
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[13]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 470
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[14]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 503
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[15]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 536
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[16]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 569
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[17]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 602
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[18]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 635
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[19]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 668
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[20]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 701
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[21]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 734
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[22]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 767
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[23]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 800
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[24]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 833
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[25]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 866
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[26]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 899
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[27]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 932
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[28]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 965
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[29]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 998
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[30]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 1031
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_mkh2:auto_generated|q_a[31]" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_mkh2.tdf Line: 1064
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "reset"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4758 megabytes
    Info: Processing ended: Sun May 11 21:04:04 2025
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:30


