Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec 28 22:20:07 2023
| Host         : DESKTOP-CSQVPR3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ttl74193_exe_control_sets_placed.rpt
| Design       : ttl74193_exe
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------+--------------------+------------------+----------------+
|      Clock Signal     |          Enable Signal          |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------------+--------------------+------------------+----------------+
|  sys_clk_in_IBUF_BUFG | U/cpd_curr_i_1_n_0              | U/cpd_curr_i_2_n_0 |                1 |              1 |
|  sys_clk_in_IBUF_BUFG | U/cpu_curr_i_1_n_0              | U/cpd_curr_i_2_n_0 |                1 |              1 |
|  sys_clk_in_IBUF_BUFG | U/fqcb_i_1_n_0                  | U/cpd_curr_i_2_n_0 |                1 |              1 |
|  sys_clk_in_IBUF_BUFG | U/fqcc_i_1_n_0                  | U/cpd_curr_i_2_n_0 |                1 |              1 |
|  sys_clk_in_IBUF_BUFG |                                 | U/cpd_curr_i_2_n_0 |                2 |              2 |
|  sys_clk_in_IBUF_BUFG | U/count[3]_i_1_n_0              | U/cpd_curr_i_2_n_0 |                2 |              4 |
|  sys_clk_in_IBUF_BUFG | U/debounce_counter2[19]_i_1_n_0 | U/cpd_curr_i_2_n_0 |                6 |             20 |
|  sys_clk_in_IBUF_BUFG | U/debounce_counter1[19]_i_1_n_0 | U/cpd_curr_i_2_n_0 |                5 |             20 |
+-----------------------+---------------------------------+--------------------+------------------+----------------+


