# Week 0 - RISC-V SoC Tapeout Journey (Divya Darshan)

This repository documents the work done in **Week 0** of my **20-week RISC-V SoC Tapeout project** powered by **VLSI System Design (VSD)** and **IIT Gandhinagar**.

---

## ğŸ“Œ Tasks for Week 0

### âœ… Task 1: Documentation from Learning Videos
- Create a document based on the video Digital VLSI SoC Design and Planning.
- Summarize the concepts, key takeaways, and learning outcomes.

ğŸ‘‰ [Read Task 1 Document](./Task1.md)

---

### âœ… Task 2: Tool Installation and Setup
- Install required tools: **iverilog**, **gtkwave**, and **yosys**.
- Provide screenshots of installation steps.
- Add commands used during installation.

ğŸ‘‰ [Read Task 2 Document](./Task2.md)

---

## ğŸ“‚ Repository Structure
- `README.md` â†’ Overview of Week 0 tasks.  
- `task1.md` â†’ Documentation from learning video.  
- `task2.md` â†’ Tool installation steps with screenshots.  
---

## ğŸš€ Next Steps
- Continue to document tasks for upcoming weeks.
- Maintain consistency in structure for all weeks.

---

## ğŸ™ Credits & Acknowledgments
I would like to express my gratitude to:

- **Kunal Ghosh**, Founder of **VLSI System Design (VSD)**, for providing this wonderful opportunity and platform.  
- **IIT Gandhinagar** for collaborating and supporting the RISC-V SoC Tapeout program.  
- The **VSD community**, which is actively contributing to building India's **semiconductor ecosystem** and leading towards **self-reliance in chip design and innovation**.  

This initiative will truly **accelerate India's growth in semiconductors**, empower students and professionals, and inspire future VLSI engineers. 
