<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>AlcapDAQ: midas/include/mfbstd.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>midas/include/mfbstd.h File Reference</h1>
<p><a href="mfbstd_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#aa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#ab1be6eeb112bb4dd79e160edeb565baa">EXPRT</a></td></tr>
<tr><td colspan="2"><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef unsigned short int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#a2b0e863dadf920709ec53d9088ee7c91">WORD</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef unsigned long int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#a408a2366473807fbe658ba18e75dea66">DWORD</a></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#af18330728ff695ef8913c53a4eddbcfd">fb_init</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#a287baacdfc8a91b4464fa10eaf6d4a0e">fb_exit</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#a26b57baa176f8078f09afd82747f6c36">fb_reset</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#a2a9de36e9e3b510a6ca34c05a4bcbadc">fb_frd</a> (int paddr, int saddr, <a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> *<a class="el" href="odbedit_8c.html#a8c6d6f90e1d6932f65c6f43d2f9d49a7">data</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#abceff377195463aa87b95b1413c109f2">fb_frc</a> (int paddr, int saddr, <a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> *<a class="el" href="odbedit_8c.html#a8c6d6f90e1d6932f65c6f43d2f9d49a7">data</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#ac8daa57888a8fc542283fd8a555a1f1b">fb_fwd</a> (int paddr, int saddr, <a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> <a class="el" href="odbedit_8c.html#a8c6d6f90e1d6932f65c6f43d2f9d49a7">data</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#a71746de06793d3bae1f0478793a1f776">fb_fwc</a> (int paddr, int saddr, <a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> <a class="el" href="odbedit_8c.html#a8c6d6f90e1d6932f65c6f43d2f9d49a7">data</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#ab0b1a809bd35c3637c98992c0f1817d6">fb_fwdm</a> (int paddr, int saddr, <a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> <a class="el" href="odbedit_8c.html#a8c6d6f90e1d6932f65c6f43d2f9d49a7">data</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#a13ddcd1abc831e3ed5ac673ba84ac9d3">fb_fwcm</a> (int b_case, int paddr, int saddr, <a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> <a class="el" href="odbedit_8c.html#a8c6d6f90e1d6932f65c6f43d2f9d49a7">data</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#a7441128ff5d13f824388ac9a49627ea6">fb_frcm</a> (int b_case, <a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> *<a class="el" href="odbedit_8c.html#a8c6d6f90e1d6932f65c6f43d2f9d49a7">data</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#aabb0613966fee37feb28703d4feaab3d">fb_frdb</a> (int paddr, int saddr, <a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> *<a class="el" href="odbedit_8c.html#a8c6d6f90e1d6932f65c6f43d2f9d49a7">data</a>, int *<a class="el" href="mzdump_8c.html#a3d42cdd395a9c14f809d2fe53748c620">count</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#abe80e5788b31a7e00f84f0abbd42f92c">fb_out</a> (<a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> <a class="el" href="odbedit_8c.html#a8c6d6f90e1d6932f65c6f43d2f9d49a7">data</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#ad36a2957275714571c95fdd5e16a388c">fb_in</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#a76db774c6fe72e82d93d997e8cb3ae5b">fb_frdba</a> (int paddr, int saddr, int <a class="el" href="mzdump_8c.html#a3d42cdd395a9c14f809d2fe53748c620">count</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#a28c373df96482378139971d80345bfe1">fb_load_begin</a> (int <a class="el" href="mcnaf_8c.html#addeb24c60c6b386335a9d77338c6e334">addr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#ac1a13f5c2e332bb01aa22e362eed22fb">fb_load_end</a> (void)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int EXPRT&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mfbstd_8h.html#a9d5872c09cfde738de7d22e3cef388ba">fb_execute</a> (int <a class="el" href="mcnaf_8c.html#addeb24c60c6b386335a9d77338c6e334">addr</a>, void *<a class="el" href="mlogger_8c.html#a368f7094dc38acca20612bbb392552f4">buffer</a>, int *<a class="el" href="mzdump_8c.html#a3d42cdd395a9c14f809d2fe53748c620">count</a>)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ab1be6eeb112bb4dd79e160edeb565baa"></a><!-- doxytag: member="mfbstd.h::EXPRT" ref="ab1be6eeb112bb4dd79e160edeb565baa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXPRT</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mfbstd_8h_source.html#l00053">53</a> of file <a class="el" href="mfbstd_8h_source.html">mfbstd.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa90cac659d18e8ef6294c7ae337f6b58"></a><!-- doxytag: member="mfbstd.h::SUCCESS" ref="aa90cac659d18e8ef6294c7ae337f6b58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUCCESS&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mfbstd_8h_source.html#l00045">45</a> of file <a class="el" href="mfbstd_8h_source.html">mfbstd.h</a>.</p>

</div>
</div>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="a408a2366473807fbe658ba18e75dea66"></a><!-- doxytag: member="mfbstd.h::DWORD" ref="a408a2366473807fbe658ba18e75dea66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned long int <a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mfbstd_8h_source.html#l00042">42</a> of file <a class="el" href="mfbstd_8h_source.html">mfbstd.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b0e863dadf920709ec53d9088ee7c91"></a><!-- doxytag: member="mfbstd.h::WORD" ref="a2b0e863dadf920709ec53d9088ee7c91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef unsigned short int <a class="el" href="unionWORD.html">WORD</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mfbstd_8h_source.html#l00037">37</a> of file <a class="el" href="mfbstd_8h_source.html">mfbstd.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a9d5872c09cfde738de7d22e3cef388ba"></a><!-- doxytag: member="mfbstd.h::fb_execute" ref="a9d5872c09cfde738de7d22e3cef388ba" args="(int addr, void *buffer, int *count)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_execute </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>count</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sis4100_8c_source.html#l00532">532</a> of file <a class="el" href="sis4100_8c_source.html">sis4100.c</a>.</p>

<p>References <a class="el" href="sis4100_8c_source.html#l00132">ENABLE_RAM_SEQUENCER</a>, <a class="el" href="sis4100_8c_source.html#l00251">fb_fifo_read()</a>, <a class="el" href="sis4100_8c_source.html#l00157">remote_ram_buffer</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, <a class="el" href="patch__mevb_8cpp_source.html#l00079">status</a>, and <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00534"></a>00534 {
<a name="l00535"></a>00535 <span class="keywordtype">int</span> ap, <a class="code" href="patch__mevb_8cpp.html#a015eb90e0de9f16e87bd149d4b9ce959">status</a>;
<a name="l00536"></a>00536 
<a name="l00537"></a>00537   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#ac6433e73b48e900cece4c176868b5573">ENABLE_RAM_SEQUENCER</a> + (<a class="code" href="lrs1821_8c.html#a83a7514b5202f841d4b7a22b2eaece9c">addr</a> &amp; 0xFF00), 0);
<a name="l00538"></a>00538 
<a name="l00539"></a>00539   <span class="keywordflow">if</span> (<a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a> == NULL)
<a name="l00540"></a>00540     <span class="keywordflow">return</span> <a class="code" href="group__mvmestdinclude.html#gaa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a>;
<a name="l00541"></a>00541 
<a name="l00542"></a>00542   status = <a class="code" href="sis4100_8c.html#afc04afcc76aff65a6daee2168b76ac63">fb_fifo_read</a>(&amp;ap);
<a name="l00543"></a>00543   <span class="keywordflow">if</span> (status &amp; 0x10000)
<a name="l00544"></a>00544     <span class="keywordflow">return</span> status &amp; 0xFFFF;
<a name="l00545"></a>00545 
<a name="l00546"></a>00546   ap &amp;= 0xFFFFFF;
<a name="l00547"></a>00547   <span class="keywordflow">if</span> (ap &lt; *<a class="code" href="mdump_8c.html#a3d42cdd395a9c14f809d2fe53748c620">count</a>)
<a name="l00548"></a>00548     *<a class="code" href="mdump_8c.html#a3d42cdd395a9c14f809d2fe53748c620">count</a> = ap;
<a name="l00549"></a>00549 
<a name="l00550"></a>00550   <span class="comment">/* move data from kernel memory to user buffer */</span>
<a name="l00551"></a>00551   memcpy(<a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a>, <a class="code" href="sis4100_8c.html#ab6412e2324f6a5db0316bbe57f9cdd7c">remote_ram_buffer</a>, *<a class="code" href="mdump_8c.html#a3d42cdd395a9c14f809d2fe53748c620">count</a>);
<a name="l00552"></a>00552 
<a name="l00553"></a>00553   <span class="keywordflow">return</span> <a class="code" href="group__mvmestdinclude.html#gaa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a>;
<a name="l00554"></a>00554 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a287baacdfc8a91b4464fa10eaf6d4a0e"></a><!-- doxytag: member="mfbstd.h::fb_exit" ref="a287baacdfc8a91b4464fa10eaf6d4a0e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EXPRT fb_exit </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lrs1821_8c_source.html#l00175">175</a> of file <a class="el" href="lrs1821_8c_source.html">lrs1821.c</a>.</p>

<p>References <a class="el" href="giveio_8c_source.html#l00021">_hdio</a>, <a class="el" href="sis4100_8c_source.html#l00150">_sfi</a>, <a class="el" href="lrs1821_8h_source.html#l00032">BASE_1691</a>, <a class="el" href="btapi_8h.html#ac1ae6bb32a00a05d61ee034bdbb4c486">bt_close()</a>, <a class="el" href="btapi_8h.html#a954d7b6dc9c19e25abe649912991a2ef">bt_unmmap()</a>, <a class="el" href="str340_8c_source.html#l00145">btd</a>, <a class="el" href="str340_8c_source.html#l00145">btd_lm</a>, <a class="el" href="fal_8c_source.html#l00201">buffer</a>, <a class="el" href="lrs1821_8c_source.html#l00249">fb_exec()</a>, <a class="el" href="sis4100_8c_source.html#l00153">fd_vme</a>, <a class="el" href="sis4100_8c_source.html#l00153">fd_vme_lm</a>, <a class="el" href="lrs1821_8h_source.html#l00186">FPREL</a>, <a class="el" href="sis4100_8c_source.html#l00157">remote_ram_buffer</a>, <a class="el" href="sis4100_8c_source.html#l00156">REMOTE_RAM_SIZE</a>, <a class="el" href="sis4100_8c_source.html#l00048">SFI_SIZE</a>, <a class="el" href="ybos_8c_source.html#l00373">size</a>, <a class="el" href="crate6__CAEN__TDC_2vme__universe_8cpp_source.html#l00162">vme_close()</a>, and <a class="el" href="midas_2drivers_2bus_2bt617_2bt617_8c_source.html#l00167">vme_unmap()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00176"></a>00176 {
<a name="l00177"></a>00177    <span class="comment">// release mastership</span>
<a name="l00178"></a>00178    <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#a37550958ba31256ea4befa75705cc351">FPREL</a>);
<a name="l00179"></a>00179 
<a name="l00180"></a>00180 <span class="preprocessor">#ifdef _MSC_VER</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>   {
<a name="l00182"></a>00182       <a class="code" href="group__mvmestdinclude.html#ga798af1e30bc65f319c1a246cecf59e39">DWORD</a> <a class="code" href="fal_8c.html#a368f7094dc38acca20612bbb392552f4">buffer</a>[] = { 6, <a class="code" href="lrs1821_8h.html#ab33a3ff8977a5c4e3cbd87dde2810ea7">BASE_1691</a>, <a class="code" href="lrs1821_8h.html#ab33a3ff8977a5c4e3cbd87dde2810ea7">BASE_1691</a> + 18, 0 };
<a name="l00183"></a>00183       <a class="code" href="group__mvmestdinclude.html#ga798af1e30bc65f319c1a246cecf59e39">DWORD</a> <a class="code" href="ybos_8c.html#adfdd3a80d1d8ea7918a6d1ebee518102">size</a>;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185       <span class="keywordflow">if</span> (<a class="code" href="giveio_8c.html#a37f817585ca98025ada181f97ef3937d">_hdio</a> &lt;= 0)
<a name="l00186"></a>00186          <span class="keywordflow">return</span>;
<a name="l00187"></a>00187 
<a name="l00188"></a>00188       DeviceIoControl(<a class="code" href="giveio_8c.html#a37f817585ca98025ada181f97ef3937d">_hdio</a>, (<a class="code" href="group__mvmestdinclude.html#ga798af1e30bc65f319c1a246cecf59e39">DWORD</a>) 0x9c406000, &amp;buffer, <span class="keyword">sizeof</span>(buffer),
<a name="l00189"></a>00189                       NULL, 0, &amp;size, NULL);
<a name="l00190"></a>00190    }
<a name="l00191"></a>00191 <span class="preprocessor">#endif</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span>}
</pre></div></p>

</div>
</div>
<a class="anchor" id="abceff377195463aa87b95b1413c109f2"></a><!-- doxytag: member="mfbstd.h::fb_frc" ref="abceff377195463aa87b95b1413c109f2" args="(int paddr, int saddr, DWORD *data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_frc </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>paddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>saddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> *&nbsp;</td>
          <td class="paramname"> <em>data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lrs1821_8c_source.html#l00322">322</a> of file <a class="el" href="lrs1821_8c_source.html">lrs1821.c</a>.</p>

<p>References <a class="el" href="lrs1821_8h_source.html#l00131">_RESET</a>, <a class="el" href="lrs1821_8h_source.html#l00218">cm_msg</a>, <a class="el" href="lrs1821_8h_source.html#l00145">DMARL</a>, <a class="el" href="lrs1821_8h_source.html#l00118">DMB_PED_TO_HOST</a>, <a class="el" href="p30_8h_source.html#l00042">FALSE</a>, <a class="el" href="lrs1821_8c_source.html#l00249">fb_exec()</a>, <a class="el" href="sis4100_8c_source.html#l00251">fb_fifo_read()</a>, <a class="el" href="lrs1821_8c_source.html#l00270">fb_load32()</a>, <a class="el" href="lrs1821_8h_source.html#l00176">FPAC</a>, <a class="el" href="lrs1821_8h_source.html#l00177">FPR</a>, <a class="el" href="lrs1821_8h_source.html#l00180">FPWNTA</a>, <a class="el" href="kcs2927_8c_source.html#l00080">GO</a>, <a class="el" href="khyt1331_8c_source.html#l00074">INPW</a>, <a class="el" href="lrs1821_8h_source.html#l00220">MERROR</a>, <a class="el" href="lrs1821_8h_source.html#l00127">MWENB</a>, <a class="el" href="lrs1821_8h_source.html#l00063">OUTWR</a>, <a class="el" href="sis4100_8c_source.html#l00088">PRIM_CSR</a>, <a class="el" href="lrs1821_8h_source.html#l00036">REG1</a>, <a class="el" href="lrs1821_8h_source.html#l00037">REG2</a>, <a class="el" href="lrs1821_8h_source.html#l00038">REG3</a>, <a class="el" href="lrs1821_8h_source.html#l00039">REG4</a>, <a class="el" href="lrs1821_8h_source.html#l00040">REG5</a>, <a class="el" href="lrs1821_8h_source.html#l00041">REG6</a>, <a class="el" href="lrs1821_8h_source.html#l00042">REG7</a>, <a class="el" href="sis4100_8c_source.html#l00114">RNDM_R_DIS</a>, <a class="el" href="sis4100_8c_source.html#l00110">SECAD_W</a>, <a class="el" href="sis4100_8c_source.html#l00046">SFI_IN</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00067">SFI_SEQUENCER_STATUS_REGISTER</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, <a class="el" href="patch__mevb_8cpp_source.html#l00079">status</a>, and <a class="el" href="p30_8h_source.html#l00043">TRUE</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00324"></a>00324 {
<a name="l00325"></a>00325    <span class="comment">// primary address cycle to control space</span>
<a name="l00326"></a>00326    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>, paddr);
<a name="l00327"></a>00327    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a23aa3147ae7bf4349320c486c2a11cf0">REG1</a>, <a class="code" href="lrs1821_8h.html#a5250039abc97510cc415943faf7fb822">FPAC</a> * 8);
<a name="l00328"></a>00328    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, <a class="code" href="kcs2927_8c.html#a277a950c725b69e43a1dae2993119fd4">GO</a>);
<a name="l00329"></a>00329 
<a name="l00330"></a>00330    <span class="comment">// Seconadry address write cycle</span>
<a name="l00331"></a>00331    <a class="code" href="lrs1821_8c.html#a61b9d91fddbbfd78e5d2e5a3eb1496a9">fb_load32</a>(saddr);
<a name="l00332"></a>00332    <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#aa55913ab1a82eadbf4fd6834c5d48f63">FPWNTA</a>);
<a name="l00333"></a>00333 
<a name="l00334"></a>00334    <span class="comment">// no pedestal subtraction, reg. 4 &amp; 5 dest of ped.subr.subsyst. output</span>
<a name="l00335"></a>00335    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af1780f97dc4d4fe05dbfa7f76b450680">REG3</a>, <a class="code" href="lrs1821_8h.html#ae0b867da2bcc6a8910ba93baec7380ec">_RESET</a> | <a class="code" href="lrs1821_8h.html#a67386b28246261928d22c9ca8537d322">MWENB</a> | <a class="code" href="lrs1821_8h.html#ac6a60281ae9f593314cdd3619d3fc785">DMB_PED_TO_HOST</a>);
<a name="l00336"></a>00336 
<a name="l00337"></a>00337    <span class="comment">// no auto advance due to read</span>
<a name="l00338"></a>00338    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a618cd7aaa684faf6269eaca438f742df">REG6</a>, 0);
<a name="l00339"></a>00339 
<a name="l00340"></a>00340    <span class="comment">// data memory addr load from reg. 6</span>
<a name="l00341"></a>00341    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, <a class="code" href="lrs1821_8h.html#a06b68cec7c9367c4269770a856035c75">DMARL</a>);
<a name="l00342"></a>00342 
<a name="l00343"></a>00343    <span class="keywordflow">if</span> (!<a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#a292b29e6f3dd9341762b940192dccf25">FPR</a>))
<a name="l00344"></a>00344       <span class="keywordflow">return</span> <a class="code" href="p30_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;
<a name="l00345"></a>00345 
<a name="l00346"></a>00346    ((<a class="code" href="unionWORD.html">WORD</a> *) <a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a>)[0] = <a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#a4649f692e9e47fd1c6767a113f4a0d9e">REG4</a>);
<a name="l00347"></a>00347    ((<a class="code" href="unionWORD.html">WORD</a> *) <a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a>)[1] = <a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#a16cf66b61967e7b16ca0fd42d5bf634b">REG5</a>);
<a name="l00348"></a>00348 
<a name="l00349"></a>00349    <span class="keywordflow">return</span> <a class="code" href="p30_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>;
<a name="l00350"></a>00350 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7441128ff5d13f824388ac9a49627ea6"></a><!-- doxytag: member="mfbstd.h::fb_frcm" ref="a7441128ff5d13f824388ac9a49627ea6" args="(int b_case, DWORD *data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_frcm </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>b_case</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> *&nbsp;</td>
          <td class="paramname"> <em>data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sis4100_8c_source.html#l00391">391</a> of file <a class="el" href="sis4100_8c_source.html">sis4100.c</a>.</p>

<p>References <a class="el" href="sis4100_8c_source.html#l00251">fb_fifo_read()</a>, <a class="el" href="sis4100_8c_source.html#l00099">PRIM_HM_CSRM</a>, <a class="el" href="sis4100_8c_source.html#l00114">RNDM_R_DIS</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, and <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00397"></a>00397 {
<a name="l00398"></a>00398   <span class="keywordflow">if</span> (b_case == 3)
<a name="l00399"></a>00399     <span class="comment">/* case 3 broadcast (sparse data scan) */</span>
<a name="l00400"></a>00400     <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#ad6c428a90a2903f4c6568345e5bb5203">PRIM_HM_CSRM</a>, 0x09);
<a name="l00401"></a>00401 
<a name="l00402"></a>00402   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#a5c54369b582e400a251497d81b721c28">RNDM_R_DIS</a>, 0);
<a name="l00403"></a>00403 
<a name="l00404"></a>00404   <span class="keywordflow">return</span> <a class="code" href="sis4100_8c.html#afc04afcc76aff65a6daee2168b76ac63">fb_fifo_read</a>(<a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a>);
<a name="l00405"></a>00405 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2a9de36e9e3b510a6ca34c05a4bcbadc"></a><!-- doxytag: member="mfbstd.h::fb_frd" ref="a2a9de36e9e3b510a6ca34c05a4bcbadc" args="(int paddr, int saddr, DWORD *data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_frd </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>paddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>saddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> *&nbsp;</td>
          <td class="paramname"> <em>data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lrs1821_8c_source.html#l00290">290</a> of file <a class="el" href="lrs1821_8c_source.html">lrs1821.c</a>.</p>

<p>References <a class="el" href="lrs1821_8h_source.html#l00131">_RESET</a>, <a class="el" href="lrs1821_8h_source.html#l00145">DMARL</a>, <a class="el" href="lrs1821_8h_source.html#l00118">DMB_PED_TO_HOST</a>, <a class="el" href="p30_8h_source.html#l00042">FALSE</a>, <a class="el" href="lrs1821_8c_source.html#l00249">fb_exec()</a>, <a class="el" href="sis4100_8c_source.html#l00251">fb_fifo_read()</a>, <a class="el" href="lrs1821_8c_source.html#l00270">fb_load32()</a>, <a class="el" href="lrs1821_8h_source.html#l00175">FPAD</a>, <a class="el" href="lrs1821_8h_source.html#l00177">FPR</a>, <a class="el" href="lrs1821_8h_source.html#l00180">FPWNTA</a>, <a class="el" href="kcs2927_8c_source.html#l00080">GO</a>, <a class="el" href="khyt1331_8c_source.html#l00074">INPW</a>, <a class="el" href="lrs1821_8h_source.html#l00127">MWENB</a>, <a class="el" href="lrs1821_8h_source.html#l00063">OUTWR</a>, <a class="el" href="sis4100_8c_source.html#l00087">PRIM_DSR</a>, <a class="el" href="lrs1821_8h_source.html#l00036">REG1</a>, <a class="el" href="lrs1821_8h_source.html#l00037">REG2</a>, <a class="el" href="lrs1821_8h_source.html#l00038">REG3</a>, <a class="el" href="lrs1821_8h_source.html#l00039">REG4</a>, <a class="el" href="lrs1821_8h_source.html#l00040">REG5</a>, <a class="el" href="lrs1821_8h_source.html#l00041">REG6</a>, <a class="el" href="lrs1821_8h_source.html#l00042">REG7</a>, <a class="el" href="sis4100_8c_source.html#l00114">RNDM_R_DIS</a>, <a class="el" href="sis4100_8c_source.html#l00110">SECAD_W</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, and <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00292"></a>00292 {
<a name="l00293"></a>00293    <span class="comment">// primary address cycle to data space</span>
<a name="l00294"></a>00294    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>, paddr);
<a name="l00295"></a>00295    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a23aa3147ae7bf4349320c486c2a11cf0">REG1</a>, <a class="code" href="lrs1821_8h.html#a7807682b5be939d671d7f84540bf23c9">FPAD</a> * 8);
<a name="l00296"></a>00296    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, <a class="code" href="kcs2927_8c.html#a277a950c725b69e43a1dae2993119fd4">GO</a>);
<a name="l00297"></a>00297 
<a name="l00298"></a>00298    <span class="comment">// Seconadry address write cycle</span>
<a name="l00299"></a>00299    <a class="code" href="lrs1821_8c.html#a61b9d91fddbbfd78e5d2e5a3eb1496a9">fb_load32</a>(saddr);
<a name="l00300"></a>00300    <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#aa55913ab1a82eadbf4fd6834c5d48f63">FPWNTA</a>);
<a name="l00301"></a>00301 
<a name="l00302"></a>00302    <span class="comment">// no pedestal subtraction, reg. 4 &amp; 5 dest of ped.subr.subsyst. output</span>
<a name="l00303"></a>00303    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af1780f97dc4d4fe05dbfa7f76b450680">REG3</a>, <a class="code" href="lrs1821_8h.html#ae0b867da2bcc6a8910ba93baec7380ec">_RESET</a> | <a class="code" href="lrs1821_8h.html#a67386b28246261928d22c9ca8537d322">MWENB</a> | <a class="code" href="lrs1821_8h.html#ac6a60281ae9f593314cdd3619d3fc785">DMB_PED_TO_HOST</a>);
<a name="l00304"></a>00304 
<a name="l00305"></a>00305    <span class="comment">// no auto advance due to read</span>
<a name="l00306"></a>00306    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a618cd7aaa684faf6269eaca438f742df">REG6</a>, 0);
<a name="l00307"></a>00307 
<a name="l00308"></a>00308    <span class="comment">// data memory addr load from reg. 6</span>
<a name="l00309"></a>00309    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, <a class="code" href="lrs1821_8h.html#a06b68cec7c9367c4269770a856035c75">DMARL</a>);
<a name="l00310"></a>00310 
<a name="l00311"></a>00311    <span class="keywordflow">if</span> (!<a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#a292b29e6f3dd9341762b940192dccf25">FPR</a>))
<a name="l00312"></a>00312       <span class="keywordflow">return</span> <a class="code" href="p30_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;
<a name="l00313"></a>00313 
<a name="l00314"></a>00314    ((<a class="code" href="unionWORD.html">WORD</a> *) <a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a>)[0] = <a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#a4649f692e9e47fd1c6767a113f4a0d9e">REG4</a>);
<a name="l00315"></a>00315    ((<a class="code" href="unionWORD.html">WORD</a> *) <a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a>)[1] = <a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#a16cf66b61967e7b16ca0fd42d5bf634b">REG5</a>);
<a name="l00316"></a>00316 
<a name="l00317"></a>00317    <span class="keywordflow">return</span> <a class="code" href="group__mvmestdinclude.html#gaa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a>;
<a name="l00318"></a>00318 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aabb0613966fee37feb28703d4feaab3d"></a><!-- doxytag: member="mfbstd.h::fb_frdb" ref="aabb0613966fee37feb28703d4feaab3d" args="(int paddr, int saddr, DWORD *data, int *count)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_frdb </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>paddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>saddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a> *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&nbsp;</td>
          <td class="paramname"> <em>count</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lrs1821_8c_source.html#l00402">402</a> of file <a class="el" href="lrs1821_8c_source.html">lrs1821.c</a>.</p>

<p>References <a class="el" href="lrs1821_8h_source.html#l00131">_RESET</a>, <a class="el" href="lrs1821_8h_source.html#l00163">ACTIVE</a>, <a class="el" href="sis4100_8c_source.html#l00120">DISCON</a>, <a class="el" href="lrs1821_8h_source.html#l00145">DMARL</a>, <a class="el" href="lrs1821_8h_source.html#l00119">DMB_PED_TO_DMEM</a>, <a class="el" href="lrs1821_8h_source.html#l00118">DMB_PED_TO_HOST</a>, <a class="el" href="lrs1821_8h_source.html#l00135">EAUTO</a>, <a class="el" href="p30_8h_source.html#l00042">FALSE</a>, <a class="el" href="lrs1821_8c_source.html#l00249">fb_exec()</a>, <a class="el" href="sis4100_8c_source.html#l00251">fb_fifo_read()</a>, <a class="el" href="lrs1821_8c_source.html#l00270">fb_load32()</a>, <a class="el" href="lrs1821_8c_source.html#l00227">fb_read_data_memory()</a>, <a class="el" href="lrs1821_8h_source.html#l00175">FPAD</a>, <a class="el" href="lrs1821_8h_source.html#l00187">FPRBL</a>, <a class="el" href="lrs1821_8h_source.html#l00180">FPWNTA</a>, <a class="el" href="kcs2927_8c_source.html#l00080">GO</a>, <a class="el" href="mdump_8c_source.html#l00115">i</a>, <a class="el" href="khyt1331_8c_source.html#l00074">INPW</a>, <a class="el" href="lrs1821_8h_source.html#l00162">IWARDY</a>, <a class="el" href="sis4100_8c_source.html#l00128">LOAD_DMA_ADDRESS_POINTER</a>, <a class="el" href="lrs1821_8h_source.html#l00127">MWENB</a>, <a class="el" href="lrs1821_8h_source.html#l00063">OUTWR</a>, <a class="el" href="lrs1821_8h_source.html#l00104">PA_HOST_TO_SEQ</a>, <a class="el" href="lrs1821_8h_source.html#l00099">PD_HOST_TO_SEQ</a>, <a class="el" href="lrs1821_8h_source.html#l00102">PD_SEQ_TO_HOST</a>, <a class="el" href="sis4100_8c_source.html#l00087">PRIM_DSR</a>, <a class="el" href="lrs1821_8h_source.html#l00035">REG0</a>, <a class="el" href="lrs1821_8h_source.html#l00036">REG1</a>, <a class="el" href="lrs1821_8h_source.html#l00037">REG2</a>, <a class="el" href="lrs1821_8h_source.html#l00038">REG3</a>, <a class="el" href="lrs1821_8h_source.html#l00041">REG6</a>, <a class="el" href="lrs1821_8h_source.html#l00042">REG7</a>, <a class="el" href="sis4100_8c_source.html#l00157">remote_ram_buffer</a>, <a class="el" href="sis4100_8c_source.html#l00110">SECAD_W</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00077">SFI_SEQUENCER_DISABLE</a>, <a class="el" href="sis4100_8c_source.html#l00076">SFI_SEQUENCER_ENABLE</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, <a class="el" href="sis4100_8c_source.html#l00123">START_FRDB_WITH_CLEAR_WORD_COUNTER</a>, <a class="el" href="patch__mevb_8cpp_source.html#l00079">status</a>, <a class="el" href="sis4100_8c_source.html#l00125">STORE_FRDB_WC</a>, <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>, <a class="el" href="p30_8h_source.html#l00043">TRUE</a>, and <a class="el" href="lrs1821_8h_source.html#l00136">UP</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00406"></a>00406 {
<a name="l00407"></a>00407    <span class="keywordtype">int</span> <a class="code" href="mdump_8c.html#a65a8886d814fb9bf73f9d4f0fd64d162">i</a>;
<a name="l00408"></a>00408 
<a name="l00409"></a>00409    <span class="comment">// primary address cycle to data space</span>
<a name="l00410"></a>00410    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>, paddr);
<a name="l00411"></a>00411    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a23aa3147ae7bf4349320c486c2a11cf0">REG1</a>, <a class="code" href="lrs1821_8h.html#a7807682b5be939d671d7f84540bf23c9">FPAD</a> * 8);
<a name="l00412"></a>00412    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, <a class="code" href="kcs2927_8c.html#a277a950c725b69e43a1dae2993119fd4">GO</a>);
<a name="l00413"></a>00413 
<a name="l00414"></a>00414    <span class="comment">// Seconadry address write cycle</span>
<a name="l00415"></a>00415    <a class="code" href="lrs1821_8c.html#a61b9d91fddbbfd78e5d2e5a3eb1496a9">fb_load32</a>(saddr);
<a name="l00416"></a>00416    <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#aa55913ab1a82eadbf4fd6834c5d48f63">FPWNTA</a>);
<a name="l00417"></a>00417 
<a name="l00418"></a>00418    <span class="comment">// no pedestal subtraction, reg. 4 &amp; 5 dest of ped.subr.subsyst. output</span>
<a name="l00419"></a>00419    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af1780f97dc4d4fe05dbfa7f76b450680">REG3</a>, <a class="code" href="lrs1821_8h.html#ae0b867da2bcc6a8910ba93baec7380ec">_RESET</a> | <a class="code" href="lrs1821_8h.html#a67386b28246261928d22c9ca8537d322">MWENB</a> | <a class="code" href="lrs1821_8h.html#ac6a60281ae9f593314cdd3619d3fc785">DMB_PED_TO_HOST</a>);
<a name="l00420"></a>00420 
<a name="l00421"></a>00421    <span class="comment">// Configure 1821</span>
<a name="l00422"></a>00422    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af1780f97dc4d4fe05dbfa7f76b450680">REG3</a>, <a class="code" href="lrs1821_8h.html#ae0b867da2bcc6a8910ba93baec7380ec">_RESET</a> | <a class="code" href="lrs1821_8h.html#a67386b28246261928d22c9ca8537d322">MWENB</a> | <a class="code" href="lrs1821_8h.html#acaf0106e4f2e9933a77e7d3677623de0">DMB_PED_TO_DMEM</a>);       <span class="comment">// no pedestal subtraction</span>
<a name="l00423"></a>00423 <span class="comment">//  OUTWR(REG3, _RESET | MWENB | DMB_PED_TO_DMEM | PDMSUB | SUPRNEG | SUPRZERO);</span>
<a name="l00424"></a>00424    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a618cd7aaa684faf6269eaca438f742df">REG6</a>, <a class="code" href="lrs1821_8h.html#a0fa912d252bf813a5eea95732a020dd4">EAUTO</a> | <a class="code" href="lrs1821_8h.html#a1965eaca47dbf3f87acdafc2208f04eb">UP</a> + 0); <span class="comment">// start at zero</span>
<a name="l00425"></a>00425    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, <a class="code" href="lrs1821_8h.html#a06b68cec7c9367c4269770a856035c75">DMARL</a>);
<a name="l00426"></a>00426 
<a name="l00427"></a>00427 <span class="comment">//  OUTWR(REG1, USER);</span>
<a name="l00428"></a>00428 <span class="comment">//  OUTWR(REG1, HDRBL);</span>
<a name="l00429"></a>00429    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a23aa3147ae7bf4349320c486c2a11cf0">REG1</a>, <a class="code" href="lrs1821_8h.html#aeab0c979425aba19e3c7e2d98ee54a65">FPRBL</a> * 8);      <span class="comment">// FPRBL for non-LeCroy modules (slower)</span>
<a name="l00430"></a>00430    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, <a class="code" href="kcs2927_8c.html#a277a950c725b69e43a1dae2993119fd4">GO</a>);
<a name="l00431"></a>00431 
<a name="l00432"></a>00432    <span class="comment">// wait for 1821 to complete, ~200 us timeout</span>
<a name="l00433"></a>00433    <span class="keywordflow">for</span> (i = 200; (<a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>) &amp; (<a class="code" href="lrs1821_8h.html#ac13fc8b90f3a852222ce7b1084896a23">IWARDY</a> | <a class="code" href="lrs1821_8h.html#a3a6d3cd70078e6046471ec528a09cd19">ACTIVE</a>)) &amp;&amp; i &gt; 0; i--);
<a name="l00434"></a>00434 
<a name="l00435"></a>00435    <span class="keywordflow">if</span> (i == 0) {
<a name="l00436"></a>00436       fprintf(stderr, <span class="stringliteral">&quot;fb_fprbl: block transfer timeout.\n&quot;</span>);
<a name="l00437"></a>00437       <span class="keywordflow">return</span> (<a class="code" href="p30_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>);
<a name="l00438"></a>00438    }
<a name="l00439"></a>00439    <span class="comment">// read status</span>
<a name="l00440"></a>00440    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af15d8f66718e35a20f889bd2f11603f9">REG0</a>, <a class="code" href="lrs1821_8h.html#af407c81b0b267451e96ab5bddc29a0d8">PA_HOST_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#a1fcfc6ad10dff7b83b3f61c908fc0786">PD_SEQ_TO_HOST</a>);
<a name="l00441"></a>00441    <span class="keywordflow">if</span> (<a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>) != 0x200) {
<a name="l00442"></a>00442       fprintf(stderr, <span class="stringliteral">&quot;fb_fprbl: bad block transfer status.\n&quot;</span>);
<a name="l00443"></a>00443       <span class="keywordflow">return</span> (<a class="code" href="p30_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>);
<a name="l00444"></a>00444    }
<a name="l00445"></a>00445    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af15d8f66718e35a20f889bd2f11603f9">REG0</a>, <a class="code" href="lrs1821_8h.html#af407c81b0b267451e96ab5bddc29a0d8">PA_HOST_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#ab74733f6694aeac4583d429d9f055b4d">PD_HOST_TO_SEQ</a>);
<a name="l00446"></a>00446 
<a name="l00447"></a>00447    <span class="comment">// read dword count</span>
<a name="l00448"></a>00448    i = (<a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#a618cd7aaa684faf6269eaca438f742df">REG6</a>) &amp; 0xFFF) * <span class="keyword">sizeof</span>(<a class="code" href="group__mvmestdinclude.html#ga798af1e30bc65f319c1a246cecf59e39">DWORD</a>);
<a name="l00449"></a>00449    <span class="keywordflow">if</span> (i &gt; *<a class="code" href="mdump_8c.html#a3d42cdd395a9c14f809d2fe53748c620">count</a>)
<a name="l00450"></a>00450       i = *<a class="code" href="mdump_8c.html#a3d42cdd395a9c14f809d2fe53748c620">count</a>;
<a name="l00451"></a>00451    *<a class="code" href="mdump_8c.html#a3d42cdd395a9c14f809d2fe53748c620">count</a> = i;
<a name="l00452"></a>00452 
<a name="l00453"></a>00453    <a class="code" href="lrs1821_8c.html#a15b805e3c061d2e720717f21ee596940">fb_read_data_memory</a>(<a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a>, *<a class="code" href="mdump_8c.html#a3d42cdd395a9c14f809d2fe53748c620">count</a>);
<a name="l00454"></a>00454 
<a name="l00455"></a>00455    <span class="keywordflow">return</span> (<a class="code" href="p30_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>);
<a name="l00456"></a>00456 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a76db774c6fe72e82d93d997e8cb3ae5b"></a><!-- doxytag: member="mfbstd.h::fb_frdba" ref="a76db774c6fe72e82d93d997e8cb3ae5b" args="(int paddr, int saddr, int count)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EXPRT fb_frdba </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>paddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>saddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>count</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sis4100_8c_source.html#l00452">452</a> of file <a class="el" href="sis4100_8c_source.html">sis4100.c</a>.</p>

<p>References <a class="el" href="sis4100_8c_source.html#l00120">DISCON</a>, <a class="el" href="sis4100_8c_source.html#l00087">PRIM_DSR</a>, <a class="el" href="sis4100_8c_source.html#l00110">SECAD_W</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, and <a class="el" href="sis4100_8c_source.html#l00123">START_FRDB_WITH_CLEAR_WORD_COUNTER</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00454"></a>00454 {
<a name="l00455"></a>00455   <span class="comment">/* address module */</span>
<a name="l00456"></a>00456   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#ae7f98fd6bdbb8bd359908e2938728619">PRIM_DSR</a>, paddr);
<a name="l00457"></a>00457   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#a16c0f62124c26b69e042058b613d464d">SECAD_W</a>, saddr);
<a name="l00458"></a>00458 
<a name="l00459"></a>00459   <span class="comment">/* VME block mode DMA */</span>
<a name="l00460"></a>00460   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#ad46dd208ef25394de5d1c694a3b0ee49">START_FRDB_WITH_CLEAR_WORD_COUNTER</a>,
<a name="l00461"></a>00461           (0x0A&lt;&lt;24) | (<a class="code" href="mdump_8c.html#a3d42cdd395a9c14f809d2fe53748c620">count</a>/<span class="keyword">sizeof</span>(<a class="code" href="group__mvmestdinclude.html#ga798af1e30bc65f319c1a246cecf59e39">DWORD</a>)));
<a name="l00462"></a>00462 
<a name="l00463"></a>00463   <span class="comment">/* disonnect from module */</span>
<a name="l00464"></a>00464   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#af58b2fd8fa6a6d00af92fc4fa7f364c3">DISCON</a>, 0);
<a name="l00465"></a>00465 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a71746de06793d3bae1f0478793a1f776"></a><!-- doxytag: member="mfbstd.h::fb_fwc" ref="a71746de06793d3bae1f0478793a1f776" args="(int paddr, int saddr, DWORD data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_fwc </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>paddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>saddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a>&nbsp;</td>
          <td class="paramname"> <em>data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lrs1821_8c_source.html#l00371">371</a> of file <a class="el" href="lrs1821_8c_source.html">lrs1821.c</a>.</p>

<p>References <a class="el" href="lrs1821_8c_source.html#l00249">fb_exec()</a>, <a class="el" href="lrs1821_8c_source.html#l00270">fb_load32()</a>, <a class="el" href="lrs1821_8h_source.html#l00176">FPAC</a>, <a class="el" href="lrs1821_8h_source.html#l00179">FPW</a>, <a class="el" href="lrs1821_8h_source.html#l00180">FPWNTA</a>, <a class="el" href="kcs2927_8c_source.html#l00080">GO</a>, <a class="el" href="lrs1821_8h_source.html#l00063">OUTWR</a>, <a class="el" href="sis4100_8c_source.html#l00088">PRIM_CSR</a>, <a class="el" href="lrs1821_8h_source.html#l00036">REG1</a>, <a class="el" href="lrs1821_8h_source.html#l00037">REG2</a>, <a class="el" href="lrs1821_8h_source.html#l00042">REG7</a>, <a class="el" href="sis4100_8c_source.html#l00115">RNDM_W_DIS</a>, <a class="el" href="sis4100_8c_source.html#l00110">SECAD_W</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, and <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00372"></a>00372 {
<a name="l00373"></a>00373    <span class="comment">// primary address cycle to control space</span>
<a name="l00374"></a>00374    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>, paddr);
<a name="l00375"></a>00375    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a23aa3147ae7bf4349320c486c2a11cf0">REG1</a>, <a class="code" href="lrs1821_8h.html#a5250039abc97510cc415943faf7fb822">FPAC</a> * 8);
<a name="l00376"></a>00376    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, <a class="code" href="kcs2927_8c.html#a277a950c725b69e43a1dae2993119fd4">GO</a>);
<a name="l00377"></a>00377 
<a name="l00378"></a>00378    <span class="comment">// Seconadry address write cycle</span>
<a name="l00379"></a>00379    <a class="code" href="lrs1821_8c.html#a61b9d91fddbbfd78e5d2e5a3eb1496a9">fb_load32</a>(saddr);
<a name="l00380"></a>00380    <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#aa55913ab1a82eadbf4fd6834c5d48f63">FPWNTA</a>);
<a name="l00381"></a>00381 
<a name="l00382"></a>00382    <a class="code" href="lrs1821_8c.html#a61b9d91fddbbfd78e5d2e5a3eb1496a9">fb_load32</a>(<a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a>);
<a name="l00383"></a>00383    <span class="keywordflow">return</span> (<a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#a3a2e65520de0be1594505e024fee03b2">FPW</a>));
<a name="l00384"></a>00384 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a13ddcd1abc831e3ed5ac673ba84ac9d3"></a><!-- doxytag: member="mfbstd.h::fb_fwcm" ref="a13ddcd1abc831e3ed5ac673ba84ac9d3" args="(int b_case, int paddr, int saddr, DWORD data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_fwcm </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>b_case</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>paddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>saddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a>&nbsp;</td>
          <td class="paramname"> <em>data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sis4100_8c_source.html#l00359">359</a> of file <a class="el" href="sis4100_8c_source.html">sis4100.c</a>.</p>

<p>References <a class="el" href="sis4100_8c_source.html#l00099">PRIM_HM_CSRM</a>, <a class="el" href="sis4100_8c_source.html#l00108">RNDM_W</a>, <a class="el" href="sis4100_8c_source.html#l00115">RNDM_W_DIS</a>, <a class="el" href="sis4100_8c_source.html#l00110">SECAD_W</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, and <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00366"></a>00366                              : (1&lt;&lt;slot1) | (1&lt;,slot2) | ...
<a name="l00367"></a>00367 
<a name="l00368"></a>00368 */
<a name="l00369"></a>00369 {
<a name="l00370"></a>00370   <span class="keywordflow">if</span> (b_case == 2)
<a name="l00371"></a>00371     {
<a name="l00372"></a>00372     <span class="comment">/* case 2 broadcast (class select) */</span>
<a name="l00373"></a>00373     <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#ad6c428a90a2903f4c6568345e5bb5203">PRIM_HM_CSRM</a>, 0x05);
<a name="l00374"></a>00374     <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#acf51254e24436a40b42f315828351c9c">RNDM_W</a>, paddr);
<a name="l00375"></a>00375     }
<a name="l00376"></a>00376   <span class="keywordflow">if</span> (b_case == 3)
<a name="l00377"></a>00377     {
<a name="l00378"></a>00378     <span class="comment">/* case 3 broadcast (pattern select) */</span>
<a name="l00379"></a>00379     <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#ad6c428a90a2903f4c6568345e5bb5203">PRIM_HM_CSRM</a>, 0x09);
<a name="l00380"></a>00380     <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#acf51254e24436a40b42f315828351c9c">RNDM_W</a>, paddr);
<a name="l00381"></a>00381     }
<a name="l00382"></a>00382 
<a name="l00383"></a>00383   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#a16c0f62124c26b69e042058b613d464d">SECAD_W</a>, saddr);
<a name="l00384"></a>00384   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#a3a6354c2dae28af1af0fb268f32c021c">RNDM_W_DIS</a>, <a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a>);
<a name="l00385"></a>00385 
<a name="l00386"></a>00386   <span class="keywordflow">return</span> <a class="code" href="group__mvmestdinclude.html#gaa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a>;
<a name="l00387"></a>00387 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac8daa57888a8fc542283fd8a555a1f1b"></a><!-- doxytag: member="mfbstd.h::fb_fwd" ref="ac8daa57888a8fc542283fd8a555a1f1b" args="(int paddr, int saddr, DWORD data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_fwd </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>paddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>saddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a>&nbsp;</td>
          <td class="paramname"> <em>data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lrs1821_8c_source.html#l00354">354</a> of file <a class="el" href="lrs1821_8c_source.html">lrs1821.c</a>.</p>

<p>References <a class="el" href="lrs1821_8c_source.html#l00249">fb_exec()</a>, <a class="el" href="lrs1821_8c_source.html#l00270">fb_load32()</a>, <a class="el" href="lrs1821_8h_source.html#l00176">FPAC</a>, <a class="el" href="lrs1821_8h_source.html#l00179">FPW</a>, <a class="el" href="lrs1821_8h_source.html#l00180">FPWNTA</a>, <a class="el" href="kcs2927_8c_source.html#l00080">GO</a>, <a class="el" href="lrs1821_8h_source.html#l00063">OUTWR</a>, <a class="el" href="sis4100_8c_source.html#l00087">PRIM_DSR</a>, <a class="el" href="lrs1821_8h_source.html#l00036">REG1</a>, <a class="el" href="lrs1821_8h_source.html#l00037">REG2</a>, <a class="el" href="lrs1821_8h_source.html#l00042">REG7</a>, <a class="el" href="sis4100_8c_source.html#l00115">RNDM_W_DIS</a>, <a class="el" href="sis4100_8c_source.html#l00110">SECAD_W</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, and <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00355"></a>00355 {
<a name="l00356"></a>00356    <span class="comment">// primary address cycle to data space</span>
<a name="l00357"></a>00357    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>, paddr);
<a name="l00358"></a>00358    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a23aa3147ae7bf4349320c486c2a11cf0">REG1</a>, <a class="code" href="lrs1821_8h.html#a5250039abc97510cc415943faf7fb822">FPAC</a> * 8);
<a name="l00359"></a>00359    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, <a class="code" href="kcs2927_8c.html#a277a950c725b69e43a1dae2993119fd4">GO</a>);
<a name="l00360"></a>00360 
<a name="l00361"></a>00361    <span class="comment">// Seconadry address write cycle</span>
<a name="l00362"></a>00362    <a class="code" href="lrs1821_8c.html#a61b9d91fddbbfd78e5d2e5a3eb1496a9">fb_load32</a>(saddr);
<a name="l00363"></a>00363    <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#aa55913ab1a82eadbf4fd6834c5d48f63">FPWNTA</a>);
<a name="l00364"></a>00364 
<a name="l00365"></a>00365    <a class="code" href="lrs1821_8c.html#a61b9d91fddbbfd78e5d2e5a3eb1496a9">fb_load32</a>(<a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a>);
<a name="l00366"></a>00366    <span class="keywordflow">return</span> (<a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#a3a2e65520de0be1594505e024fee03b2">FPW</a>));
<a name="l00367"></a>00367 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab0b1a809bd35c3637c98992c0f1817d6"></a><!-- doxytag: member="mfbstd.h::fb_fwdm" ref="ab0b1a809bd35c3637c98992c0f1817d6" args="(int paddr, int saddr, DWORD data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_fwdm </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>paddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>saddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a>&nbsp;</td>
          <td class="paramname"> <em>data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lrs1821_8c_source.html#l00388">388</a> of file <a class="el" href="lrs1821_8c_source.html">lrs1821.c</a>.</p>

<p>References <a class="el" href="sis4100_8c_source.html#l00089">PRIM_DSRM</a>, <a class="el" href="sis4100_8c_source.html#l00115">RNDM_W_DIS</a>, <a class="el" href="sis4100_8c_source.html#l00110">SECAD_W</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, and <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00389"></a>00389 {
<a name="l00390"></a>00390    <span class="keywordflow">return</span> <a class="code" href="group__mvmestdinclude.html#gaa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a>;
<a name="l00391"></a>00391 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ad36a2957275714571c95fdd5e16a388c"></a><!-- doxytag: member="mfbstd.h::fb_in" ref="ad36a2957275714571c95fdd5e16a388c" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_in </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lrs1821_8c_source.html#l00513">513</a> of file <a class="el" href="lrs1821_8c_source.html">lrs1821.c</a>.</p>

<p>References <a class="el" href="lrs1821_8c_source.html#l00249">fb_exec()</a>, <a class="el" href="lrs1821_8h_source.html#l00210">IN1TST</a>, <a class="el" href="khyt1331_8c_source.html#l00074">INPW</a>, <a class="el" href="lrs1821_8h_source.html#l00063">OUTWR</a>, <a class="el" href="lrs1821_8h_source.html#l00104">PA_HOST_TO_SEQ</a>, <a class="el" href="lrs1821_8h_source.html#l00099">PD_HOST_TO_SEQ</a>, <a class="el" href="lrs1821_8h_source.html#l00102">PD_SEQ_TO_HOST</a>, <a class="el" href="lrs1821_8h_source.html#l00035">REG0</a>, <a class="el" href="lrs1821_8h_source.html#l00037">REG2</a>, <a class="el" href="sis4100_8c_source.html#l00046">SFI_IN</a>, and <a class="el" href="sis4100_8c_source.html#l00063">SFI_SEQUENCER_FIFO_FLAG_AND_ECL_NIM_INPUT_REGISTER</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00517"></a>00517 {
<a name="l00518"></a>00518    <a class="code" href="group__mvmestdinclude.html#ga798af1e30bc65f319c1a246cecf59e39">DWORD</a> s;
<a name="l00519"></a>00519 
<a name="l00520"></a>00520    <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#a1dc0365590ebfe1bc6739278b884e31c">IN1TST</a>);
<a name="l00521"></a>00521 
<a name="l00522"></a>00522    <span class="comment">// read status</span>
<a name="l00523"></a>00523    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af15d8f66718e35a20f889bd2f11603f9">REG0</a>, <a class="code" href="lrs1821_8h.html#af407c81b0b267451e96ab5bddc29a0d8">PA_HOST_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#a1fcfc6ad10dff7b83b3f61c908fc0786">PD_SEQ_TO_HOST</a>);
<a name="l00524"></a>00524    s = <a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>);
<a name="l00525"></a>00525    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af15d8f66718e35a20f889bd2f11603f9">REG0</a>, <a class="code" href="lrs1821_8h.html#af407c81b0b267451e96ab5bddc29a0d8">PA_HOST_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#ab74733f6694aeac4583d429d9f055b4d">PD_HOST_TO_SEQ</a>);
<a name="l00526"></a>00526 
<a name="l00527"></a>00527    <span class="keywordflow">return</span> s;
<a name="l00528"></a>00528 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af18330728ff695ef8913c53a4eddbcfd"></a><!-- doxytag: member="mfbstd.h::fb_init" ref="af18330728ff695ef8913c53a4eddbcfd" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lrs1821_8c_source.html#l00057">57</a> of file <a class="el" href="lrs1821_8c_source.html">lrs1821.c</a>.</p>

<p>References <a class="el" href="giveio_8c_source.html#l00021">_hdio</a>, <a class="el" href="lrs1821_8h_source.html#l00131">_RESET</a>, <a class="el" href="sis4100_8c_source.html#l00150">_sfi</a>, <a class="el" href="lrs1821_8h_source.html#l00163">ACTIVE</a>, <a class="el" href="lrs1821_8c_source.html#l00037">addr</a>, <a class="el" href="lrs1821_8h_source.html#l00075">ARB_LEVEL</a>, <a class="el" href="lrs1821_8h_source.html#l00032">BASE_1691</a>, <a class="el" href="btdef_8h_source.html#l00075">BT_AMOD_A24_SD</a>, <a class="el" href="btapi_8h.html#ac1ae6bb32a00a05d61ee034bdbb4c486">bt_close()</a>, <a class="el" href="btapi_8h.html#a0a27e6f5c71a278d4d72da3487b9348c">bt_clrerr()</a>, <a class="el" href="btapi_8h.html#a6d4b6ee85d8bc19cc133a20e898a2dcd">bt_gen_name()</a>, <a class="el" href="btapi_8h.html#a0319f36130fa525123268c280cafd936">bt_get_info()</a>, <a class="el" href="btapi_8h.html#a141f609724fd6cfd1dd790131ddfc13f">bt_init()</a>, <a class="el" href="btwapi_8h_source.html#l00041">BT_MAX_DEV_NAME</a>, <a class="el" href="btapi_8h.html#aefc74af799e23640744d9c972c7eafd8">bt_mmap()</a>, <a class="el" href="btapi_8h.html#aa49a3419d1a1e085dba1d93d6fbba14d">bt_open()</a>, <a class="el" href="btdef_8h_source.html#l00430">BT_RDWR</a>, <a class="el" href="btapi_8h.html#aca3704f42f7db8b1b3a3c14ef351e727">bt_set_info()</a>, <a class="el" href="btngpci_8h_source.html#l02234">BT_SUCCESS</a>, <a class="el" href="btngpci_8h_source.html#l00647">BT_SWAP_DEFAULT</a>, <a class="el" href="str340_8c_source.html#l00145">btd</a>, <a class="el" href="str340_8c_source.html#l00145">btd_lm</a>, <a class="el" href="fal_8c_source.html#l00201">buffer</a>, <a class="el" href="lrs1821_8h_source.html#l00067">BYPASS</a>, <a class="el" href="lrs1821_8h_source.html#l00218">cm_msg</a>, <a class="el" href="lrs1821_8c_source.html#l00038">data</a>, <a class="el" href="p30_8h_source.html#l00042">FALSE</a>, <a class="el" href="lrs1821_8c_source.html#l00249">fb_exec()</a>, <a class="el" href="lrs1821_8h_source.html#l00200">FBARB</a>, <a class="el" href="sis4100_8c_source.html#l00153">fd_vme</a>, <a class="el" href="sis4100_8c_source.html#l00153">fd_vme_lm</a>, <a class="el" href="scs__310__ql355p_8c_source.html#l00055">flag</a>, <a class="el" href="lrs1821_8h_source.html#l00181">FPCLBS</a>, <a class="el" href="lrs1821_8h_source.html#l00184">FPRBUS</a>, <a class="el" href="lrs1821_8h_source.html#l00185">FPREQ</a>, <a class="el" href="mdump_8c_source.html#l00115">i</a>, <a class="el" href="lrs1821_8h_source.html#l00193">IDLE</a>, <a class="el" href="khyt1331_8c_source.html#l00074">INPW</a>, <a class="el" href="lrs1821_8h_source.html#l00220">MERROR</a>, <a class="el" href="khyt1331_8c_source.html#l00070">OUTP</a>, <a class="el" href="lrs1821_8h_source.html#l00063">OUTWR</a>, <a class="el" href="lrs1821_8h_source.html#l00104">PA_HOST_TO_SEQ</a>, <a class="el" href="lrs1821_8h_source.html#l00105">PA_MENU_TO_SEQ</a>, <a class="el" href="lrs1821_8c.html#ab2d28520303100e67efe6a558f8dd43f">patch_table</a>, <a class="el" href="lrs1821_8h_source.html#l00099">PD_HOST_TO_SEQ</a>, <a class="el" href="lrs1821_8h_source.html#l00101">PD_MENU_TO_HOST</a>, <a class="el" href="lrs1821_8h_source.html#l00100">PD_PMAR_TO_SEQ</a>, <a class="el" href="lrs1821_8h_source.html#l00087">PLOAD</a>, <a class="el" href="lrs1821_8h_source.html#l00143">PMADL</a>, <a class="el" href="lrs1821_8h_source.html#l00142">PMADZ</a>, <a class="el" href="lrs1821_8h_source.html#l00158">PWR_1</a>, <a class="el" href="lrs1821_8h_source.html#l00159">PWR_2</a>, <a class="el" href="lrs1821_8h_source.html#l00043">RCL</a>, <a class="el" href="lrs1821_8h_source.html#l00035">REG0</a>, <a class="el" href="lrs1821_8h_source.html#l00036">REG1</a>, <a class="el" href="lrs1821_8h_source.html#l00037">REG2</a>, <a class="el" href="lrs1821_8h_source.html#l00038">REG3</a>, <a class="el" href="lrs1821_8h_source.html#l00039">REG4</a>, <a class="el" href="lrs1821_8h_source.html#l00040">REG5</a>, <a class="el" href="lrs1821_8h_source.html#l00041">REG6</a>, <a class="el" href="lrs1821_8h_source.html#l00042">REG7</a>, <a class="el" href="sis4100_8c_source.html#l00157">remote_ram_buffer</a>, <a class="el" href="sis4100_8c_source.html#l00156">REMOTE_RAM_SIZE</a>, <a class="el" href="lrs1821_8h_source.html#l00071">ROM_NO</a>, <a class="el" href="lrs1821_8h_source.html#l00191">ROM_UPD</a>, <a class="el" href="lrs1821_8h_source.html#l00190">ROM_VER</a>, <a class="el" href="sis4100_8c_source.html#l00047">SFI_ADDRESS</a>, <a class="el" href="sis4100_8c_source.html#l00056">SFI_CLEAR_BOTH_LCA1_TEST_REGISTER</a>, <a class="el" href="sis4100_8c_source.html#l00061">SFI_FASTBUS_ARBITRATION_LEVEL_REGISTER</a>, <a class="el" href="sis4100_8c_source.html#l00060">SFI_FASTBUS_TIMEOUT_REGISTER</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00074">SFI_RESET_REGISTER_GROUP_LCA2</a>, <a class="el" href="sis4100_8c_source.html#l00076">SFI_SEQUENCER_ENABLE</a>, <a class="el" href="sis4100_8c_source.html#l00080">SFI_SEQUENCER_RESET</a>, <a class="el" href="sis4100_8c_source.html#l00048">SFI_SIZE</a>, <a class="el" href="ybos_8c_source.html#l00373">size</a>, <a class="el" href="lrs1821_8h_source.html#l00148">SQWRT</a>, <a class="el" href="patch__mevb_8cpp_source.html#l00079">status</a>, <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>, <a class="el" href="crate6__CAEN__TDC_2vme__universe_8cpp_source.html#l00162">vme_close()</a>, <a class="el" href="sis4100_8c_source.html#l00039">VME_DEVICE</a>, <a class="el" href="midas_2drivers_2bus_2bt617_2bt617_8c_source.html#l00154">vme_mmap()</a>, and <a class="el" href="crate6__CAEN__TDC_2vme__universe_8cpp_source.html#l00051">vme_open()</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00061"></a>00061 {
<a name="l00062"></a>00062    <a class="code" href="unionWORD.html">WORD</a> <a class="code" href="patch__mevb_8cpp.html#a015eb90e0de9f16e87bd149d4b9ce959">status</a>, version, update, <a class="code" href="mdump_8c.html#a65a8886d814fb9bf73f9d4f0fd64d162">i</a>, <a class="code" href="lrs1821_8c.html#a7c3d85e54927f04c38e110e849168bb9">data</a>, <a class="code" href="lrs1821_8c.html#a83a7514b5202f841d4b7a22b2eaece9c">addr</a>;
<a name="l00063"></a>00063    <span class="keywordtype">char</span> *pc, <a class="code" href="odbhist_8c.html#a45bb529d5408fcb730eeccb339110d3f">str</a>[4];
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="preprocessor">#ifdef _MSC_VER</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span>   OSVERSIONINFO vi;
<a name="l00067"></a>00067    <a class="code" href="group__mvmestdinclude.html#ga798af1e30bc65f319c1a246cecf59e39">DWORD</a> <a class="code" href="fal_8c.html#a368f7094dc38acca20612bbb392552f4">buffer</a>[] = { 6, <a class="code" href="lrs1821_8h.html#ab33a3ff8977a5c4e3cbd87dde2810ea7">BASE_1691</a>, <a class="code" href="lrs1821_8h.html#ab33a3ff8977a5c4e3cbd87dde2810ea7">BASE_1691</a> + 18, 0 };
<a name="l00068"></a>00068    <a class="code" href="group__mvmestdinclude.html#ga798af1e30bc65f319c1a246cecf59e39">DWORD</a> <a class="code" href="ybos_8c.html#adfdd3a80d1d8ea7918a6d1ebee518102">size</a>;
<a name="l00069"></a>00069 
<a name="l00070"></a>00070    vi.dwOSVersionInfoSize = <span class="keyword">sizeof</span>(OSVERSIONINFO);
<a name="l00071"></a>00071    GetVersionEx(&amp;vi);
<a name="l00072"></a>00072 
<a name="l00073"></a>00073    <span class="comment">/* use DirectIO driver under NT to gain port access */</span>
<a name="l00074"></a>00074    <span class="keywordflow">if</span> (vi.dwPlatformId == VER_PLATFORM_WIN32_NT) {
<a name="l00075"></a>00075       <a class="code" href="giveio_8c.html#a37f817585ca98025ada181f97ef3937d">_hdio</a> = CreateFile(<span class="stringliteral">&quot;\\\\.\\directio&quot;</span>, GENERIC_READ, FILE_SHARE_READ, NULL,
<a name="l00076"></a>00076                          OPEN_EXISTING, 0, NULL);
<a name="l00077"></a>00077       <span class="keywordflow">if</span> (<a class="code" href="giveio_8c.html#a37f817585ca98025ada181f97ef3937d">_hdio</a> == INVALID_HANDLE_VALUE)
<a name="l00078"></a>00078          <span class="keywordflow">return</span> -1;
<a name="l00079"></a>00079    }
<a name="l00080"></a>00080 
<a name="l00081"></a>00081    <span class="keywordflow">if</span> (!DeviceIoControl(<a class="code" href="giveio_8c.html#a37f817585ca98025ada181f97ef3937d">_hdio</a>, (<a class="code" href="group__mvmestdinclude.html#ga798af1e30bc65f319c1a246cecf59e39">DWORD</a>) 0x9c406000, &amp;buffer, <span class="keyword">sizeof</span>(buffer),
<a name="l00082"></a>00082                         NULL, 0, &amp;size, NULL))
<a name="l00083"></a>00083       <span class="keywordflow">return</span> -1;
<a name="l00084"></a>00084 <span class="preprocessor">#endif                          </span><span class="comment">/* _MSC_VER */</span>
<a name="l00085"></a>00085 
<a name="l00086"></a>00086    <span class="comment">// set 1821 front panel address</span>
<a name="l00087"></a>00087    <a class="code" href="khyt1331_8c.html#a3ab893c4f9ac2a70d00b45b951081813">OUTP</a>(<a class="code" href="lrs1821_8h.html#a671ee4cc5791feb053a0e017c161bf04">RCL</a>, <a class="code" href="lrs1821_8h.html#ac2e389417b21a770511b0c3ab16c6ebf">BYPASS</a> + 0);
<a name="l00088"></a>00088 
<a name="l00089"></a>00089    <span class="comment">// clear registers</span>
<a name="l00090"></a>00090    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af15d8f66718e35a20f889bd2f11603f9">REG0</a>, 0);
<a name="l00091"></a>00091    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a23aa3147ae7bf4349320c486c2a11cf0">REG1</a>, 0);
<a name="l00092"></a>00092    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>, 0);
<a name="l00093"></a>00093    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af1780f97dc4d4fe05dbfa7f76b450680">REG3</a>, 0);
<a name="l00094"></a>00094    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4649f692e9e47fd1c6767a113f4a0d9e">REG4</a>, 0);
<a name="l00095"></a>00095    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a16cf66b61967e7b16ca0fd42d5bf634b">REG5</a>, 0);
<a name="l00096"></a>00096    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a618cd7aaa684faf6269eaca438f742df">REG6</a>, 0);
<a name="l00097"></a>00097    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, 0);
<a name="l00098"></a>00098 
<a name="l00099"></a>00099    <span class="comment">// Check communication</span>
<a name="l00100"></a>00100    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af1780f97dc4d4fe05dbfa7f76b450680">REG3</a>, <a class="code" href="lrs1821_8h.html#ae0b867da2bcc6a8910ba93baec7380ec">_RESET</a>);
<a name="l00101"></a>00101    status = <a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#af1780f97dc4d4fe05dbfa7f76b450680">REG3</a>);
<a name="l00102"></a>00102    <span class="keywordflow">if</span> (status != <a class="code" href="lrs1821_8h.html#ae0b867da2bcc6a8910ba93baec7380ec">_RESET</a>) {
<a name="l00103"></a>00103       <a class="code" href="lrs1821_8h.html#aa6f8a5999f0a072ce20ab87bae8a9eb5">cm_msg</a>(<a class="code" href="lrs1821_8h.html#ac2d967025ca0f84f611d568f4ede934a">MERROR</a>, <span class="stringliteral">&quot;fb_init&quot;</span>, <span class="stringliteral">&quot;Cannot access 1821. Check power and cabling.&quot;</span>);
<a name="l00104"></a>00104       <span class="keywordflow">return</span> <a class="code" href="p30_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;
<a name="l00105"></a>00105    }
<a name="l00106"></a>00106    <span class="comment">// Check Fastbus power</span>
<a name="l00107"></a>00107    status = <a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>);
<a name="l00108"></a>00108    <span class="keywordflow">if</span> (!(status &amp; <a class="code" href="lrs1821_8h.html#aab4e3545ee12ef7f259a20cc3245126e">PWR_1</a>) || !(status &amp; <a class="code" href="lrs1821_8h.html#a155947a6d2f6506ea5de2b7024c39c10">PWR_2</a>)) {
<a name="l00109"></a>00109       <a class="code" href="lrs1821_8h.html#aa6f8a5999f0a072ce20ab87bae8a9eb5">cm_msg</a>(<a class="code" href="lrs1821_8h.html#ac2d967025ca0f84f611d568f4ede934a">MERROR</a>, <span class="stringliteral">&quot;fb_init&quot;</span>, <span class="stringliteral">&quot;Fastbus power test failed. Check power and cabling.&quot;</span>);
<a name="l00110"></a>00110       <span class="keywordflow">return</span> <a class="code" href="p30_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;
<a name="l00111"></a>00111    }
<a name="l00112"></a>00112    <span class="comment">// Load ROM to sequencer</span>
<a name="l00113"></a>00113    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af15d8f66718e35a20f889bd2f11603f9">REG0</a>, <a class="code" href="lrs1821_8h.html#aa0e58442854f37a6adad6323d9c0bde4">PD_PMAR_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#ac1efe0c07b528ba47ec50d379a8b6dc9">PA_MENU_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#a3a6e2ba411a111c7650a2c97decfd059">PLOAD</a> + <a class="code" href="lrs1821_8h.html#a0693a965f1f6c168a0cd948df859c144">ROM_NO</a>);
<a name="l00114"></a>00114    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, <a class="code" href="lrs1821_8h.html#a2fcf83ebb770e365aa0986aab470b8b1">PMADZ</a> | <a class="code" href="lrs1821_8h.html#ae3d825351f024fd9319791483be6854e">PMADL</a>);
<a name="l00115"></a>00115 
<a name="l00116"></a>00116    Sleep(10);
<a name="l00117"></a>00117    <span class="keywordflow">while</span> (<a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>) &amp; <a class="code" href="lrs1821_8h.html#a3a6d3cd70078e6046471ec528a09cd19">ACTIVE</a>);
<a name="l00118"></a>00118 
<a name="l00119"></a>00119    <span class="comment">// check version of PROM</span>
<a name="l00120"></a>00120    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af15d8f66718e35a20f889bd2f11603f9">REG0</a>, <a class="code" href="lrs1821_8h.html#af407c81b0b267451e96ab5bddc29a0d8">PA_HOST_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#a9e801fd8baebbea4bfb78a824ee50a52">PD_MENU_TO_HOST</a> + <a class="code" href="lrs1821_8h.html#a0693a965f1f6c168a0cd948df859c144">ROM_NO</a>);
<a name="l00121"></a>00121 
<a name="l00122"></a>00122    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a23aa3147ae7bf4349320c486c2a11cf0">REG1</a>, <a class="code" href="lrs1821_8h.html#ac616cad35546f26fd0ab46c94b42de94">ROM_VER</a>);        <span class="comment">// Address of version #</span>
<a name="l00123"></a>00123    version = <a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>) &amp; 0xFF;
<a name="l00124"></a>00124 
<a name="l00125"></a>00125    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a23aa3147ae7bf4349320c486c2a11cf0">REG1</a>, <a class="code" href="lrs1821_8h.html#aa9e2ad741ca40284415152ee7df35163">ROM_UPD</a>);        <span class="comment">// Address of update #</span>
<a name="l00126"></a>00126    update = <a class="code" href="khyt1331_8c.html#a7b3c48cc53b62f15505be1fa96d31802">INPW</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>) &amp; 0xFF;
<a name="l00127"></a>00127 
<a name="l00128"></a>00128    <span class="keywordflow">if</span> (version != 6 &amp;&amp; version != 7)
<a name="l00129"></a>00129       fprintf(stderr, <span class="stringliteral">&quot;fb_init: Unkown PROM version %d.%d.\n&quot;</span>, version, update);
<a name="l00130"></a>00130 
<a name="l00131"></a>00131    <span class="comment">// load patch table</span>
<a name="l00132"></a>00132    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af15d8f66718e35a20f889bd2f11603f9">REG0</a>, <a class="code" href="lrs1821_8h.html#af407c81b0b267451e96ab5bddc29a0d8">PA_HOST_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#ab74733f6694aeac4583d429d9f055b4d">PD_HOST_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#a3a6e2ba411a111c7650a2c97decfd059">PLOAD</a>);
<a name="l00133"></a>00133    <span class="keywordflow">for</span> (i = 0; <a class="code" href="lrs1821_8c.html#ab2d28520303100e67efe6a558f8dd43f">patch_table</a>[i].addr &gt; 0; i++) {
<a name="l00134"></a>00134       pc = <a class="code" href="lrs1821_8c.html#ab2d28520303100e67efe6a558f8dd43f">patch_table</a>[i].data;
<a name="l00135"></a>00135       addr = <a class="code" href="lrs1821_8c.html#ab2d28520303100e67efe6a558f8dd43f">patch_table</a>[i].addr * 8;
<a name="l00136"></a>00136       <span class="keywordflow">do</span> {
<a name="l00137"></a>00137          <span class="keywordflow">if</span> (isxdigit(*pc) &amp;&amp; isxdigit(*(pc + 1))) {
<a name="l00138"></a>00138             str[0] = *pc;
<a name="l00139"></a>00139             str[1] = *(pc + 1);
<a name="l00140"></a>00140             str[2] = 0;
<a name="l00141"></a>00141             sscanf(str, <span class="stringliteral">&quot;%X&quot;</span>, &amp;data);
<a name="l00142"></a>00142 
<a name="l00143"></a>00143             <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a23aa3147ae7bf4349320c486c2a11cf0">REG1</a>, addr);
<a name="l00144"></a>00144             <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>, data);
<a name="l00145"></a>00145             <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a4086398f913f7dc4ddfc472f84b1656c">REG7</a>, <a class="code" href="lrs1821_8h.html#a60fc75f026014b548c1f60ab66835fba">SQWRT</a>);
<a name="l00146"></a>00146          }
<a name="l00147"></a>00147          pc += 2;
<a name="l00148"></a>00148          addr++;
<a name="l00149"></a>00149       } <span class="keywordflow">while</span> (*pc);
<a name="l00150"></a>00150    }
<a name="l00151"></a>00151 
<a name="l00152"></a>00152    <span class="comment">// ignite the sequencer</span>
<a name="l00153"></a>00153    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af15d8f66718e35a20f889bd2f11603f9">REG0</a>, <a class="code" href="lrs1821_8h.html#af407c81b0b267451e96ab5bddc29a0d8">PA_HOST_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#ab74733f6694aeac4583d429d9f055b4d">PD_HOST_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#a3a6e2ba411a111c7650a2c97decfd059">PLOAD</a>);
<a name="l00154"></a>00154    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#a23aa3147ae7bf4349320c486c2a11cf0">REG1</a>, <a class="code" href="lrs1821_8h.html#a9c21a7caee326d7803b94ae1952b27ca">IDLE</a>);
<a name="l00155"></a>00155    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#af15d8f66718e35a20f889bd2f11603f9">REG0</a>, <a class="code" href="lrs1821_8h.html#af407c81b0b267451e96ab5bddc29a0d8">PA_HOST_TO_SEQ</a> | <a class="code" href="lrs1821_8h.html#ab74733f6694aeac4583d429d9f055b4d">PD_HOST_TO_SEQ</a>);
<a name="l00156"></a>00156 
<a name="l00157"></a>00157    <span class="comment">// clear all fastbus lines</span>
<a name="l00158"></a>00158    <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#ab07c9c01c3db989ee597a57894db3b83">FPCLBS</a>);
<a name="l00159"></a>00159 
<a name="l00160"></a>00160    <span class="comment">// set arbitration level</span>
<a name="l00161"></a>00161    <a class="code" href="lrs1821_8h.html#a0c5d75d430f6ae28ada36ebbf73e783e">OUTWR</a>(<a class="code" href="lrs1821_8h.html#ac75dcec9cbb55e54a2e08815451fd75d">REG2</a>, <a class="code" href="lrs1821_8h.html#ac4b752808eb90f1695ab8d216fc47163">ARB_LEVEL</a>);
<a name="l00162"></a>00162    <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#af3123d10953c2ae79f56d42015236843">FBARB</a>);
<a name="l00163"></a>00163 
<a name="l00164"></a>00164    <span class="comment">// reset bus</span>
<a name="l00165"></a>00165    <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#ac96eb1ed49b83e8306228c310865f03b">FPRBUS</a>);
<a name="l00166"></a>00166 
<a name="l00167"></a>00167    <span class="comment">// request mastership</span>
<a name="l00168"></a>00168    <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#a3215f290f226fcae42f168e0fd0c2b63">FPREQ</a>);
<a name="l00169"></a>00169 
<a name="l00170"></a>00170    <span class="keywordflow">return</span> <a class="code" href="group__mvmestdinclude.html#gaa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a>;
<a name="l00171"></a>00171 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a28c373df96482378139971d80345bfe1"></a><!-- doxytag: member="mfbstd.h::fb_load_begin" ref="a28c373df96482378139971d80345bfe1" args="(int addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_load_begin </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sis4100_8c_source.html#l00498">498</a> of file <a class="el" href="sis4100_8c_source.html">sis4100.c</a>.</p>

<p>References <a class="el" href="sis4100_8c_source.html#l00128">LOAD_DMA_ADDRESS_POINTER</a>, <a class="el" href="sis4100_8c_source.html#l00065">SFI_NEXT_SEQUENCER_RAM_ADDRESS_REGISTER</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00078">SFI_SEQUENCER_RAM_LOAD_ENABLE</a>, <a class="el" href="sis4100_8c_source.html#l00080">SFI_SEQUENCER_RESET</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, and <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00500"></a>00500 {
<a name="l00501"></a>00501   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a816067ddda08f6f1778f3445da7f996b">SFI_SEQUENCER_RESET</a>, 0);
<a name="l00502"></a>00502   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a5546485ac10c54eefa7e0333ddbb3584">SFI_NEXT_SEQUENCER_RAM_ADDRESS_REGISTER</a>, <a class="code" href="lrs1821_8c.html#a83a7514b5202f841d4b7a22b2eaece9c">addr</a>);
<a name="l00503"></a>00503   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#aa2861eb88b22af39dba7700d8a19a5b0">SFI_SEQUENCER_RAM_LOAD_ENABLE</a>, 0);
<a name="l00504"></a>00504 
<a name="l00505"></a>00505   <span class="comment">/* initialize DMA address */</span>
<a name="l00506"></a>00506   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#acf87d436a490082192b096ec99d94c2b">LOAD_DMA_ADDRESS_POINTER</a>, 0);
<a name="l00507"></a>00507 
<a name="l00508"></a>00508   <span class="keywordflow">return</span> <a class="code" href="group__mvmestdinclude.html#gaa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a>;
<a name="l00509"></a>00509 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac1a13f5c2e332bb01aa22e362eed22fb"></a><!-- doxytag: member="mfbstd.h::fb_load_end" ref="ac1a13f5c2e332bb01aa22e362eed22fb" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_load_end </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="sis4100_8c_source.html#l00513">513</a> of file <a class="el" href="sis4100_8c_source.html">sis4100.c</a>.</p>

<p>References <a class="el" href="sis4100_8c_source.html#l00130">DISABLE_RAM_MODE</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00076">SFI_SEQUENCER_ENABLE</a>, <a class="el" href="sis4100_8c_source.html#l00079">SFI_SEQUENCER_RAM_LOAD_DISABLE</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, <a class="el" href="sis4100_8c_source.html#l00055">SFI_WRITE_VME_OUT_SIGNAL_REGISTER</a>, <a class="el" href="sis4100_8c_source.html#l00126">STORE_FRDB_AP</a>, and <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00515"></a>00515 {
<a name="l00516"></a>00516   <span class="comment">/* last command: store address pointer */</span>
<a name="l00517"></a>00517   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#a155b43b058e07324e5410beb7ce693d4">STORE_FRDB_AP</a>, 0);
<a name="l00518"></a>00518 
<a name="l00519"></a>00519   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1cf8b28b4c12c0708116e620d491761f">SFI_WRITE_VME2SEQ_FIFO_BASE</a> + <a class="code" href="sis4100_8c.html#a986fb95fe2933734bbdce4c1a3c21ac9">DISABLE_RAM_MODE</a>, 0);
<a name="l00520"></a>00520 
<a name="l00521"></a>00521   <span class="comment">/* 2us delay */</span>
<a name="l00522"></a>00522   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a1153974f25dcad1c936a05f45ac677fc">SFI_WRITE_VME_OUT_SIGNAL_REGISTER</a>, 0);
<a name="l00523"></a>00523 
<a name="l00524"></a>00524   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a41d96469742f919d646314361464a4d1">SFI_SEQUENCER_RAM_LOAD_DISABLE</a>, 0);
<a name="l00525"></a>00525   <a class="code" href="sis4100_8c.html#a22b2193f72a952b8fb43d8a7a961cc04">SFI_OUT</a>(<a class="code" href="sis4100_8c.html#a37b23e26c64d49fb48f8c09293b4f980">SFI_SEQUENCER_ENABLE</a>, 0);
<a name="l00526"></a>00526 
<a name="l00527"></a>00527   <span class="keywordflow">return</span> <a class="code" href="group__mvmestdinclude.html#gaa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a>;
<a name="l00528"></a>00528 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="abe80e5788b31a7e00f84f0abbd42f92c"></a><!-- doxytag: member="mfbstd.h::fb_out" ref="abe80e5788b31a7e00f84f0abbd42f92c" args="(DWORD data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_out </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="odbhist_8c.html#a798af1e30bc65f319c1a246cecf59e39">DWORD</a>&nbsp;</td>
          <td class="paramname"> <em>data</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lrs1821_8c_source.html#l00532">532</a> of file <a class="el" href="lrs1821_8c_source.html">lrs1821.c</a>.</p>

<p>References <a class="el" href="sis4100_8c_source.html#l00134">SEQ_WRITE_OUT_REG</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00083">SFI_WRITE_VME2SEQ_FIFO_BASE</a>, and <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00536"></a>00536 {
<a name="l00537"></a>00537    <span class="comment">// TDB</span>
<a name="l00538"></a>00538    <span class="keywordflow">return</span> <a class="code" href="group__mvmestdinclude.html#gaa90cac659d18e8ef6294c7ae337f6b58">SUCCESS</a>;
<a name="l00539"></a>00539 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a26b57baa176f8078f09afd82747f6c36"></a><!-- doxytag: member="mfbstd.h::fb_reset" ref="a26b57baa176f8078f09afd82747f6c36" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int EXPRT fb_reset </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="lrs1821_8c_source.html#l00196">196</a> of file <a class="el" href="lrs1821_8c_source.html">lrs1821.c</a>.</p>

<p>References <a class="el" href="lrs1821_8c_source.html#l00249">fb_exec()</a>, <a class="el" href="lrs1821_8h_source.html#l00184">FPRBUS</a>, <a class="el" href="sis4100_8c_source.html#l00045">SFI_OUT</a>, <a class="el" href="sis4100_8c_source.html#l00076">SFI_SEQUENCER_ENABLE</a>, <a class="el" href="sis4100_8c_source.html#l00080">SFI_SEQUENCER_RESET</a>, and <a class="el" href="bit3__mvme_2mvmestd_8h_source.html#l00045">SUCCESS</a>.</p>

<p><div class="fragment"><pre class="fragment"><a name="l00197"></a>00197 {
<a name="l00198"></a>00198    <span class="comment">// reset bus</span>
<a name="l00199"></a>00199    <span class="keywordflow">return</span> <a class="code" href="lrs1821_8c.html#a4de3246183400a4e0b18e8d80defb16a">fb_exec</a>(<a class="code" href="lrs1821_8h.html#ac96eb1ed49b83e8306228c310865f03b">FPRBUS</a>);
<a name="l00200"></a>00200 }
</pre></div></p>

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 6 Jun 2014 for AlcapDAQ by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
