// Seed: 1844753773
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output tri id_6,
    input wor id_7,
    input wor id_8,
    output wire id_9,
    input wand id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14,
    output wor id_15
    , id_22,
    input uwire id_16,
    input tri1 id_17,
    input tri id_18,
    input wand id_19,
    input supply1 id_20
);
  wire id_23;
  module_0(
      id_22, id_23
  );
  assign id_3  = 1;
  assign id_22 = id_23;
endmodule
