#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001063e00 .scope module, "tb" "tb" 2 2;
 .timescale -9 -12;
v00000000010f95d0_0 .var "clk", 0 0;
S_000000000108a1e0 .scope module, "DUT" "chip" 2 15, 3 9 0, S_0000000001063e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v00000000010f9490_0 .net "alu_op", 1 0, v0000000001091df0_0;  1 drivers
v00000000010f9ad0_0 .net "alu_src", 0 0, v00000000010912b0_0;  1 drivers
v00000000010fa610_0 .net "beq", 0 0, v0000000001091f30_0;  1 drivers
v00000000010fa6b0_0 .net "bne", 0 0, v00000000010922f0_0;  1 drivers
v00000000010f9670_0 .net "clk", 0 0, v00000000010f95d0_0;  1 drivers
v00000000010fa110_0 .net "j", 0 0, v0000000001091850_0;  1 drivers
v00000000010f9350_0 .net "mem_r", 0 0, v0000000001092750_0;  1 drivers
v00000000010f8db0_0 .net "mem_to_reg", 0 0, v00000000010927f0_0;  1 drivers
v00000000010f97b0_0 .net "mem_w", 0 0, v0000000001091350_0;  1 drivers
v00000000010f9c10_0 .net "opcode", 3 0, L_00000000010fa390;  1 drivers
v00000000010f93f0_0 .net "reg_dst", 0 0, v0000000001091fd0_0;  1 drivers
v00000000010f9e90_0 .net "reg_w", 0 0, v0000000001092610_0;  1 drivers
S_000000000108a370 .scope module, "chip_connect" "chipcontrol" 3 16, 4 1 0, S_000000000108a1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_w";
    .port_info 5 /OUTPUT 1 "mem_r";
    .port_info 6 /OUTPUT 1 "mem_w";
    .port_info 7 /OUTPUT 1 "beq";
    .port_info 8 /OUTPUT 1 "bne";
    .port_info 9 /OUTPUT 1 "j";
    .port_info 10 /OUTPUT 2 "alu_op";
v0000000001091df0_0 .var "alu_op", 1 0;
v00000000010912b0_0 .var "alu_src", 0 0;
v0000000001091f30_0 .var "beq", 0 0;
v00000000010922f0_0 .var "bne", 0 0;
v0000000001091850_0 .var "j", 0 0;
v0000000001092750_0 .var "mem_r", 0 0;
v00000000010927f0_0 .var "mem_to_reg", 0 0;
v0000000001091350_0 .var "mem_w", 0 0;
v0000000001091710_0 .net "opcode", 3 0, L_00000000010fa390;  alias, 1 drivers
v0000000001091fd0_0 .var "reg_dst", 0 0;
v0000000001092610_0 .var "reg_w", 0 0;
E_0000000001097f80 .event edge, v0000000001091710_0;
S_0000000001077450 .scope module, "datapath_connect" "datapath" 3 23, 5 1 0, S_000000000108a1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /INPUT 1 "reg_dst";
    .port_info 3 /INPUT 1 "alu_src";
    .port_info 4 /INPUT 1 "mem_to_reg";
    .port_info 5 /INPUT 1 "reg_w";
    .port_info 6 /INPUT 1 "mem_r";
    .port_info 7 /INPUT 1 "mem_w";
    .port_info 8 /INPUT 1 "beq";
    .port_info 9 /INPUT 1 "bne";
    .port_info 10 /INPUT 1 "j";
    .port_info 11 /INPUT 2 "alu_op";
L_000000000108ea10 .functor AND 1, v0000000001091f30_0, L_000000000110cec0, C4<1>, C4<1>;
L_000000000108eb60 .functor NOT 1, L_000000000110cec0, C4<0>, C4<0>, C4<0>;
L_000000000108e310 .functor AND 1, v00000000010922f0_0, L_000000000108eb60, C4<1>, C4<1>;
L_000000000108e690 .functor OR 1, L_000000000108ea10, L_000000000108e310, C4<0>, C4<0>;
L_0000000001460088 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000010f6310_0 .net/2u *"_s0", 15 0, L_0000000001460088;  1 drivers
v00000000010f7490_0 .net *"_s11", 2 0, L_00000000010f98f0;  1 drivers
v00000000010f73f0_0 .net *"_s13", 2 0, L_00000000010f8e50;  1 drivers
v00000000010f6090_0 .net *"_s19", 0 0, L_00000000010f9a30;  1 drivers
v00000000010f6db0_0 .net *"_s20", 9 0, L_00000000010fa750;  1 drivers
v00000000010f7710_0 .net *"_s23", 5 0, L_00000000010f88b0;  1 drivers
v00000000010f7850_0 .net *"_s31", 2 0, L_00000000010f8c70;  1 drivers
v00000000010f6c70_0 .net *"_s33", 11 0, L_00000000010f9210;  1 drivers
L_00000000014600d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010f7cb0_0 .net/2u *"_s34", 0 0, L_00000000014600d0;  1 drivers
v00000000010f7b70_0 .net *"_s38", 0 0, L_000000000108ea10;  1 drivers
v00000000010f7d50_0 .net *"_s40", 0 0, L_000000000108eb60;  1 drivers
v00000000010f6ef0_0 .net *"_s42", 0 0, L_000000000108e310;  1 drivers
v00000000010f64f0_0 .net *"_s44", 0 0, L_000000000108e690;  1 drivers
v00000000010f7df0_0 .net *"_s46", 15 0, L_00000000010f8d10;  1 drivers
v00000000010f6f90_0 .net "alu_cnt", 2 0, v0000000001091b70_0;  1 drivers
v00000000010f70d0_0 .net "alu_op", 1 0, v0000000001091df0_0;  alias, 1 drivers
v00000000010f69f0_0 .net "alu_out", 15 0, v0000000001092250_0;  1 drivers
v00000000010f7f30_0 .net "alu_src", 0 0, v00000000010912b0_0;  alias, 1 drivers
v00000000010f6270_0 .net "b", 15 0, L_00000000010f8a90;  1 drivers
v00000000010f7990_0 .net "beq", 0 0, v0000000001091f30_0;  alias, 1 drivers
v00000000010f7ad0_0 .net "bne", 0 0, v00000000010922f0_0;  alias, 1 drivers
v00000000010f66d0_0 .net "clk", 0 0, v00000000010f95d0_0;  alias, 1 drivers
v00000000010f7170_0 .net "immext", 15 0, L_00000000010f8950;  1 drivers
v00000000010f6130_0 .net "instruction", 15 0, L_000000000108ea80;  1 drivers
v00000000010f63b0_0 .net "iszero", 0 0, L_000000000110cec0;  1 drivers
v00000000010f7a30_0 .net "j", 0 0, v0000000001091850_0;  alias, 1 drivers
v00000000010f6bd0_0 .net "mem_r", 0 0, v0000000001092750_0;  alias, 1 drivers
v00000000010f6450_0 .net "mem_read_data", 15 0, L_000000000110ba20;  1 drivers
v00000000010f6770_0 .net "mem_to_reg", 0 0, v00000000010927f0_0;  alias, 1 drivers
v00000000010f68b0_0 .net "mem_w", 0 0, v0000000001091350_0;  alias, 1 drivers
v00000000010f72b0_0 .net "opcode", 3 0, L_00000000010fa390;  alias, 1 drivers
v00000000010f9df0_0 .var "pc", 15 0;
v00000000010fa250_0 .net "pc_branch", 15 0, L_00000000010f8b30;  1 drivers
v00000000010f9fd0_0 .net "pc_jump", 15 0, L_00000000010f9b70;  1 drivers
v00000000010fa070_0 .net "pc_next", 15 0, L_00000000010f9170;  1 drivers
v00000000010fa570_0 .net "pc_plus2", 15 0, L_00000000010f9850;  1 drivers
v00000000010f92b0_0 .net "rd1", 15 0, L_000000000108e700;  1 drivers
v00000000010f9710_0 .net "rd2", 15 0, L_000000000108e460;  1 drivers
v00000000010fa4d0_0 .net "reg_dst", 0 0, v0000000001091fd0_0;  alias, 1 drivers
v00000000010f9530_0 .net "reg_w", 0 0, v0000000001092610_0;  alias, 1 drivers
v00000000010f89f0_0 .net "rs1", 2 0, L_00000000010f8bd0;  1 drivers
v00000000010fa2f0_0 .net "rs2", 2 0, L_00000000010f8ef0;  1 drivers
v00000000010fa430_0 .net "wd", 15 0, L_00000000010f9990;  1 drivers
v00000000010f9030_0 .net "ws", 2 0, L_00000000010f8f90;  1 drivers
L_00000000010f9850 .arith/sum 16, v00000000010f9df0_0, L_0000000001460088;
L_00000000010fa390 .part L_000000000108ea80, 12, 4;
L_00000000010f8bd0 .part L_000000000108ea80, 9, 3;
L_00000000010f8ef0 .part L_000000000108ea80, 6, 3;
L_00000000010f98f0 .part L_000000000108ea80, 3, 3;
L_00000000010f8e50 .part L_000000000108ea80, 6, 3;
L_00000000010f8f90 .functor MUXZ 3, L_00000000010f8e50, L_00000000010f98f0, v0000000001091fd0_0, C4<>;
L_00000000010f9990 .functor MUXZ 16, v0000000001092250_0, L_000000000110ba20, v00000000010927f0_0, C4<>;
L_00000000010f9a30 .part L_000000000108ea80, 5, 1;
LS_00000000010fa750_0_0 .concat [ 1 1 1 1], L_00000000010f9a30, L_00000000010f9a30, L_00000000010f9a30, L_00000000010f9a30;
LS_00000000010fa750_0_4 .concat [ 1 1 1 1], L_00000000010f9a30, L_00000000010f9a30, L_00000000010f9a30, L_00000000010f9a30;
LS_00000000010fa750_0_8 .concat [ 1 1 0 0], L_00000000010f9a30, L_00000000010f9a30;
L_00000000010fa750 .concat [ 4 4 2 0], LS_00000000010fa750_0_0, LS_00000000010fa750_0_4, LS_00000000010fa750_0_8;
L_00000000010f88b0 .part L_000000000108ea80, 0, 6;
L_00000000010f8950 .concat [ 6 10 0 0], L_00000000010f88b0, L_00000000010fa750;
L_00000000010f8a90 .functor MUXZ 16, L_000000000108e460, L_00000000010f8950, v00000000010912b0_0, C4<>;
L_00000000010f8b30 .arith/sum 16, L_00000000010f9850, L_00000000010f8950;
L_00000000010f8c70 .part L_00000000010f9850, 13, 3;
L_00000000010f9210 .part L_000000000108ea80, 0, 12;
L_00000000010f9b70 .concat [ 1 12 3 0], L_00000000014600d0, L_00000000010f9210, L_00000000010f8c70;
L_00000000010f8d10 .functor MUXZ 16, L_00000000010f9850, L_00000000010f8b30, L_000000000108e690, C4<>;
L_00000000010f9170 .functor MUXZ 16, L_00000000010f8d10, L_00000000010f9b70, v0000000001091850_0, C4<>;
S_00000000010775e0 .scope module, "alu_connect" "alu" 5 54, 6 1 0, S_0000000001077450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "alu_cnt";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "iszero";
L_00000000014601a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001092110_0 .net/2u *"_s0", 15 0, L_00000000014601a8;  1 drivers
v00000000010913f0_0 .net *"_s2", 0 0, L_000000000110d3c0;  1 drivers
L_00000000014601f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001091c10_0 .net/2u *"_s4", 0 0, L_00000000014601f0;  1 drivers
L_0000000001460238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001091490_0 .net/2u *"_s6", 0 0, L_0000000001460238;  1 drivers
v00000000010921b0_0 .net "a", 15 0, L_000000000108e700;  alias, 1 drivers
v0000000001092430_0 .net "alu_cnt", 2 0, v0000000001091b70_0;  alias, 1 drivers
v00000000010915d0_0 .net "b", 15 0, L_00000000010f8a90;  alias, 1 drivers
v00000000010918f0_0 .net "iszero", 0 0, L_000000000110cec0;  alias, 1 drivers
v0000000001092250_0 .var "result", 15 0;
E_0000000001098200 .event edge, v0000000001092430_0, v00000000010921b0_0, v00000000010915d0_0;
L_000000000110d3c0 .cmp/eq 16, v0000000001092250_0, L_00000000014601a8;
L_000000000110cec0 .functor MUXZ 1, L_0000000001460238, L_00000000014601f0, L_000000000110d3c0, C4<>;
S_00000000010720b0 .scope module, "alucontrol_connect" "alucontrol" 5 58, 7 1 0, S_0000000001077450;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 3 "alu_cnt";
v0000000001092570_0 .net *"_s1", 5 0, L_000000000110cce0;  1 drivers
v0000000001091b70_0 .var "alu_cnt", 2 0;
v0000000001091670_0 .net "alu_op", 1 0, v0000000001091df0_0;  alias, 1 drivers
v00000000010917b0_0 .net "opcode", 3 0, L_00000000010fa390;  alias, 1 drivers
E_0000000001097f40 .event edge, L_000000000110cce0;
L_000000000110cce0 .concat [ 4 2 0 0], L_00000000010fa390, v0000000001091df0_0;
S_0000000001072240 .scope module, "dm_connect" "datamemory" 5 48, 8 1 0, S_0000000001077450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "mem_address";
    .port_info 2 /INPUT 16 "mem_write_data";
    .port_info 3 /INPUT 1 "mem_write_enable";
    .port_info 4 /INPUT 1 "mem_read_enable";
    .port_info 5 /OUTPUT 16 "mem_read_data";
v0000000001091cb0_0 .net *"_s0", 15 0, L_00000000010fa1b0;  1 drivers
L_0000000001460160 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001091990_0 .net/2u *"_s2", 15 0, L_0000000001460160;  1 drivers
v0000000001091d50_0 .net "clk", 0 0, v00000000010f95d0_0;  alias, 1 drivers
v0000000001092390_0 .net "mem_address", 15 0, v0000000001092250_0;  alias, 1 drivers
v0000000001092930_0 .net "mem_read_data", 15 0, L_000000000110ba20;  alias, 1 drivers
v00000000010929d0_0 .net "mem_read_enable", 0 0, v0000000001092750_0;  alias, 1 drivers
v0000000001092a70_0 .net "mem_write_data", 15 0, L_000000000108e460;  alias, 1 drivers
v0000000001092bb0_0 .net "mem_write_enable", 0 0, v0000000001091350_0;  alias, 1 drivers
v0000000001092c50 .array "memory", 0 7, 15 0;
E_00000000010979c0 .event posedge, v0000000001091d50_0;
L_00000000010fa1b0 .array/port v0000000001092c50, v0000000001092250_0;
L_000000000110ba20 .functor MUXZ 16, L_0000000001460160, L_00000000010fa1b0, v0000000001092750_0, C4<>;
S_000000000107cc60 .scope module, "gpr_connect" "gpr" 5 62, 9 1 0, S_0000000001077450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "rs1";
    .port_info 3 /INPUT 3 "rs2";
    .port_info 4 /INPUT 3 "ws";
    .port_info 5 /INPUT 16 "wd";
    .port_info 6 /OUTPUT 16 "rd1";
    .port_info 7 /OUTPUT 16 "rd2";
L_000000000108e700 .functor BUFZ 16, L_000000000110d460, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000000000108e460 .functor BUFZ 16, L_000000000110bac0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000001092cf0_0 .net *"_s0", 15 0, L_000000000110d460;  1 drivers
v0000000001092d90_0 .net *"_s10", 4 0, L_000000000110bb60;  1 drivers
L_00000000014602c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001092e30_0 .net *"_s13", 1 0, L_00000000014602c8;  1 drivers
v0000000001092ed0_0 .net *"_s2", 4 0, L_000000000110d320;  1 drivers
L_0000000001460280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010f7e90_0 .net *"_s5", 1 0, L_0000000001460280;  1 drivers
v00000000010f6d10_0 .net *"_s8", 15 0, L_000000000110bac0;  1 drivers
v00000000010f61d0_0 .net "clk", 0 0, v00000000010f95d0_0;  alias, 1 drivers
v00000000010f7030 .array "gprarray", 0 7, 15 0;
v00000000010f7c10_0 .var/i "i", 31 0;
v00000000010f78f0_0 .net "rd1", 15 0, L_000000000108e700;  alias, 1 drivers
v00000000010f77b0_0 .net "rd2", 15 0, L_000000000108e460;  alias, 1 drivers
v00000000010f6a90_0 .net "rs1", 2 0, L_00000000010f8bd0;  alias, 1 drivers
v00000000010f7530_0 .net "rs2", 2 0, L_00000000010f8ef0;  alias, 1 drivers
v00000000010f6810_0 .net "wd", 15 0, L_00000000010f9990;  alias, 1 drivers
v00000000010f7350_0 .net "we", 0 0, v0000000001092610_0;  alias, 1 drivers
v00000000010f6e50_0 .net "ws", 2 0, L_00000000010f8f90;  alias, 1 drivers
L_000000000110d460 .array/port v00000000010f7030, L_000000000110d320;
L_000000000110d320 .concat [ 3 2 0 0], L_00000000010f8bd0, L_0000000001460280;
L_000000000110bac0 .array/port v00000000010f7030, L_000000000110bb60;
L_000000000110bb60 .concat [ 3 2 0 0], L_00000000010f8ef0, L_00000000014602c8;
S_000000000107cdf0 .scope module, "im_connect" "instructionmemory" 5 44, 10 1 0, S_0000000001077450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "pc";
    .port_info 1 /OUTPUT 16 "instruction";
L_000000000108ea80 .functor BUFZ 16, L_00000000010f9d50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000010f6630_0 .net *"_s0", 15 0, L_00000000010f9d50;  1 drivers
L_0000000001460118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010f6b30_0 .net/2u *"_s2", 0 0, L_0000000001460118;  1 drivers
v00000000010f7210_0 .net *"_s5", 14 0, L_00000000010f90d0;  1 drivers
v00000000010f7670_0 .net *"_s6", 15 0, L_00000000010f9f30;  1 drivers
v00000000010f6590_0 .net "instruction", 15 0, L_000000000108ea80;  alias, 1 drivers
v00000000010f75d0 .array "memory", 0 5, 15 0;
v00000000010f6950_0 .net "pc", 15 0, v00000000010f9df0_0;  1 drivers
L_00000000010f9d50 .array/port v00000000010f75d0, L_00000000010f9f30;
L_00000000010f90d0 .part v00000000010f9df0_0, 1, 15;
L_00000000010f9f30 .concat [ 15 1 0 0], L_00000000010f90d0, L_0000000001460118;
    .scope S_000000000108a370;
T_0 ;
    %wait E_0000000001097f80;
    %load/vec4 v0000000001091710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 1152, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001091850_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001091df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000010922f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010927f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010912b0_0, 0, 1;
    %store/vec4 v0000000001091fd0_0, 0, 1;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 964, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001091850_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001091df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000010922f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010927f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010912b0_0, 0, 1;
    %store/vec4 v0000000001091fd0_0, 0, 1;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 548, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001091850_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001091df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000010922f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010927f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010912b0_0, 0, 1;
    %store/vec4 v0000000001091fd0_0, 0, 1;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 18, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001091850_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001091df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000010922f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010927f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010912b0_0, 0, 1;
    %store/vec4 v0000000001091fd0_0, 0, 1;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 10, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001091850_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001091df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000010922f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010927f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010912b0_0, 0, 1;
    %store/vec4 v0000000001091fd0_0, 0, 1;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000000001091850_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001091df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000000010922f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001091350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001092610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010927f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000010912b0_0, 0, 1;
    %store/vec4 v0000000001091fd0_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000107cdf0;
T_1 ;
    %vpi_call 10 11 "$readmemb", "./memory/instructionmemory.txt", v00000000010f75d0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000001072240;
T_2 ;
    %vpi_call 8 11 "$readmemb", "./memory/datamemory.txt", v0000000001092c50 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000001072240;
T_3 ;
    %wait E_00000000010979c0;
    %load/vec4 v0000000001092bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000001092a70_0;
    %ix/getv 3, v0000000001092390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001092c50, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010775e0;
T_4 ;
    %wait E_0000000001098200;
    %load/vec4 v0000000001092430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %load/vec4 v00000000010921b0_0;
    %load/vec4 v00000000010915d0_0;
    %add;
    %store/vec4 v0000000001092250_0, 0, 16;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v00000000010921b0_0;
    %load/vec4 v00000000010915d0_0;
    %add;
    %store/vec4 v0000000001092250_0, 0, 16;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v00000000010921b0_0;
    %load/vec4 v00000000010915d0_0;
    %sub;
    %store/vec4 v0000000001092250_0, 0, 16;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v00000000010921b0_0;
    %inv;
    %store/vec4 v0000000001092250_0, 0, 16;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v00000000010921b0_0;
    %ix/getv 4, v00000000010915d0_0;
    %shiftl 4;
    %store/vec4 v0000000001092250_0, 0, 16;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v00000000010921b0_0;
    %ix/getv 4, v00000000010915d0_0;
    %shiftr 4;
    %store/vec4 v0000000001092250_0, 0, 16;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v00000000010921b0_0;
    %load/vec4 v00000000010915d0_0;
    %and;
    %store/vec4 v0000000001092250_0, 0, 16;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v00000000010921b0_0;
    %load/vec4 v00000000010915d0_0;
    %or;
    %store/vec4 v0000000001092250_0, 0, 16;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v00000000010921b0_0;
    %load/vec4 v00000000010915d0_0;
    %cmp/u;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000000001092250_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000001092250_0, 0, 16;
T_4.11 ;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000010720b0;
T_5 ;
    %wait E_0000000001097f40;
    %load/vec4 v0000000001091670_0;
    %load/vec4 v00000000010917b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 47, 15, 6;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 6;
    %cmp/x;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/x;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/x;
    %jmp/1 T_5.7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_5.8, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001091b70_0, 0, 3;
    %jmp T_5.11;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001091b70_0, 0, 3;
    %jmp T_5.11;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000001091b70_0, 0, 3;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001091b70_0, 0, 3;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000001091b70_0, 0, 3;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000001091b70_0, 0, 3;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000001091b70_0, 0, 3;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000001091b70_0, 0, 3;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000001091b70_0, 0, 3;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000001091b70_0, 0, 3;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000001091b70_0, 0, 3;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000107cc60;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010f7c10_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000010f7c10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000000010f7c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010f7030, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000000010f7c10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000010f7c10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000000000107cc60;
T_7 ;
    %wait E_00000000010979c0;
    %load/vec4 v00000000010f7350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000010f6810_0;
    %load/vec4 v00000000010f6e50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010f7030, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001077450;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000010f9df0_0, 0;
    %end;
    .thread T_8;
    .scope S_0000000001077450;
T_9 ;
    %wait E_00000000010979c0;
    %load/vec4 v00000000010fa070_0;
    %assign/vec4 v00000000010f9df0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000001063e00;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010f95d0_0, 0;
    %vpi_call 2 7 "$dumpfile", "16bitRISC.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars" {0 0 0};
    %delay 30000, 0;
    %vpi_call 2 9 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000001063e00;
T_11 ;
    %delay 1000, 0;
    %load/vec4 v00000000010f95d0_0;
    %inv;
    %store/vec4 v00000000010f95d0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "chip.v";
    "./chipcontrol.v";
    "./datapath.v";
    "./alu.v";
    "./alucontrol.v";
    "./datamemory.v";
    "./gpr.v";
    "./instructionmemory.v";
