

================================================================
== Vivado HLS Report for 'tri_intersect'
================================================================
* Date:           Mon May 09 00:02:45 2016

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        triangle_intersect
* Solution:       tri_intersect
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      4.35|        0.63|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  121|  121|  122|  122|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- WORK    |   84|   84|        84|          1|          1|     2|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     49|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|    127|   12965|  19553|
|Memory           |       32|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    681|
|Register         |        -|      -|    3947|   2374|
+-----------------+---------+-------+--------+-------+
|Total            |       32|    127|   16912|  22657|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|     57|      15|     42|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------------+---------+-------+------+------+
    |                    Instance                    |                   Module                   | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------------------+--------------------------------------------+---------+-------+------+------+
    |tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U15  |tri_intersect_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U16  |tri_intersect_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U17  |tri_intersect_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U18  |tri_intersect_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U19  |tri_intersect_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U20  |tri_intersect_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U21  |tri_intersect_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fadd_32ns_32ns_32_9_full_dsp_U22  |tri_intersect_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fdiv_32ns_32ns_32_30_U50          |tri_intersect_fdiv_32ns_32ns_32_30          |        0|      0|  1436|  1026|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U23   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U24   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U25   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U26   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U27   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U28   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U29   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U30   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U31   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U32   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U33   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U34   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U35   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U36   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U37   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U38   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U39   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U40   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U41   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U42   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U43   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U44   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U45   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U46   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U47   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U48   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fmul_32ns_32ns_32_5_max_dsp_U49   |tri_intersect_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|   151|   325|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U0   |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U1   |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U2   |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U3   |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U4   |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U5   |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U6   |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U7   |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U8   |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U9   |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U10  |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U11  |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U12  |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U13  |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    |tri_intersect_fsub_32ns_32ns_32_9_full_dsp_U14  |tri_intersect_fsub_32ns_32ns_32_9_full_dsp  |        0|      2|   324|   424|
    +------------------------------------------------+--------------------------------------------+---------+-------+------+------+
    |Total                                           |                                            |        0|    127| 12965| 19553|
    +------------------------------------------------+--------------------------------------------+---------+-------+------+------+

    * Memory: 
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |data_array_U  |tri_intersect_data_array  |       32|  0|   0|     2|  576|     1|         1152|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                          |       32|  0|   0|     2|  576|     1|         1152|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_797_p2              |     +    |      0|  0|   2|           2|           1|
    |exitcond2_fu_791_p2      |   icmp   |      0|  0|   2|           2|           3|
    |tmp_61_neg_i_fu_1022_p2  |    xor   |      0|  0|  45|          32|          33|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  49|          36|          37|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |   66|         39|    1|         39|
    |ap_reg_ppiten_pp0_it83      |    1|          2|    1|          2|
    |ap_sig_ioackin_outs_TREADY  |    1|          2|    1|          2|
    |data_array_address0         |    1|          4|    1|          4|
    |data_array_address1         |    1|          4|    1|          4|
    |data_array_d0               |  576|          3|  576|       1728|
    |i1_reg_238                  |    2|          2|    2|          4|
    |outs_TDATA                  |   32|          7|   32|        224|
    |outs_TLAST                  |    1|          3|    1|          3|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  681|         66|  616|       2010|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+------+-----+-----------+
    |                 Name                |  FF |  LUT | Bits| Const Bits|
    +-------------------------------------+-----+------+-----+-----------+
    |a_reg_1296                           |   32|     0|   32|          0|
    |ap_CS_fsm                            |   38|     0|   38|          0|
    |ap_reg_ioackin_outs_TREADY           |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it0                |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it1                |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it10               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it11               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it12               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it13               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it14               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it15               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it16               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it17               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it18               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it19               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it2                |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it20               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it21               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it22               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it23               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it24               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it25               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it26               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it27               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it28               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it29               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it3                |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it30               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it31               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it32               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it33               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it34               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it35               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it36               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it37               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it38               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it39               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it4                |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it40               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it41               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it42               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it43               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it44               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it45               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it46               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it47               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it48               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it49               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it5                |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it50               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it51               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it52               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it53               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it54               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it55               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it56               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it57               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it58               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it59               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it6                |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it60               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it61               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it62               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it63               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it64               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it65               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it66               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it67               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it68               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it69               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it7                |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it70               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it71               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it72               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it73               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it74               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it75               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it76               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it77               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it78               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it79               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it8                |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it80               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it81               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it82               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it83               |    1|     0|    1|          0|
    |ap_reg_ppiten_pp0_it9                |    1|     0|    1|          0|
    |b_reg_1303                           |   32|     0|   32|          0|
    |beta_addr_1174175_part_set_reg_1593  |  576|     0|  576|          0|
    |c_reg_1310                           |   32|     0|   32|          0|
    |d_reg_1317                           |   32|     0|   32|          0|
    |data_array_addr_1_reg_1100           |    0|     0|    1|          1|
    |data_array_addr_2_reg_1144           |    1|     0|    1|          0|
    |data_array_addr_reg_1095             |    0|     0|    1|          1|
    |data_array_load_2_reg_1150           |  576|     0|  576|          0|
    |e_reg_1324                           |   32|     0|   32|          0|
    |exitcond2_reg_1135                   |    1|     0|    1|          0|
    |f_reg_1331                           |   32|     0|   32|          0|
    |g_reg_1359                           |   32|     0|   32|          0|
    |h_reg_1366                           |   32|     0|   32|          0|
    |i1_reg_238                           |    2|     0|    2|          0|
    |i_1_reg_1373                         |   32|     0|   32|          0|
    |im_reg_1576                          |   32|     0|   32|          0|
    |ins_dest_V_val_reg_1130              |    1|     0|    1|          0|
    |ins_id_V_val_reg_1125                |    1|     0|    1|          0|
    |ins_keep_V_val_reg_1105              |    4|     0|    4|          0|
    |ins_last_V_val_reg_1120              |    1|     0|    1|          0|
    |ins_strb_V_val_reg_1110              |    4|     0|    4|          0|
    |ins_user_V_val_reg_1115              |    1|     0|    1|          0|
    |j_reg_1338                           |   32|     0|   32|          0|
    |k_reg_1345                           |   32|     0|   32|          0|
    |l_reg_1352                           |   32|     0|   32|          0|
    |m_reg_1556                           |   32|     0|   32|          0|
    |rdx_assign_new_reg_1200              |   32|     0|   32|          0|
    |rdy_assign_new_reg_1205              |   32|     0|   32|          0|
    |rdz_assign_new_reg_1210              |   32|     0|   32|          0|
    |reg_489                              |   32|     0|   32|          0|
    |reg_493                              |   32|     0|   32|          0|
    |reg_497                              |   32|     0|   32|          0|
    |reg_501                              |   32|     0|   32|          0|
    |reg_505                              |   32|     0|   32|          0|
    |reg_509                              |   32|     0|   32|          0|
    |reg_513                              |   32|     0|   32|          0|
    |reg_517                              |   32|     0|   32|          0|
    |reg_521                              |   32|     0|   32|          0|
    |reg_525                              |   32|     0|   32|          0|
    |reg_529                              |   32|     0|   32|          0|
    |reg_533                              |   32|     0|   32|          0|
    |reg_537                              |   32|     0|   32|          0|
    |reg_541                              |   32|     0|   32|          0|
    |reg_545                              |   32|     0|   32|          0|
    |reg_549                              |   32|     0|   32|          0|
    |rex_assign_new_reg_1215              |   32|     0|   32|          0|
    |rey_assign_new_reg_1220              |   32|     0|   32|          0|
    |rez_assign_new_reg_1225              |   32|     0|   32|          0|
    |tmp_10_i_reg_1504                    |   32|     0|   32|          0|
    |tmp_11_i_reg_1521                    |   32|     0|   32|          0|
    |tmp_12_i_reg_1400                    |   32|     0|   32|          0|
    |tmp_13_i_reg_1405                    |   32|     0|   32|          0|
    |tmp_14_i_reg_1442                    |   32|     0|   32|          0|
    |tmp_15_i_reg_1474                    |   32|     0|   32|          0|
    |tmp_16_i_reg_1410                    |   32|     0|   32|          0|
    |tmp_17_i_reg_1415                    |   32|     0|   32|          0|
    |tmp_18_i_reg_1448                    |   32|     0|   32|          0|
    |tmp_19_i_reg_1479                    |   32|     0|   32|          0|
    |tmp_1_i_reg_1420                     |   32|     0|   32|          0|
    |tmp_20_i_reg_1526                    |   32|     0|   32|          0|
    |tmp_21_i_reg_1454                    |   32|     0|   32|          0|
    |tmp_22_i_reg_1459                    |   32|     0|   32|          0|
    |tmp_23_i_reg_1510                    |   32|     0|   32|          0|
    |tmp_24_i_reg_1531                    |   32|     0|   32|          0|
    |tmp_25_i_reg_1561                    |   32|     0|   32|          0|
    |tmp_27_i_reg_1484                    |   32|     0|   32|          0|
    |tmp_28_i_reg_1489                    |   32|     0|   32|          0|
    |tmp_29_i_reg_1536                    |   32|     0|   32|          0|
    |tmp_2_i_reg_1464                     |   32|     0|   32|          0|
    |tmp_30_i_reg_1541                    |   32|     0|   32|          0|
    |tmp_31_i_reg_1566                    |   32|     0|   32|          0|
    |tmp_32_i_reg_1494                    |   32|     0|   32|          0|
    |tmp_33_i_reg_1499                    |   32|     0|   32|          0|
    |tmp_34_i_reg_1546                    |   32|     0|   32|          0|
    |tmp_35_i_reg_1551                    |   32|     0|   32|          0|
    |tmp_36_i_reg_1571                    |   32|     0|   32|          0|
    |tmp_3_i_reg_1390                     |   32|     0|   32|          0|
    |tmp_3_reg_1155                       |   32|     0|   32|          0|
    |tmp_4_i_reg_1395                     |   32|     0|   32|          0|
    |tmp_5_i_reg_1426                     |   32|     0|   32|          0|
    |tmp_61_neg_i_reg_1583                |   32|     0|   32|          0|
    |tmp_6_i_reg_1469                     |   32|     0|   32|          0|
    |tmp_7_i_reg_1516                     |   32|     0|   32|          0|
    |tmp_8_i_reg_1432                     |   32|     0|   32|          0|
    |tmp_9_i_reg_1437                     |   32|     0|   32|          0|
    |tmp_i_41_reg_1385                    |   32|     0|   32|          0|
    |tmp_i_reg_1380                       |   32|     0|   32|          0|
    |v0y_assign_new_reg_1160              |   32|     0|   32|          0|
    |v0z_assign_new_reg_1165              |   32|     0|   32|          0|
    |v1x_assign_new_reg_1170              |   32|     0|   32|          0|
    |v1y_assign_new_reg_1175              |   32|     0|   32|          0|
    |v1z_assign_new_reg_1180              |   32|     0|   32|          0|
    |v2x_assign_new_reg_1185              |   32|     0|   32|          0|
    |v2y_assign_new_reg_1190              |   32|     0|   32|          0|
    |v2z_assign_new_reg_1195              |   32|     0|   32|          0|
    |a_reg_1296                           |    0|    32|   32|          0|
    |b_reg_1303                           |    0|    32|   32|          0|
    |c_reg_1310                           |    0|    32|   32|          0|
    |d_reg_1317                           |    0|    32|   32|          0|
    |data_array_addr_2_reg_1144           |    0|     3|    1|          0|
    |data_array_load_2_reg_1150           |    0|  1728|  576|          0|
    |e_reg_1324                           |    0|    32|   32|          0|
    |exitcond2_reg_1135                   |    0|     3|    1|          0|
    |f_reg_1331                           |    0|    32|   32|          0|
    |g_reg_1359                           |    0|    32|   32|          0|
    |h_reg_1366                           |    0|    32|   32|          0|
    |i_1_reg_1373                         |    0|    32|   32|          0|
    |j_reg_1338                           |    0|    32|   32|          0|
    |k_reg_1345                           |    0|    32|   32|          0|
    |l_reg_1352                           |    0|    32|   32|          0|
    |rdx_assign_new_reg_1200              |    0|    32|   32|          0|
    |rdy_assign_new_reg_1205              |    0|    32|   32|          0|
    |rdz_assign_new_reg_1210              |    0|    32|   32|          0|
    |tmp_25_i_reg_1561                    |    0|    32|   32|          0|
    |tmp_31_i_reg_1566                    |    0|    64|   32|          0|
    |tmp_36_i_reg_1571                    |    0|    64|   32|          0|
    +-------------------------------------+-----+------+-----+-----------+
    |Total                                | 3947|  2374| 5103|          2|
    +-------------------------------------+-----+------+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-------------+-----+-----+--------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_none | tri_intersect | return value |
|ap_rst_n     |  in |    1| ap_ctrl_none | tri_intersect | return value |
|ins_TDATA    |  in |   32|     axis     |    ins_data   |    pointer   |
|ins_TVALID   |  in |    1|     axis     |    ins_data   |    pointer   |
|ins_TREADY   | out |    1|     axis     |   ins_dest_V  |    pointer   |
|ins_TDEST    |  in |    1|     axis     |   ins_dest_V  |    pointer   |
|ins_TKEEP    |  in |    4|     axis     |   ins_keep_V  |    pointer   |
|ins_TSTRB    |  in |    4|     axis     |   ins_strb_V  |    pointer   |
|ins_TUSER    |  in |    1|     axis     |   ins_user_V  |    pointer   |
|ins_TLAST    |  in |    1|     axis     |   ins_last_V  |    pointer   |
|ins_TID      |  in |    1|     axis     |    ins_id_V   |    pointer   |
|outs_TDATA   | out |   32|     axis     |   outs_data   |    pointer   |
|outs_TVALID  | out |    1|     axis     |  outs_dest_V  |    pointer   |
|outs_TREADY  |  in |    1|     axis     |  outs_dest_V  |    pointer   |
|outs_TDEST   | out |    1|     axis     |  outs_dest_V  |    pointer   |
|outs_TKEEP   | out |    4|     axis     |  outs_keep_V  |    pointer   |
|outs_TSTRB   | out |    4|     axis     |  outs_strb_V  |    pointer   |
|outs_TUSER   | out |    1|     axis     |  outs_user_V  |    pointer   |
|outs_TLAST   | out |    1|     axis     |  outs_last_V  |    pointer   |
|outs_TID     | out |    1|     axis     |   outs_id_V   |    pointer   |
+-------------+-----+-----+--------------+---------------+--------------+

