 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Tue Apr 12 16:04:59 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc

  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U88/ZN (CKND3BWP)                                       0.05 *     0.30 f
  U13799/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_161_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_161_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_161_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_161_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_161_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_161_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_161_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_161_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_161_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_161_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.05 r
  mult_161_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.12 r
  mult_161_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.19 r
  mult_161_2/S4_0/CO (FA1D0BWP)                           0.07 *     1.26 r
  U4112/Z (XOR2D0BWP)                                     0.05 *     1.31 f
  U13811/Z (CKAN2D0BWP)                                   0.03 *     1.34 f
  U12072/ZN (NR2D0BWP)                                    0.02 *     1.37 r
  U4108/Z (XOR2D0BWP)                                     0.06 *     1.43 f
  add_1_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.08 *     1.51 f
  add_1_root_add_0_root_add_161_3/U1_16/S (FA1D0BWP)      0.08 *     1.59 r
  U900/Z (CKBD0BWP)                                       0.06 *     1.65 r
  add_0_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.08 *     1.73 r
  add_0_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.04 *     1.76 r
  U920/Z (BUFFD1BWP)                                      0.05 *     1.81 r
  add_0_root_add_0_root_add_161_3/U1_18/CO (FA1D0BWP)     0.05 *     1.86 r
  add_0_root_add_0_root_add_161_3/U1_19/CO (FA1D0BWP)     0.04 *     1.90 r
  add_0_root_add_0_root_add_161_3/U1_20/Z (XOR3D0BWP)     0.08 *     1.98 r
  out1_node0_reg[20]/D (EDFQD1BWP)                        0.00 *     1.98 r
  data arrival time                                                  1.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node0_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.06       9.79
  data required time                                                 9.79
  --------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        7.81


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U88/ZN (CKND3BWP)                                       0.05 *     0.30 f
  U13799/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_161_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_161_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_161_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_161_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_161_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_161_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_161_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_161_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_161_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_161_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.05 r
  mult_161_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.12 r
  mult_161_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.19 r
  mult_161_2/S4_0/CO (FA1D0BWP)                           0.07 *     1.26 r
  U4112/Z (XOR2D0BWP)                                     0.05 *     1.31 f
  U13811/Z (CKAN2D0BWP)                                   0.03 *     1.34 f
  U12072/ZN (NR2D0BWP)                                    0.02 *     1.37 r
  U4108/Z (XOR2D0BWP)                                     0.06 *     1.43 f
  add_1_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.08 *     1.51 f
  add_1_root_add_0_root_add_161_3/U1_16/S (FA1D0BWP)      0.08 *     1.59 r
  U900/Z (CKBD0BWP)                                       0.06 *     1.65 r
  add_0_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.08 *     1.73 r
  add_0_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.04 *     1.76 r
  U920/Z (BUFFD1BWP)                                      0.05 *     1.81 r
  add_0_root_add_0_root_add_161_3/U1_18/CO (FA1D0BWP)     0.05 *     1.86 r
  add_0_root_add_0_root_add_161_3/U1_19/S (FA1D0BWP)      0.04 *     1.90 r
  U931/Z (BUFFD2BWP)                                      0.04 *     1.94 r
  out1_node0_reg[19]/D (EDFQD1BWP)                        0.00 *     1.95 r
  data arrival time                                                  1.95

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node0_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.05       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        7.85


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U88/ZN (CKND3BWP)                                       0.05 *     0.30 f
  U13657/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.49 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.56 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.69 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.76 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.83 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.89 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.08 *     1.24 f
  U3170/Z (XOR2D0BWP)                                     0.05 *     1.30 r
  U14595/ZN (INR2D0BWP)                                   0.05 *     1.34 r
  U12228/ZN (AOI21D0BWP)                                  0.04 *     1.38 f
  U12342/ZN (OAI21D0BWP)                                  0.04 *     1.42 r
  U3146/Z (XOR2D0BWP)                                     0.08 *     1.50 f
  add_1_root_add_0_root_add_169_3/U1_17/CO (FA1D0BWP)     0.09 *     1.59 f
  add_1_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.06 *     1.65 r
  U914/Z (BUFFD1BWP)                                      0.07 *     1.72 r
  add_0_root_add_0_root_add_169_3/U1_18/CO (FA1D0BWP)     0.08 *     1.80 r
  add_0_root_add_0_root_add_169_3/U1_19/CO (FA1D0BWP)     0.04 *     1.84 r
  add_0_root_add_0_root_add_169_3/U1_20/Z (XOR3D0BWP)     0.07 *     1.91 r
  out1_node2_reg[20]/D (EDFQD1BWP)                        0.00 *     1.91 r
  data arrival time                                                  1.91

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node2_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.06       9.79
  data required time                                                 9.79
  --------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                        7.88


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U88/ZN (CKND3BWP)                                       0.05 *     0.30 f
  U13799/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_161_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_161_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_161_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_161_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_161_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_161_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_161_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_161_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_161_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_161_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.05 r
  mult_161_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.12 r
  mult_161_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.19 r
  mult_161_2/S4_0/CO (FA1D0BWP)                           0.07 *     1.26 r
  U4112/Z (XOR2D0BWP)                                     0.05 *     1.31 f
  U13811/Z (CKAN2D0BWP)                                   0.03 *     1.34 f
  U12072/ZN (NR2D0BWP)                                    0.02 *     1.37 r
  U4108/Z (XOR2D0BWP)                                     0.06 *     1.43 f
  add_1_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.08 *     1.51 f
  add_1_root_add_0_root_add_161_3/U1_16/S (FA1D0BWP)      0.08 *     1.59 r
  U900/Z (CKBD0BWP)                                       0.06 *     1.65 r
  add_0_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.08 *     1.73 r
  add_0_root_add_0_root_add_161_3/U1_17/CO (FA1D0BWP)     0.04 *     1.76 r
  U920/Z (BUFFD1BWP)                                      0.05 *     1.81 r
  add_0_root_add_0_root_add_161_3/U1_18/S (FA1D0BWP)      0.05 *     1.86 r
  U930/Z (BUFFD2BWP)                                      0.04 *     1.91 r
  out1_node0_reg[18]/D (EDFQD1BWP)                        0.00 *     1.91 r
  data arrival time                                                  1.91

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node0_reg[18]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.05       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                        7.89


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U133/ZN (INVD3BWP)                                      0.07 *     0.32 f
  U13590/ZN (NR2D0BWP)                                    0.06 *     0.38 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.46 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.53 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.60 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.67 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.74 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.80 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.87 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.94 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     1.02 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.08 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.15 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.22 r
  mult_172_2/S4_0/S (FA1D0BWP)                            0.07 *     1.29 f
  U2923/Z (XOR2D0BWP)                                     0.05 *     1.34 r
  U14504/ZN (INR2D0BWP)                                   0.04 *     1.38 r
  U12207/ZN (AOI21D0BWP)                                  0.03 *     1.42 f
  U12315/ZN (OAI21D0BWP)                                  0.03 *     1.45 r
  U2902/Z (XOR2D0BWP)                                     0.07 *     1.52 f
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D0BWP)     0.08 *     1.61 f
  add_1_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.05 *     1.66 r
  U918/Z (DEL050D1BWP)                                    0.08 *     1.74 r
  add_0_root_add_0_root_add_172_3/U1_18/CO (FA1D0BWP)     0.08 *     1.82 r
  add_0_root_add_0_root_add_172_3/U1_19/CO (FA1D0BWP)     0.04 *     1.86 r
  add_0_root_add_0_root_add_172_3/U1_20/Z (XOR3D0BWP)     0.06 *     1.92 f
  out0_node3_reg[20]/D (EDFQD1BWP)                        0.00 *     1.92 f
  data arrival time                                                  1.92

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node3_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                        7.89


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U88/ZN (CKND3BWP)                                       0.05 *     0.30 f
  U13657/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.49 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.56 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.69 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.76 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.83 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.89 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.08 *     1.24 f
  U3170/Z (XOR2D0BWP)                                     0.05 *     1.30 r
  U14595/ZN (INR2D0BWP)                                   0.05 *     1.34 r
  U12228/ZN (AOI21D0BWP)                                  0.04 *     1.38 f
  U12342/ZN (OAI21D0BWP)                                  0.04 *     1.42 r
  U3146/Z (XOR2D0BWP)                                     0.08 *     1.50 f
  add_1_root_add_0_root_add_169_3/U1_17/CO (FA1D0BWP)     0.09 *     1.59 f
  add_1_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.06 *     1.65 r
  U914/Z (BUFFD1BWP)                                      0.07 *     1.72 r
  add_0_root_add_0_root_add_169_3/U1_18/CO (FA1D0BWP)     0.08 *     1.80 r
  add_0_root_add_0_root_add_169_3/U1_19/S (FA1D0BWP)      0.08 *     1.88 r
  out1_node2_reg[19]/D (EDFQD1BWP)                        0.00 *     1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node2_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.06       9.79
  data required time                                                 9.79
  --------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        7.92


  Startpoint: w68[3] (input port clocked by clk)
  Endpoint: out0_node0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[3] (in)                                             0.00       0.25 r
  U102/ZN (CKND1BWP)                                      0.05 *     0.30 f
  U14671/ZN (NR3D0BWP)                                    0.04 *     0.35 r
  mult_160_3/S2_2_2/CO (FA1D0BWP)                         0.08 *     0.42 r
  mult_160_3/S2_3_2/CO (FA1D0BWP)                         0.07 *     0.49 r
  mult_160_3/S2_4_2/CO (FA1D0BWP)                         0.07 *     0.56 r
  mult_160_3/S2_5_2/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_160_3/S2_6_2/CO (FA1D0BWP)                         0.07 *     0.71 r
  mult_160_3/S2_7_2/CO (FA1D0BWP)                         0.07 *     0.78 r
  mult_160_3/S2_8_2/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_160_3/S2_9_2/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_160_3/S2_10_2/CO (FA1D0BWP)                        0.07 *     0.97 r
  mult_160_3/S2_11_2/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_160_3/S2_12_2/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_160_3/S2_13_2/S (FA1D0BWP)                         0.08 *     1.19 f
  mult_160_3/S4_1/S (FA1D0BWP)                            0.06 *     1.25 r
  U3134/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U14113/ZN (NR2D0BWP)                                    0.03 *     1.33 r
  U12036/ZN (NR2D0BWP)                                    0.02 *     1.35 f
  U3130/Z (XOR2D0BWP)                                     0.07 *     1.41 r
  add_2_root_add_0_root_add_160_3/U1_15/CO (FA1D0BWP)     0.07 *     1.49 r
  add_2_root_add_0_root_add_160_3/U1_16/S (FA1D0BWP)      0.05 *     1.54 f
  U903/Z (BUFFD1BWP)                                      0.05 *     1.59 f
  add_0_root_add_0_root_add_160_3/U1_16/CO (FA1D0BWP)     0.08 *     1.67 f
  add_0_root_add_0_root_add_160_3/U1_17/CO (FA1D0BWP)     0.04 *     1.71 f
  add_0_root_add_0_root_add_160_3/U1_18/CO (FA1D0BWP)     0.04 *     1.75 f
  add_0_root_add_0_root_add_160_3/U1_19/CO (FA1D0BWP)     0.04 *     1.79 f
  add_0_root_add_0_root_add_160_3/U1_20/Z (XOR3D0BWP)     0.08 *     1.87 r
  out0_node0_reg[20]/D (EDFQD1BWP)                        0.00 *     1.87 r
  data arrival time                                                  1.87

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node0_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.05       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        7.92


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U133/ZN (INVD3BWP)                                      0.07 *     0.32 f
  U13590/ZN (NR2D0BWP)                                    0.06 *     0.38 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.46 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.53 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.60 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.67 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.74 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.80 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.87 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.94 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     1.02 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.08 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.15 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.22 r
  mult_172_2/S4_0/S (FA1D0BWP)                            0.07 *     1.29 f
  U2923/Z (XOR2D0BWP)                                     0.05 *     1.34 r
  U14504/ZN (INR2D0BWP)                                   0.04 *     1.38 r
  U12207/ZN (AOI21D0BWP)                                  0.03 *     1.42 f
  U12315/ZN (OAI21D0BWP)                                  0.03 *     1.45 r
  U2902/Z (XOR2D0BWP)                                     0.07 *     1.52 f
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D0BWP)     0.08 *     1.61 f
  add_1_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.05 *     1.66 r
  U918/Z (DEL050D1BWP)                                    0.08 *     1.74 r
  add_0_root_add_0_root_add_172_3/U1_18/CO (FA1D0BWP)     0.08 *     1.82 r
  add_0_root_add_0_root_add_172_3/U1_19/S (FA1D0BWP)      0.05 *     1.87 r
  out0_node3_reg[19]/D (EDFQD1BWP)                        0.00 *     1.87 r
  data arrival time                                                  1.87

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node3_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.05       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        7.93


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U133/ZN (INVD3BWP)                                      0.07 *     0.32 f
  U13655/ZN (NR2D0BWP)                                    0.05 *     0.37 r
  mult_168_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.45 r
  mult_168_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.52 r
  mult_168_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.59 r
  mult_168_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.65 r
  mult_168_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.72 r
  mult_168_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.78 r
  mult_168_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.85 r
  mult_168_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_168_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_168_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.05 r
  mult_168_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_168_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.18 r
  mult_168_2/S4_0/S (FA1D0BWP)                            0.07 *     1.25 f
  U3408/Z (XOR2D0BWP)                                     0.05 *     1.30 r
  U14594/ZN (INR2D0BWP)                                   0.04 *     1.35 r
  U12226/ZN (AOI21D0BWP)                                  0.03 *     1.38 f
  U12341/ZN (OAI21D0BWP)                                  0.03 *     1.41 r
  U12416/ZN (AOI21D0BWP)                                  0.03 *     1.45 f
  U3381/Z (CKXOR2D0BWP)                                   0.09 *     1.53 r
  add_1_root_add_0_root_add_168_3/U1_18/CO (FA1D0BWP)     0.09 *     1.62 r
  add_1_root_add_0_root_add_168_3/U1_19/S (FA1D0BWP)      0.05 *     1.67 f
  U923/Z (BUFFD1BWP)                                      0.05 *     1.72 f
  add_0_root_add_0_root_add_168_3/U1_19/CO (FA1D0BWP)     0.07 *     1.79 f
  add_0_root_add_0_root_add_168_3/U1_20/Z (XOR3D0BWP)     0.07 *     1.86 r
  out0_node2_reg[20]/D (EDFQD1BWP)                        0.00 *     1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node2_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.05       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                        7.94


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U88/ZN (CKND3BWP)                                       0.05 *     0.30 f
  U13604/ZN (NR2D0BWP)                                    0.05 *     0.35 r
  mult_173_2/S1_2_0/CO (FA1D0BWP)                         0.09 *     0.44 r
  mult_173_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.51 r
  mult_173_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.58 r
  mult_173_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.65 r
  mult_173_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.72 r
  mult_173_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.79 r
  mult_173_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.86 r
  mult_173_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.93 r
  mult_173_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.99 r
  mult_173_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.06 r
  mult_173_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.13 r
  mult_173_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.20 r
  mult_173_2/S4_0/S (FA1D0BWP)                            0.07 *     1.27 f
  U4416/Z (XOR2D0BWP)                                     0.05 *     1.32 f
  U4414/ZN (XNR2D0BWP)                                    0.06 *     1.38 r
  add_1_root_add_0_root_add_173_3/U1_14/S (FA1D0BWP)      0.10 *     1.48 r
  U869/Z (DEL025D1BWP)                                    0.07 *     1.55 r
  add_0_root_add_0_root_add_173_3/U1_14/CO (FA1D0BWP)     0.08 *     1.63 r
  add_0_root_add_0_root_add_173_3/U1_15/CO (FA1D0BWP)     0.04 *     1.67 r
  add_0_root_add_0_root_add_173_3/U1_16/CO (FA1D0BWP)     0.04 *     1.71 r
  add_0_root_add_0_root_add_173_3/U1_17/CO (FA1D0BWP)     0.04 *     1.74 r
  add_0_root_add_0_root_add_173_3/U1_18/CO (FA1D0BWP)     0.04 *     1.78 r
  add_0_root_add_0_root_add_173_3/U1_19/CO (FA1D0BWP)     0.04 *     1.82 r
  add_0_root_add_0_root_add_173_3/U1_20/Z (XOR3D0BWP)     0.06 *     1.87 f
  out1_node3_reg[20]/D (EDFQD1BWP)                        0.00 *     1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node3_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                        7.94


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U88/ZN (CKND3BWP)                                       0.05 *     0.30 f
  U13799/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_161_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_161_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_161_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_161_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_161_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_161_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_161_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_161_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_161_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_161_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.05 r
  mult_161_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.12 r
  mult_161_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.19 r
  mult_161_2/S4_0/CO (FA1D0BWP)                           0.07 *     1.26 r
  U4112/Z (XOR2D0BWP)                                     0.05 *     1.31 f
  U13811/Z (CKAN2D0BWP)                                   0.03 *     1.34 f
  U12072/ZN (NR2D0BWP)                                    0.02 *     1.37 r
  U4108/Z (XOR2D0BWP)                                     0.06 *     1.43 f
  add_1_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.08 *     1.51 f
  add_1_root_add_0_root_add_161_3/U1_16/S (FA1D0BWP)      0.08 *     1.59 r
  U900/Z (CKBD0BWP)                                       0.06 *     1.65 r
  add_0_root_add_0_root_add_161_3/U1_16/CO (FA1D0BWP)     0.08 *     1.73 r
  add_0_root_add_0_root_add_161_3/U1_17/S (FA1D0BWP)      0.05 *     1.78 r
  U917/Z (BUFFD1BWP)                                      0.06 *     1.84 r
  out1_node0_reg[17]/D (EDFQD1BWP)                        0.00 *     1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node0_reg[17]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.05       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        7.96


  Startpoint: w68[3] (input port clocked by clk)
  Endpoint: out0_node0_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[3] (in)                                             0.00       0.25 r
  U102/ZN (CKND1BWP)                                      0.05 *     0.30 f
  U14671/ZN (NR3D0BWP)                                    0.04 *     0.35 r
  mult_160_3/S2_2_2/CO (FA1D0BWP)                         0.08 *     0.42 r
  mult_160_3/S2_3_2/CO (FA1D0BWP)                         0.07 *     0.49 r
  mult_160_3/S2_4_2/CO (FA1D0BWP)                         0.07 *     0.56 r
  mult_160_3/S2_5_2/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_160_3/S2_6_2/CO (FA1D0BWP)                         0.07 *     0.71 r
  mult_160_3/S2_7_2/CO (FA1D0BWP)                         0.07 *     0.78 r
  mult_160_3/S2_8_2/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_160_3/S2_9_2/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_160_3/S2_10_2/CO (FA1D0BWP)                        0.07 *     0.97 r
  mult_160_3/S2_11_2/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_160_3/S2_12_2/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_160_3/S2_13_2/S (FA1D0BWP)                         0.08 *     1.19 f
  mult_160_3/S4_1/S (FA1D0BWP)                            0.06 *     1.25 r
  U3134/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U14113/ZN (NR2D0BWP)                                    0.03 *     1.33 r
  U12036/ZN (NR2D0BWP)                                    0.02 *     1.35 f
  U3130/Z (XOR2D0BWP)                                     0.07 *     1.41 r
  add_2_root_add_0_root_add_160_3/U1_15/CO (FA1D0BWP)     0.07 *     1.49 r
  add_2_root_add_0_root_add_160_3/U1_16/S (FA1D0BWP)      0.05 *     1.54 f
  U903/Z (BUFFD1BWP)                                      0.05 *     1.59 f
  add_0_root_add_0_root_add_160_3/U1_16/CO (FA1D0BWP)     0.08 *     1.67 f
  add_0_root_add_0_root_add_160_3/U1_17/CO (FA1D0BWP)     0.04 *     1.71 f
  add_0_root_add_0_root_add_160_3/U1_18/CO (FA1D0BWP)     0.04 *     1.75 f
  add_0_root_add_0_root_add_160_3/U1_19/S (FA1D0BWP)      0.08 *     1.84 r
  out0_node0_reg[19]/D (EDFQD1BWP)                        0.00 *     1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node0_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.06       9.79
  data required time                                                 9.79
  --------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        7.96


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U88/ZN (CKND3BWP)                                       0.05 *     0.30 f
  U13657/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_169_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_169_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.49 r
  mult_169_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.56 r
  mult_169_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_169_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.69 r
  mult_169_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.76 r
  mult_169_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.83 r
  mult_169_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.89 r
  mult_169_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.96 r
  mult_169_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_169_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_169_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_169_2/S4_0/S (FA1D0BWP)                            0.08 *     1.24 f
  U3170/Z (XOR2D0BWP)                                     0.05 *     1.30 r
  U14595/ZN (INR2D0BWP)                                   0.05 *     1.34 r
  U12228/ZN (AOI21D0BWP)                                  0.04 *     1.38 f
  U12342/ZN (OAI21D0BWP)                                  0.04 *     1.42 r
  U3146/Z (XOR2D0BWP)                                     0.08 *     1.50 f
  add_1_root_add_0_root_add_169_3/U1_17/CO (FA1D0BWP)     0.09 *     1.59 f
  add_1_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.06 *     1.65 r
  U914/Z (BUFFD1BWP)                                      0.07 *     1.72 r
  add_0_root_add_0_root_add_169_3/U1_18/S (FA1D0BWP)      0.12 *     1.84 r
  out1_node2_reg[18]/D (EDFQD1BWP)                        0.00 *     1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node2_reg[18]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.05       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        7.96


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node3_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U133/ZN (INVD3BWP)                                      0.07 *     0.32 f
  U13590/ZN (NR2D0BWP)                                    0.06 *     0.38 r
  mult_172_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.46 r
  mult_172_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.53 r
  mult_172_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.60 r
  mult_172_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.67 r
  mult_172_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.74 r
  mult_172_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.80 r
  mult_172_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.87 r
  mult_172_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.94 r
  mult_172_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     1.02 r
  mult_172_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.08 r
  mult_172_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.15 r
  mult_172_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.22 r
  mult_172_2/S4_0/S (FA1D0BWP)                            0.07 *     1.29 f
  U2923/Z (XOR2D0BWP)                                     0.05 *     1.34 r
  U14504/ZN (INR2D0BWP)                                   0.04 *     1.38 r
  U12207/ZN (AOI21D0BWP)                                  0.03 *     1.42 f
  U12315/ZN (OAI21D0BWP)                                  0.03 *     1.45 r
  U2902/Z (XOR2D0BWP)                                     0.07 *     1.52 f
  add_1_root_add_0_root_add_172_3/U1_17/CO (FA1D0BWP)     0.08 *     1.61 f
  add_1_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.05 *     1.66 r
  U918/Z (DEL050D1BWP)                                    0.08 *     1.74 r
  add_0_root_add_0_root_add_172_3/U1_18/S (FA1D0BWP)      0.09 *     1.84 r
  out0_node3_reg[18]/D (EDFQD1BWP)                        0.00 *     1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node3_reg[18]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.05       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        7.97


  Startpoint: w58[0] (input port clocked by clk)
  Endpoint: out0_node2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w58[0] (in)                                             0.00       0.25 r
  U133/ZN (INVD3BWP)                                      0.07 *     0.32 f
  U13655/ZN (NR2D0BWP)                                    0.05 *     0.37 r
  mult_168_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.45 r
  mult_168_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.52 r
  mult_168_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.59 r
  mult_168_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.65 r
  mult_168_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.72 r
  mult_168_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.78 r
  mult_168_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.85 r
  mult_168_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_168_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_168_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.05 r
  mult_168_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_168_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.18 r
  mult_168_2/S4_0/S (FA1D0BWP)                            0.07 *     1.25 f
  U3408/Z (XOR2D0BWP)                                     0.05 *     1.30 r
  U14594/ZN (INR2D0BWP)                                   0.04 *     1.35 r
  U12226/ZN (AOI21D0BWP)                                  0.03 *     1.38 f
  U12341/ZN (OAI21D0BWP)                                  0.03 *     1.41 r
  U12416/ZN (AOI21D0BWP)                                  0.03 *     1.45 f
  U3381/Z (CKXOR2D0BWP)                                   0.09 *     1.53 r
  add_1_root_add_0_root_add_168_3/U1_18/CO (FA1D0BWP)     0.09 *     1.62 r
  add_1_root_add_0_root_add_168_3/U1_19/S (FA1D0BWP)      0.04 *     1.67 r
  U923/Z (BUFFD1BWP)                                      0.05 *     1.72 r
  add_0_root_add_0_root_add_168_3/U1_19/S (FA1D0BWP)      0.11 *     1.83 r
  out0_node2_reg[19]/D (EDFQD1BWP)                        0.00 *     1.83 r
  data arrival time                                                  1.83

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node2_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.05       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        7.97


  Startpoint: w68[0] (input port clocked by clk)
  Endpoint: out0_node1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[0] (in)                                             0.00       0.25 r
  U90/ZN (INVD3BWP)                                       0.05 *     0.30 f
  U13750/ZN (NR2D0BWP)                                    0.04 *     0.33 r
  mult_164_3/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.41 r
  mult_164_3/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.48 r
  mult_164_3/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.54 r
  mult_164_3/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.61 r
  mult_164_3/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.68 r
  mult_164_3/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.74 r
  mult_164_3/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.81 r
  mult_164_3/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.87 r
  mult_164_3/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.94 r
  mult_164_3/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.01 r
  mult_164_3/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.08 r
  mult_164_3/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.15 r
  mult_164_3/S4_0/S (FA1D0BWP)                            0.08 *     1.22 f
  U3804/Z (XOR2D0BWP)                                     0.05 *     1.28 r
  U14505/ZN (INR2D0BWP)                                   0.04 *     1.32 r
  U12210/ZN (AOI21D0BWP)                                  0.04 *     1.36 f
  U3789/Z (XOR2D0BWP)                                     0.07 *     1.43 r
  add_2_root_add_0_root_add_164_3/U1_16/S (FA1D0BWP)      0.08 *     1.52 f
  U899/Z (CKBD0BWP)                                       0.06 *     1.57 f
  add_0_root_add_0_root_add_164_3/U1_16/CO (FA1D0BWP)     0.09 *     1.67 f
  add_0_root_add_0_root_add_164_3/U1_17/CO (FA1D0BWP)     0.04 *     1.70 f
  add_0_root_add_0_root_add_164_3/U1_18/CO (FA1D0BWP)     0.04 *     1.74 f
  add_0_root_add_0_root_add_164_3/U1_19/CO (FA1D0BWP)     0.04 *     1.78 f
  add_0_root_add_0_root_add_164_3/U1_20/Z (XOR3D0BWP)     0.05 *     1.83 r
  out0_node1_reg[20]/D (EDFQD1BWP)                        0.00 *     1.83 r
  data arrival time                                                  1.83

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node1_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        7.98


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node0_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U88/ZN (CKND3BWP)                                       0.05 *     0.30 f
  U13799/ZN (NR2D0BWP)                                    0.04 *     0.35 r
  mult_161_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.43 r
  mult_161_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_161_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_161_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_161_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_161_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_161_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_161_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_161_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.98 r
  mult_161_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.05 r
  mult_161_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.12 r
  mult_161_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.19 r
  mult_161_2/S4_0/CO (FA1D0BWP)                           0.07 *     1.26 r
  U4112/Z (XOR2D0BWP)                                     0.05 *     1.31 f
  U13811/Z (CKAN2D0BWP)                                   0.03 *     1.34 f
  U12072/ZN (NR2D0BWP)                                    0.02 *     1.37 r
  U4108/Z (XOR2D0BWP)                                     0.06 *     1.43 f
  add_1_root_add_0_root_add_161_3/U1_15/CO (FA1D0BWP)     0.08 *     1.51 f
  add_1_root_add_0_root_add_161_3/U1_16/S (FA1D0BWP)      0.08 *     1.59 r
  U900/Z (CKBD0BWP)                                       0.06 *     1.65 r
  add_0_root_add_0_root_add_161_3/U1_16/S (FA1D0BWP)      0.10 *     1.75 r
  U904/Z (BUFFD1BWP)                                      0.06 *     1.81 r
  out1_node0_reg[16]/D (EDFQD1BWP)                        0.00 *     1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node0_reg[16]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.06       9.79
  data required time                                                 9.79
  --------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.98


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U88/ZN (CKND3BWP)                                       0.05 *     0.30 f
  U13604/ZN (NR2D0BWP)                                    0.05 *     0.35 r
  mult_173_2/S1_2_0/CO (FA1D0BWP)                         0.09 *     0.44 r
  mult_173_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.51 r
  mult_173_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.58 r
  mult_173_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.65 r
  mult_173_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.72 r
  mult_173_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.79 r
  mult_173_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.86 r
  mult_173_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.93 r
  mult_173_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.99 r
  mult_173_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.06 r
  mult_173_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.13 r
  mult_173_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.20 r
  mult_173_2/S4_0/S (FA1D0BWP)                            0.07 *     1.27 f
  U4416/Z (XOR2D0BWP)                                     0.05 *     1.32 f
  U4414/ZN (XNR2D0BWP)                                    0.06 *     1.38 r
  add_1_root_add_0_root_add_173_3/U1_14/S (FA1D0BWP)      0.10 *     1.48 r
  U869/Z (DEL025D1BWP)                                    0.07 *     1.55 r
  add_0_root_add_0_root_add_173_3/U1_14/CO (FA1D0BWP)     0.08 *     1.63 r
  add_0_root_add_0_root_add_173_3/U1_15/CO (FA1D0BWP)     0.04 *     1.67 r
  add_0_root_add_0_root_add_173_3/U1_16/CO (FA1D0BWP)     0.04 *     1.71 r
  add_0_root_add_0_root_add_173_3/U1_17/CO (FA1D0BWP)     0.04 *     1.74 r
  add_0_root_add_0_root_add_173_3/U1_18/CO (FA1D0BWP)     0.04 *     1.78 r
  add_0_root_add_0_root_add_173_3/U1_19/S (FA1D0BWP)      0.04 *     1.82 r
  out1_node3_reg[19]/D (EDFQD1BWP)                        0.00 *     1.82 r
  data arrival time                                                  1.82

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node3_reg[19]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        7.98


  Startpoint: w68[3] (input port clocked by clk)
  Endpoint: out0_node0_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w68[3] (in)                                             0.00       0.25 r
  U102/ZN (CKND1BWP)                                      0.05 *     0.30 f
  U14671/ZN (NR3D0BWP)                                    0.04 *     0.35 r
  mult_160_3/S2_2_2/CO (FA1D0BWP)                         0.08 *     0.42 r
  mult_160_3/S2_3_2/CO (FA1D0BWP)                         0.07 *     0.49 r
  mult_160_3/S2_4_2/CO (FA1D0BWP)                         0.07 *     0.56 r
  mult_160_3/S2_5_2/CO (FA1D0BWP)                         0.07 *     0.63 r
  mult_160_3/S2_6_2/CO (FA1D0BWP)                         0.07 *     0.71 r
  mult_160_3/S2_7_2/CO (FA1D0BWP)                         0.07 *     0.78 r
  mult_160_3/S2_8_2/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_160_3/S2_9_2/CO (FA1D0BWP)                         0.07 *     0.91 r
  mult_160_3/S2_10_2/CO (FA1D0BWP)                        0.07 *     0.97 r
  mult_160_3/S2_11_2/CO (FA1D0BWP)                        0.07 *     1.04 r
  mult_160_3/S2_12_2/CO (FA1D0BWP)                        0.07 *     1.11 r
  mult_160_3/S2_13_2/S (FA1D0BWP)                         0.08 *     1.19 f
  mult_160_3/S4_1/S (FA1D0BWP)                            0.06 *     1.25 r
  U3134/Z (XOR2D0BWP)                                     0.05 *     1.29 f
  U14113/ZN (NR2D0BWP)                                    0.03 *     1.33 r
  U12036/ZN (NR2D0BWP)                                    0.02 *     1.35 f
  U3130/Z (XOR2D0BWP)                                     0.07 *     1.41 r
  add_2_root_add_0_root_add_160_3/U1_15/CO (FA1D0BWP)     0.07 *     1.49 r
  add_2_root_add_0_root_add_160_3/U1_16/S (FA1D0BWP)      0.05 *     1.54 f
  U903/Z (BUFFD1BWP)                                      0.05 *     1.59 f
  add_0_root_add_0_root_add_160_3/U1_16/CO (FA1D0BWP)     0.08 *     1.67 f
  add_0_root_add_0_root_add_160_3/U1_17/CO (FA1D0BWP)     0.04 *     1.71 f
  add_0_root_add_0_root_add_160_3/U1_18/S (FA1D0BWP)      0.08 *     1.79 r
  out0_node0_reg[18]/D (EDFQD1BWP)                        0.00 *     1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out0_node0_reg[18]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.06       9.79
  data required time                                                 9.79
  --------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        8.00


  Startpoint: w59[0] (input port clocked by clk)
  Endpoint: out1_node1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  w59[0] (in)                                             0.00       0.25 r
  U88/ZN (CKND3BWP)                                       0.05 *     0.30 f
  U13653/ZN (NR2D0BWP)                                    0.05 *     0.35 r
  mult_165_2/S1_2_0/CO (FA1D0BWP)                         0.08 *     0.44 r
  mult_165_2/S1_3_0/CO (FA1D0BWP)                         0.07 *     0.50 r
  mult_165_2/S1_4_0/CO (FA1D0BWP)                         0.07 *     0.57 r
  mult_165_2/S1_5_0/CO (FA1D0BWP)                         0.07 *     0.64 r
  mult_165_2/S1_6_0/CO (FA1D0BWP)                         0.07 *     0.70 r
  mult_165_2/S1_7_0/CO (FA1D0BWP)                         0.07 *     0.77 r
  mult_165_2/S1_8_0/CO (FA1D0BWP)                         0.07 *     0.84 r
  mult_165_2/S1_9_0/CO (FA1D0BWP)                         0.07 *     0.90 r
  mult_165_2/S1_10_0/CO (FA1D0BWP)                        0.07 *     0.97 r
  mult_165_2/S1_11_0/CO (FA1D0BWP)                        0.07 *     1.03 r
  mult_165_2/S1_12_0/CO (FA1D0BWP)                        0.07 *     1.10 r
  mult_165_2/S1_13_0/CO (FA1D0BWP)                        0.07 *     1.17 r
  mult_165_2/S4_0/S (FA1D0BWP)                            0.08 *     1.24 f
  U3626/Z (XOR2D0BWP)                                     0.05 *     1.29 r
  U14593/ZN (INR2D0BWP)                                   0.05 *     1.34 r
  U12224/ZN (AOI21D0BWP)                                  0.04 *     1.38 f
  U3611/Z (XOR2D0BWP)                                     0.09 *     1.46 r
  add_1_root_add_0_root_add_165_3/U1_16/CO (FA1D0BWP)     0.09 *     1.55 r
  add_1_root_add_0_root_add_165_3/U1_17/CO (FA1D0BWP)     0.04 *     1.59 r
  add_1_root_add_0_root_add_165_3/U1_18/CO (FA1D0BWP)     0.04 *     1.63 r
  add_1_root_add_0_root_add_165_3/U1_19/CO (FA1D0BWP)     0.04 *     1.67 r
  add_1_root_add_0_root_add_165_3/U1_20/Z (XOR3D0BWP)     0.06 *     1.73 f
  add_0_root_add_0_root_add_165_3/U1_20/Z (XOR3D0BWP)     0.08 *     1.81 r
  out1_node1_reg[20]/D (EDFQD1BWP)                        0.00 *     1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.15       9.85
  out1_node1_reg[20]/CP (EDFQD1BWP)                       0.00       9.85 r
  library setup time                                     -0.04       9.81
  data required time                                                 9.81
  --------------------------------------------------------------------------
  data required time                                                 9.81
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        8.00


1
