Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma --output-directory=F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu --report-file=bsf:F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu\mcu.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CEFA9F23I7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu.qsys --remove-qsys-generate-warning
Progress: Loading ad9361_fdd_1R1T_BPSK_cdma/mcu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu_0 [altera_nios2_qsys 14.1]
Progress: Parameterizing module cpu_0
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 14.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_addr [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_addr
Progress: Adding pio_clk [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_clk
Progress: Adding pio_ctr_out [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_ctr_out
Progress: Adding pio_data [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_data
Progress: Adding pio_reset [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_reset
Progress: Adding pio_spi_clk [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_spi_clk
Progress: Adding pio_spi_di [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_spi_di
Progress: Adding pio_spi_do [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_spi_do
Progress: Adding pio_spi_le [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_spi_le
Progress: Adding uart [altera_avalon_uart 14.1]
Progress: Parameterizing module uart
Progress: Adding uart_0 [altera_avalon_uart 14.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mcu.cpu_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: mcu.cpu_0: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: mcu.pio_spi_di: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma --output-directory=F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu\synthesis --file-set=QUARTUS_SYNTH --report-file=html:F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu\mcu.html --report-file=sopcinfo:F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu.sopcinfo --report-file=cmp:F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu\mcu.cmp --report-file=qip:F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu\synthesis\mcu.qip --report-file=svd:F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu\synthesis\mcu.svd --report-file=regmap:F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu\synthesis\mcu.regmap --report-file=xml:F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu\mcu.xml --report-file=debuginfo:F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu\synthesis\mcu.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CEFA9F23I7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=F:\FPAGPROJECT\quartus14v1\ad9361_fdd_1R1T_BPSK_cdma\mcu.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading ad9361_fdd_1R1T_BPSK_cdma/mcu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu_0 [altera_nios2_qsys 14.1]
Progress: Parameterizing module cpu_0
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 14.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_addr [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_addr
Progress: Adding pio_clk [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_clk
Progress: Adding pio_ctr_out [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_ctr_out
Progress: Adding pio_data [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_data
Progress: Adding pio_reset [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_reset
Progress: Adding pio_spi_clk [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_spi_clk
Progress: Adding pio_spi_di [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_spi_di
Progress: Adding pio_spi_do [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_spi_do
Progress: Adding pio_spi_le [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_spi_le
Progress: Adding uart [altera_avalon_uart 14.1]
Progress: Parameterizing module uart
Progress: Adding uart_0 [altera_avalon_uart 14.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mcu.cpu_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: mcu.cpu_0: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: mcu.pio_spi_di: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mcu: Generating mcu "mcu" for QUARTUS_SYNTH
Warning: mcu: "No matching role found for epcs_flash_controller_0:epcs_control_port:dataavailable (dataavailable)"
Warning: mcu: "No matching role found for epcs_flash_controller_0:epcs_control_port:endofpacket (endofpacket)"
Warning: mcu: "No matching role found for epcs_flash_controller_0:epcs_control_port:readyfordata (readyfordata)"
Warning: mcu: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: mcu: "No matching role found for uart:s1:readyfordata (readyfordata)"
Warning: mcu: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: mcu: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: cpu_0: Starting RTL generation for module 'mcu_cpu_0'
Info: cpu_0:   Generation command is [exec D:/altera/14.1/quartus/bin64/eperlcmd.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=mcu_cpu_0 --dir=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0001_cpu_0_gen/ --quartus_bindir=D:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0001_cpu_0_gen//mcu_cpu_0_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu_0: # 2015.09.22 13:56:37 (*) Starting Nios II generation
Info: cpu_0: # 2015.09.22 13:56:38 (*)   Checking for plaintext license.
Info: cpu_0: # 2015.09.22 13:56:41 (*)   Plaintext license not found.
Info: cpu_0: # 2015.09.22 13:56:41 (*)   Checking for encrypted license (non-evaluation).
Info: cpu_0: # 2015.09.22 13:56:44 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu_0: # 2015.09.22 13:56:44 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2015.09.22 13:56:44 (*)   Creating all objects for CPU
Info: cpu_0: # 2015.09.22 13:56:45 (*)     Pipeline frontend
Info: cpu_0: # 2015.09.22 13:56:48 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2015.09.22 13:56:52 (*)   Creating encrypted RTL
Info: cpu_0: # 2015.09.22 13:56:53 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'mcu_cpu_0'
Info: cpu_0: "mcu" instantiated altera_nios2_qsys "cpu_0"
Info: epcs_flash_controller_0: Starting RTL generation for module 'mcu_epcs_flash_controller_0'
Info: epcs_flash_controller_0:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=mcu_epcs_flash_controller_0 --dir=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0002_epcs_flash_controller_0_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0002_epcs_flash_controller_0_gen//mcu_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash_controller_0: Done RTL generation for module 'mcu_epcs_flash_controller_0'
Info: epcs_flash_controller_0: "mcu" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller_0"
Info: onchip_memory2_0: Starting RTL generation for module 'mcu_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mcu_onchip_memory2_0 --dir=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0003_onchip_memory2_0_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0003_onchip_memory2_0_gen//mcu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'mcu_onchip_memory2_0'
Info: onchip_memory2_0: "mcu" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_addr: Starting RTL generation for module 'mcu_pio_addr'
Info: pio_addr:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mcu_pio_addr --dir=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0004_pio_addr_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0004_pio_addr_gen//mcu_pio_addr_component_configuration.pl  --do_build_sim=0  ]
Info: pio_addr: Done RTL generation for module 'mcu_pio_addr'
Info: pio_addr: "mcu" instantiated altera_avalon_pio "pio_addr"
Info: pio_clk: Starting RTL generation for module 'mcu_pio_clk'
Info: pio_clk:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mcu_pio_clk --dir=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0005_pio_clk_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0005_pio_clk_gen//mcu_pio_clk_component_configuration.pl  --do_build_sim=0  ]
Info: pio_clk: Done RTL generation for module 'mcu_pio_clk'
Info: pio_clk: "mcu" instantiated altera_avalon_pio "pio_clk"
Info: pio_data: Starting RTL generation for module 'mcu_pio_data'
Info: pio_data:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mcu_pio_data --dir=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0006_pio_data_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0006_pio_data_gen//mcu_pio_data_component_configuration.pl  --do_build_sim=0  ]
Info: pio_data: Done RTL generation for module 'mcu_pio_data'
Info: pio_data: "mcu" instantiated altera_avalon_pio "pio_data"
Info: pio_spi_di: Starting RTL generation for module 'mcu_pio_spi_di'
Info: pio_spi_di:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mcu_pio_spi_di --dir=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0007_pio_spi_di_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0007_pio_spi_di_gen//mcu_pio_spi_di_component_configuration.pl  --do_build_sim=0  ]
Info: pio_spi_di: Done RTL generation for module 'mcu_pio_spi_di'
Info: pio_spi_di: "mcu" instantiated altera_avalon_pio "pio_spi_di"
Info: uart: Starting RTL generation for module 'mcu_uart'
Info: uart:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mcu_uart --dir=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0008_uart_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0008_uart_gen//mcu_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'mcu_uart'
Info: uart: "mcu" instantiated altera_avalon_uart "uart"
Info: uart_0: Starting RTL generation for module 'mcu_uart_0'
Info: uart_0:   Generation command is [exec D:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I D:/altera/14.1/quartus/bin64/perl/lib -I D:/altera/14.1/quartus/sopc_builder/bin/europa -I D:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/14.1/quartus/sopc_builder/bin -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mcu_uart_0 --dir=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0009_uart_0_gen/ --quartus_dir=D:/altera/14.1/quartus --verilog --config=C:/Users/123/AppData/Local/Temp/alt6700_5835479765918534212.dir/0009_uart_0_gen//mcu_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'mcu_uart_0'
Info: uart_0: "mcu" instantiated altera_avalon_uart "uart_0"
Info: mm_interconnect_0: "mcu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "mcu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "mcu" instantiated altera_reset_controller "rst_controller"
Info: cpu_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_data_master_translator"
Info: epcs_flash_controller_0_epcs_control_port_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "epcs_flash_controller_0_epcs_control_port_translator"
Info: cpu_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_data_master_agent"
Info: epcs_flash_controller_0_epcs_control_port_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "epcs_flash_controller_0_epcs_control_port_agent"
Info: epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cpu_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_0_instruction_master_limiter"
Info: Reusing file F:/FPAGPROJECT/quartus14v1/ad9361_fdd_1R1T_BPSK_cdma/mcu/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file F:/FPAGPROJECT/quartus14v1/ad9361_fdd_1R1T_BPSK_cdma/mcu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/FPAGPROJECT/quartus14v1/ad9361_fdd_1R1T_BPSK_cdma/mcu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file F:/FPAGPROJECT/quartus14v1/ad9361_fdd_1R1T_BPSK_cdma/mcu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: mcu: Done "mcu" with 31 modules, 51 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
