
---------- Begin Simulation Statistics ----------
final_tick                               139935426500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196414                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711880                       # Number of bytes of host memory used
host_op_rate                                   261939                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1274.32                       # Real time elapsed on the host
host_tick_rate                              109812105                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250293268                       # Number of instructions simulated
sim_ops                                     333793006                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.139935                       # Number of seconds simulated
sim_ticks                                139935426500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 149812881                       # number of cc regfile reads
system.cpu.cc_regfile_writes                140532679                       # number of cc regfile writes
system.cpu.committedInsts                   250293268                       # Number of Instructions Simulated
system.cpu.committedOps                     333793006                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.118172                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.118172                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     42660                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    25105                       # number of floating regfile writes
system.cpu.idleCycles                          271986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2224304                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 28592560                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.526594                       # Inst execution rate
system.cpu.iew.exec_refs                    149067755                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   22091227                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                51180705                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             141274680                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                547                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27720134                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           499058716                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             126976528                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6192921                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             427249122                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 340665                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                309351                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2090339                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                924615                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5802                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1125603                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1098701                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 543387649                       # num instructions consuming a value
system.cpu.iew.wb_count                     422661278                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.648126                       # average fanout of values written-back
system.cpu.iew.wb_producers                 352183907                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.510201                       # insts written-back per cycle
system.cpu.iew.wb_sent                      424357367                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                737407383                       # number of integer regfile reads
system.cpu.int_regfile_writes               370984438                       # number of integer regfile writes
system.cpu.ipc                               0.894317                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.894317                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1899983      0.44%      0.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             277772657     64.09%     64.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9673      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3222      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2562      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 928      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1517      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 5269      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4430      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2829      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                786      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              38      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             21      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            131033314     30.23%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22684966      5.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           12054      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7788      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              433442043                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   52516                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               93515                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        35110                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              87103                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    74702880                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.172348                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                47713788     63.87%     63.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   4862      0.01%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     821      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2307      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   883      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1076      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    298      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    69      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   16      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 8      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                8      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               22713271     30.40%     94.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4257052      5.70%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3177      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5232      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              506192424                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1227240074                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    422626168                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         664242855                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  499057857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 433442043                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 859                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       165265703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           6147755                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            145                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    249394559                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     279598868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.550228                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.891882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           145113617     51.90%     51.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            20373861      7.29%     59.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            22801406      8.16%     67.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            33642451     12.03%     79.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            28120224     10.06%     89.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            23306111      8.34%     97.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6174740      2.21%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               53538      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12920      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       279598868                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.548722                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           5344713                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2267196                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            141274680                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27720134                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               788124103                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                        279870854                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   107                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1472650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2946833                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                44248601                       # Number of BP lookups
system.cpu.branchPred.condPredicted          37074978                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2093893                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             21435631                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                21349885                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.599984                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  814531                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          530959                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             431867                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            99092                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        26220                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       156928602                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             714                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2085011                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    258536953                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.291084                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.490834                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       178631045     69.09%     69.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        20045699      7.75%     76.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12321254      4.77%     81.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9766548      3.78%     85.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5029825      1.95%     87.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4960652      1.92%     89.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2904963      1.12%     90.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1562919      0.60%     90.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        23314048      9.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    258536953                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            250293268                       # Number of instructions committed
system.cpu.commit.opsCommitted              333793006                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   116264697                       # Number of memory references committed
system.cpu.commit.loads                      96673766                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         230                       # Number of memory barriers committed
system.cpu.commit.branches                   24140726                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      25653                       # Number of committed floating point instructions.
system.cpu.commit.integer                   332270433                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                342214                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1002387      0.30%      0.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    216501415     64.86%     65.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         9589      0.00%     65.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         3019      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         1034      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          656      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1306      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2731      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2982      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2504      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          680      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     96667297     28.96%     94.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     19584263      5.87%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         6469      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6668      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    333793006                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      23314048                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    138327659                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        138327659                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    138327659                       # number of overall hits
system.cpu.dcache.overall_hits::total       138327659                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1906765                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1906765                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1906765                       # number of overall misses
system.cpu.dcache.overall_misses::total       1906765                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 146531832828                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 146531832828                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 146531832828                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 146531832828                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    140234424                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    140234424                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    140234424                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    140234424                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013597                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013597                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013597                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013597                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76848.396540                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76848.396540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76848.396540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76848.396540                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       741133                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1367207                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             41848                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15054                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.710118                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.820181                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1468481                       # number of writebacks
system.cpu.dcache.writebacks::total           1468481                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       437256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       437256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       437256                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       437256                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1469509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1469509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1469509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1469509                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 117556772328                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 117556772328                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 117556772328                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 117556772328                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010479                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010479                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010479                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010479                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79997.313612                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79997.313612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79997.313612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79997.313612                       # average overall mshr miss latency
system.cpu.dcache.replacements                1468481                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    118985234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       118985234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1656062                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1656062                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 127735778000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 127735778000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    120641296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    120641296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77132.243841                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77132.243841                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       437171                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       437171                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1218891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1218891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  99013938500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  99013938500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81232.807938                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81232.807938                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19342425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19342425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       250703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       250703                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18796054828                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18796054828                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     19593128                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19593128                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74973.394128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74973.394128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       250618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       250618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18542833828                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18542833828                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73988.435898                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73988.435898                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.533957                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           139797175                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1469505                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             95.132153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.533957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999545                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999545                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          567                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         281938353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        281938353                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 13060371                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             153553732                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  97809976                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              13084450                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2090339                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             18776097                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  9933                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              525950852                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              17708904                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   126826783                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22093425                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        270089                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        290457                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2131147                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      438163469                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    44248601                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           22596283                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     275359653                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4199738                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  752                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7006                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          424                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 113831251                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3359                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          279598868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.105354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.682630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                156100528     55.83%     55.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  7851624      2.81%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8247002      2.95%     61.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 14945876      5.35%     66.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 21674930      7.75%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 25907401      9.27%     83.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 22953920      8.21%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  9829498      3.52%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 12088089      4.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            279598868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.158104                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.565592                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    113825089                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        113825089                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    113825089                       # number of overall hits
system.cpu.icache.overall_hits::total       113825089                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6161                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6161                       # number of overall misses
system.cpu.icache.overall_misses::total          6161                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    375210499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    375210499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    375210499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    375210499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    113831250                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    113831250                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    113831250                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    113831250                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60900.908781                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60900.908781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60900.908781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60900.908781                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          699                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    49.928571                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4164                       # number of writebacks
system.cpu.icache.writebacks::total              4164                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1483                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1483                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1483                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1483                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    302836999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    302836999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    302836999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    302836999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64736.425609                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64736.425609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64736.425609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64736.425609                       # average overall mshr miss latency
system.cpu.icache.replacements                   4164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    113825089                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       113825089                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6161                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    375210499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    375210499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    113831250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    113831250                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60900.908781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60900.908781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1483                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1483                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    302836999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    302836999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64736.425609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64736.425609                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.867380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           113829767                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24332.998504                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.867380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         227667178                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        227667178                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   113832116                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1253                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     6179511                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                44600914                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                17262                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5802                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8129203                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   93                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  54942                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 139935426500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2090339                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 24151573                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               107196713                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8521                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  99245256                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              46906466                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              507627881                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               8754110                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2566570                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                8468098                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3286006                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               28772030                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         1820350                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           618689293                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1358963483                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                910644243                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     82306                       # Number of floating rename lookups
system.cpu.rename.committedMaps             407208500                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                211480784                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     430                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 393                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  39213691                       # count of insts added to the skid buffer
system.cpu.rob.reads                        725933710                       # The number of ROB reads
system.cpu.rob.writes                      1002547434                       # The number of ROB writes
system.cpu.thread_0.numInsts                250293268                       # Number of Instructions committed
system.cpu.thread_0.numOps                  333793006                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   1465658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1432387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002934879000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        88462                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        88462                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3912358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1379537                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1474178                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1472639                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1474178                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1472639                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  37318                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6981                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1474178                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1472639                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  927031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  307779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   51361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   38971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   24626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   11458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   22938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  60749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  83090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  84629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  88544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  91320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  93045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 102508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  91508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  90068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  88742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  88854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        88462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.242658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.065395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.817297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          88338     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           120      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88462                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.568007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.528994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.213911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            68152     77.04%     77.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2335      2.64%     79.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10527     11.90%     91.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5252      5.94%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1206      1.36%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              499      0.56%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              271      0.31%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              107      0.12%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               16      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                4      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               11      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88462                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 2388352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                94347392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94248896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    674.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    673.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  139935421000                       # Total gap between requests
system.mem_ctrls.avgGap                      47486.97                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       286272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     91672768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93800896                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2045743.577306351624                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 655107647.097499012947                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 670315575.877420902252                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4673                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1469505                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1472639                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    157713500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  70269318000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3428798761250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33749.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     47818.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2328336.25                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       299072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     94048320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      94347392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       299072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       299072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     39989824                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     39989824                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4673                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1469505                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1474178                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       624841                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        624841                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2137214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    672083706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        674220920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2137214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2137214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    285773410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       285773410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    285773410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2137214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    672083706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       959994330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1436860                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1465639                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       108414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       100229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        91345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        87324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        83185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        83417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        80594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        91083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        82700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        90094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        78927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        93780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        80526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        99337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       110551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       102412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        95815                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        93005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        89607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        83993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        84358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        81599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        84403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        94523                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        91657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        82857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        95131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        81809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       100929                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             43485906500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7184300000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        70427031500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                30264.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           49014.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              618163                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             884452                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            43.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1399879                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   132.696543                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.506510                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   140.385118                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       806294     57.60%     57.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       427194     30.52%     88.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        90521      6.47%     94.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        27581      1.97%     96.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        22539      1.61%     98.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         5808      0.41%     98.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3878      0.28%     98.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2533      0.18%     99.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13531      0.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1399879                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              91959040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93800896                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              657.153391                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              670.315576                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      5017713540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2666966610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5199819240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3869794800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11046310080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  56562763830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6103403040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   90466771140                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   646.489409                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  15349532000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4672720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 119913174500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4977458220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2645574195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5059361160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3780840780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11046310080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  56617740330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   6057107040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   90184391805                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   644.471483                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  15243534250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4672720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 120019172250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1223561                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       624841                       # Transaction distribution
system.membus.trans_dist::WritebackClean       847804                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            250622                       # Transaction distribution
system.membus.trans_dist::ReadExResp           250622                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1218883                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port        13515                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total        13515                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      4407495                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total      4407495                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4421010                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       565568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       565568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    188031104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total    188031104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188596672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoopTraffic                        320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1474187                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000010                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003190                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1474172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1474187                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 139935426500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          9084226750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24856250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         7937631750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
