{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754166320595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754166320595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  2 16:25:20 2025 " "Processing started: Sat Aug  2 16:25:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754166320595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754166320595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754166320595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754166320830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754166320830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.sv 1 1 " "Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Buffered_Systolic_Array/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754166325938 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1754166325938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1754166325939 ""}
{ "Warning" "WSGN_SEARCH_FILE" "systolic_module.sv 1 1 " "Using design file systolic_module.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_module " "Found entity 1: systolic_module" {  } { { "systolic_module.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Buffered_Systolic_Array/systolic_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754166326069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1754166326069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_module systolic_module:dut " "Elaborating entity \"systolic_module\" for hierarchy \"systolic_module:dut\"" {  } { { "top.sv" "dut" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Buffered_Systolic_Array/top.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754166326069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addressable_double_buffer.sv 1 1 " "Using design file addressable_double_buffer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addressable_double_buffer " "Found entity 1: addressable_double_buffer" {  } { { "addressable_double_buffer.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Buffered_Systolic_Array/addressable_double_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754166326197 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1754166326197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressable_double_buffer systolic_module:dut\|addressable_double_buffer:top_buf " "Elaborating entity \"addressable_double_buffer\" for hierarchy \"systolic_module:dut\|addressable_double_buffer:top_buf\"" {  } { { "systolic_module.sv" "top_buf" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Buffered_Systolic_Array/systolic_module.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754166326198 ""}
{ "Warning" "WSGN_SEARCH_FILE" "systolic_array.sv 1 1 " "Using design file systolic_array.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array " "Found entity 1: systolic_array" {  } { { "systolic_array.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Buffered_Systolic_Array/systolic_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754166326206 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1754166326206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolic_array systolic_module:dut\|systolic_array:sys_array " "Elaborating entity \"systolic_array\" for hierarchy \"systolic_module:dut\|systolic_array:sys_array\"" {  } { { "systolic_module.sv" "sys_array" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Buffered_Systolic_Array/systolic_module.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754166326207 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "acc_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"acc_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1754166326214 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "right_wires " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"right_wires\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1754166326214 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bottom_wires " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bottom_wires\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1754166326214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mac_cell.sv 1 1 " "Using design file mac_cell.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mac_cell " "Found entity 1: mac_cell" {  } { { "mac_cell.sv" "" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Buffered_Systolic_Array/mac_cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754166326219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1754166326219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_cell systolic_module:dut\|systolic_array:sys_array\|mac_cell:row\[0\].col\[0\].mac_inst " "Elaborating entity \"mac_cell\" for hierarchy \"systolic_module:dut\|systolic_array:sys_array\|mac_cell:row\[0\].col\[0\].mac_inst\"" {  } { { "systolic_array.sv" "row\[0\].col\[0\].mac_inst" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Buffered_Systolic_Array/systolic_array.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754166326220 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "acc_out_flat dut " "Port \"acc_out_flat\" does not exist in macrofunction \"dut\"" {  } { { "top.sv" "dut" { Text "C:/Projects/Neural-Processing-Unit/Quartus_Files/Buffered_Systolic_Array/top.sv" 64 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754166326421 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1754166326429 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754166326502 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug  2 16:25:26 2025 " "Processing ended: Sat Aug  2 16:25:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754166326502 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754166326502 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754166326502 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754166326502 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754166327106 ""}
