Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41b476d53ff2428cbf19a61e46e28843 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_improved_behav xil_defaultlib.ALU_tb_improved xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-3980] File "D:/University/Semester_07/CS4363_Hardware_Description_Languages/Labs/Lab2/Design_files/tb_alu_improved.sv" Line 10 : The SystemVerilog feature "Covergroup" is not supported yet for simulation.
