[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitPorts2/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 109
LIB: work
FILE: ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv
n<> u<108> t<Top_level_rule> c<1> l<1:1> el<16:1>
  n<> u<1> t<Null_rule> p<108> s<107> l<1:1>
  n<> u<107> t<Source_text> p<108> c<53> l<1:1> el<15:10>
    n<> u<53> t<Description> p<107> c<52> s<106> l<1:1> el<8:10>
      n<> u<52> t<Module_declaration> p<53> c<5> l<1:1> el<8:10>
        n<> u<5> t<Module_nonansi_header> p<52> c<2> s<18> l<1:1> el<1:19>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<implicit> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:16>
          n<> u<4> t<List_of_ports> p<5> l<1:16> el<1:18>
        n<> u<18> t<Module_item> p<52> c<17> s<30> l<2:3> el<2:11>
          n<> u<17> t<Non_port_module_item> p<18> c<16> l<2:3> el<2:11>
            n<> u<16> t<Module_or_generate_item> p<17> c<15> l<2:3> el<2:11>
              n<> u<15> t<Module_common_item> p<16> c<14> l<2:3> el<2:11>
                n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<2:3> el<2:11>
                  n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<2:3> el<2:11>
                    n<> u<12> t<Data_declaration> p<13> c<11> l<2:3> el<2:11>
                      n<> u<11> t<Variable_declaration> p<12> c<7> l<2:3> el<2:11>
                        n<> u<7> t<Data_type> p<11> c<6> s<10> l<2:3> el<2:6>
                          n<> u<6> t<IntVec_TypeReg> p<7> l<2:3> el<2:6>
                        n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<2:7> el<2:10>
                          n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<2:7> el<2:10>
                            n<clk> u<8> t<StringConst> p<9> l<2:7> el<2:10>
        n<> u<30> t<Module_item> p<52> c<29> s<50> l<3:3> el<3:10>
          n<> u<29> t<Non_port_module_item> p<30> c<28> l<3:3> el<3:10>
            n<> u<28> t<Module_or_generate_item> p<29> c<27> l<3:3> el<3:10>
              n<> u<27> t<Module_common_item> p<28> c<26> l<3:3> el<3:10>
                n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<3:3> el<3:10>
                  n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<3:3> el<3:10>
                    n<> u<24> t<Net_declaration> p<25> c<19> l<3:3> el<3:10>
                      n<> u<19> t<NetType_Wire> p<24> s<20> l<3:3> el<3:7>
                      n<> u<20> t<Data_type_or_implicit> p<24> s<23> l<3:8> el<3:8>
                      n<> u<23> t<List_of_net_decl_assignments> p<24> c<22> l<3:8> el<3:9>
                        n<> u<22> t<Net_decl_assignment> p<23> c<21> l<3:8> el<3:9>
                          n<q> u<21> t<StringConst> p<22> l<3:8> el<3:9>
        n<> u<50> t<Module_item> p<52> c<49> s<51> l<6:3> el<6:20>
          n<> u<49> t<Non_port_module_item> p<50> c<48> l<6:3> el<6:20>
            n<> u<48> t<Module_or_generate_item> p<49> c<47> l<6:3> el<6:20>
              n<> u<47> t<Module_instantiation> p<48> c<31> l<6:3> el<6:20>
                n<dff> u<31> t<StringConst> p<47> s<46> l<6:3> el<6:6>
                n<> u<46> t<Hierarchical_instance> p<47> c<33> l<6:7> el<6:19>
                  n<> u<33> t<Name_of_instance> p<46> c<32> s<45> l<6:7> el<6:9>
                    n<u0> u<32> t<StringConst> p<33> l<6:7> el<6:9>
                  n<> u<45> t<List_of_port_connections> p<46> c<38> l<6:12> el<6:18>
                    n<> u<38> t<Ordered_port_connection> p<45> c<37> s<39> l<6:12> el<6:13>
                      n<> u<37> t<Expression> p<38> c<36> l<6:12> el<6:13>
                        n<> u<36> t<Primary> p<37> c<35> l<6:12> el<6:13>
                          n<> u<35> t<Primary_literal> p<36> c<34> l<6:12> el<6:13>
                            n<q> u<34> t<StringConst> p<35> l<6:12> el<6:13>
                    n<> u<39> t<Ordered_port_connection> p<45> s<44> l<6:14> el<6:14>
                    n<> u<44> t<Ordered_port_connection> p<45> c<43> l<6:15> el<6:18>
                      n<> u<43> t<Expression> p<44> c<42> l<6:15> el<6:18>
                        n<> u<42> t<Primary> p<43> c<41> l<6:15> el<6:18>
                          n<> u<41> t<Primary_literal> p<42> c<40> l<6:15> el<6:18>
                            n<clk> u<40> t<StringConst> p<41> l<6:15> el<6:18>
        n<> u<51> t<ENDMODULE> p<52> l<8:1> el<8:10>
    n<> u<106> t<Description> p<107> c<105> l<11:1> el<15:10>
      n<> u<105> t<Module_declaration> p<106> c<75> l<11:1> el<15:10>
        n<> u<75> t<Module_nonansi_header> p<105> c<54> s<82> l<11:1> el<11:28>
          n<module> u<54> t<Module_keyword> p<75> s<55> l<11:1> el<11:7>
          n<dff> u<55> t<StringConst> p<75> s<74> l<11:8> el<11:11>
          n<> u<74> t<List_of_ports> p<75> c<61> l<11:12> el<11:27>
            n<> u<61> t<Port> p<74> c<60> s<67> l<11:13> el<11:14>
              n<> u<60> t<Port_expression> p<61> c<59> l<11:13> el<11:14>
                n<> u<59> t<Port_reference> p<60> c<56> l<11:13> el<11:14>
                  n<q> u<56> t<StringConst> p<59> s<58> l<11:13> el<11:14>
                  n<> u<58> t<Constant_select> p<59> c<57> l<11:14> el<11:14>
                    n<> u<57> t<Constant_bit_select> p<58> l<11:14> el<11:14>
            n<> u<67> t<Port> p<74> c<66> s<73> l<11:16> el<11:21>
              n<> u<66> t<Port_expression> p<67> c<65> l<11:16> el<11:21>
                n<> u<65> t<Port_reference> p<66> c<62> l<11:16> el<11:21>
                  n<q_bar> u<62> t<StringConst> p<65> s<64> l<11:16> el<11:21>
                  n<> u<64> t<Constant_select> p<65> c<63> l<11:21> el<11:21>
                    n<> u<63> t<Constant_bit_select> p<64> l<11:21> el<11:21>
            n<> u<73> t<Port> p<74> c<72> l<11:23> el<11:26>
              n<> u<72> t<Port_expression> p<73> c<71> l<11:23> el<11:26>
                n<> u<71> t<Port_reference> p<72> c<68> l<11:23> el<11:26>
                  n<clk> u<68> t<StringConst> p<71> s<70> l<11:23> el<11:26>
                  n<> u<70> t<Constant_select> p<71> c<69> l<11:26> el<11:26>
                    n<> u<69> t<Constant_bit_select> p<70> l<11:26> el<11:26>
        n<> u<82> t<Module_item> p<105> c<81> s<90> l<12:3> el<12:13>
          n<> u<81> t<Port_declaration> p<82> c<80> l<12:3> el<12:12>
            n<> u<80> t<Input_declaration> p<81> c<77> l<12:3> el<12:12>
              n<> u<77> t<Net_port_type> p<80> c<76> s<79> l<12:9> el<12:9>
                n<> u<76> t<Data_type_or_implicit> p<77> l<12:9> el<12:9>
              n<> u<79> t<List_of_port_identifiers> p<80> c<78> l<12:9> el<12:12>
                n<clk> u<78> t<StringConst> p<79> l<12:9> el<12:12>
        n<> u<90> t<Module_item> p<105> c<89> s<103> l<13:3> el<13:19>
          n<> u<89> t<Port_declaration> p<90> c<88> l<13:3> el<13:18>
            n<> u<88> t<Output_declaration> p<89> c<84> l<13:3> el<13:18>
              n<> u<84> t<Net_port_type> p<88> c<83> s<87> l<13:10> el<13:10>
                n<> u<83> t<Data_type_or_implicit> p<84> l<13:10> el<13:10>
              n<> u<87> t<List_of_port_identifiers> p<88> c<85> l<13:10> el<13:18>
                n<q> u<85> t<StringConst> p<87> s<86> l<13:10> el<13:11>
                n<q_bar> u<86> t<StringConst> p<87> l<13:13> el<13:18>
        n<> u<103> t<Module_item> p<105> c<102> s<104> l<14:3> el<14:9>
          n<> u<102> t<Non_port_module_item> p<103> c<101> l<14:3> el<14:9>
            n<> u<101> t<Module_or_generate_item> p<102> c<100> l<14:3> el<14:9>
              n<> u<100> t<Module_common_item> p<101> c<99> l<14:3> el<14:9>
                n<> u<99> t<Module_or_generate_item_declaration> p<100> c<98> l<14:3> el<14:9>
                  n<> u<98> t<Package_or_generate_item_declaration> p<99> c<97> l<14:3> el<14:9>
                    n<> u<97> t<Data_declaration> p<98> c<96> l<14:3> el<14:9>
                      n<> u<96> t<Variable_declaration> p<97> c<92> l<14:3> el<14:9>
                        n<> u<92> t<Data_type> p<96> c<91> s<95> l<14:3> el<14:6>
                          n<> u<91> t<IntVec_TypeReg> p<92> l<14:3> el<14:6>
                        n<> u<95> t<List_of_variable_decl_assignments> p<96> c<94> l<14:7> el<14:8>
                          n<> u<94> t<Variable_decl_assignment> p<95> c<93> l<14:7> el<14:8>
                            n<q> u<93> t<StringConst> p<94> l<14:7> el<14:8>
        n<> u<104> t<ENDMODULE> p<105> l<15:1> el<15:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv:1:1: No timescale set for "implicit".
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv:11:1: No timescale set for "dff".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv:11:1: Compile module "work@dff".
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv:1:1: Compile module "work@implicit".
[NTE:CP0309] ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv:11:16: Implicit port type (wire) for "q_bar".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
LogicNet                                               6
LogicTypespec                                          3
Module                                                 2
ModuleTypespec                                         1
Port                                                   5
RefModule                                              1
RefObj                                                 2
RefTypespec                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitPorts2/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dff
  |vpiTypedef:
  \_LogicTypespec: , line:14:3, endln:14:6
    |vpiParent:
    \_Module: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
  |vpiImportTypespec:
  \_LogicNet: (work@dff.clk), line:12:9, endln:12:12
    |vpiParent:
    \_Module: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:clk
    |vpiFullName:work@dff.clk
  |vpiImportTypespec:
  \_LogicNet: (work@dff.q), line:13:10, endln:13:11
    |vpiParent:
    \_Module: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:q
    |vpiFullName:work@dff.q
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@dff.q_bar), line:13:13, endln:13:18
    |vpiParent:
    \_Module: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:q_bar
    |vpiFullName:work@dff.q_bar
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:3, endln:14:6
  |vpiImportTypespec:
  \_LogicNet: (work@dff.q), line:14:7, endln:14:8
    |vpiParent:
    \_Module: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@dff.q), line:14:3, endln:14:6
      |vpiParent:
      \_LogicNet: (work@dff.q), line:14:7, endln:14:8
      |vpiFullName:work@dff.q
      |vpiActual:
      \_LogicTypespec: , line:14:3, endln:14:6
    |vpiName:q
    |vpiFullName:work@dff.q
    |vpiNetType:48
  |vpiDefName:work@dff
  |vpiNet:
  \_LogicNet: (work@dff.clk), line:12:9, endln:12:12
  |vpiNet:
  \_LogicNet: (work@dff.q), line:13:10, endln:13:11
  |vpiNet:
  \_LogicNet: (work@dff.q_bar), line:13:13, endln:13:18
  |vpiNet:
  \_LogicNet: (work@dff.q), line:14:7, endln:14:8
  |vpiPort:
  \_Port: (q), line:11:13, endln:11:14
    |vpiParent:
    \_Module: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:q
    |vpiDirection:2
  |vpiPort:
  \_Port: (q_bar), line:11:16, endln:11:21
    |vpiParent:
    \_Module: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:q_bar
    |vpiDirection:2
  |vpiPort:
  \_Port: (clk), line:11:23, endln:11:26
    |vpiParent:
    \_Module: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiName:clk
    |vpiDirection:1
|vpiAllModules:
\_Module: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@implicit
  |vpiTypedef:
  \_ModuleTypespec: (dff), line:6:3, endln:6:6
    |vpiParent:
    \_Module: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
    |vpiName:dff
  |vpiTypedef:
  \_LogicTypespec: , line:2:3, endln:2:6
    |vpiParent:
    \_Module: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:3, endln:3:7
    |vpiParent:
    \_Module: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
  |vpiImportTypespec:
  \_ModuleTypespec: (dff), line:6:3, endln:6:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:3, endln:2:6
  |vpiImportTypespec:
  \_LogicNet: (work@implicit.clk), line:2:7, endln:2:10
    |vpiParent:
    \_Module: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@implicit.clk), line:2:3, endln:2:6
      |vpiParent:
      \_LogicNet: (work@implicit.clk), line:2:7, endln:2:10
      |vpiFullName:work@implicit.clk
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:6
    |vpiName:clk
    |vpiFullName:work@implicit.clk
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:3, endln:3:7
  |vpiImportTypespec:
  \_LogicNet: (work@implicit.q), line:3:8, endln:3:9
    |vpiParent:
    \_Module: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@implicit.q), line:3:3, endln:3:7
      |vpiParent:
      \_LogicNet: (work@implicit.q), line:3:8, endln:3:9
      |vpiFullName:work@implicit.q
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:7
    |vpiName:q
    |vpiFullName:work@implicit.q
    |vpiNetType:1
  |vpiDefName:work@implicit
  |vpiNet:
  \_LogicNet: (work@implicit.clk), line:2:7, endln:2:10
  |vpiNet:
  \_LogicNet: (work@implicit.q), line:3:8, endln:3:9
  |vpiRefModule:
  \_RefModule: work@dff (u0), line:6:3, endln:6:6
    |vpiParent:
    \_Module: work@implicit (work@implicit), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:1:1, endln:8:10
    |vpiName:u0
    |vpiDefName:work@dff
    |vpiActual:
    \_Module: work@dff (work@dff), file:${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv, line:11:1, endln:15:10
    |vpiPort:
    \_Port: (q), line:6:12, endln:6:13
      |vpiParent:
      \_RefModule: work@dff (u0), line:6:3, endln:6:6
      |vpiName:q
      |vpiHighConn:
      \_RefObj: (work@implicit.u0.q.q), line:6:12, endln:6:13
        |vpiParent:
        \_Port: (q), line:6:12, endln:6:13
        |vpiName:q
        |vpiFullName:work@implicit.u0.q.q
        |vpiActual:
        \_LogicNet: (work@implicit.q), line:3:8, endln:3:9
    |vpiPort:
    \_Port: (clk), line:6:15, endln:6:18
      |vpiParent:
      \_RefModule: work@dff (u0), line:6:3, endln:6:6
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@implicit.u0.clk.clk), line:6:15, endln:6:18
        |vpiParent:
        \_Port: (clk), line:6:15, endln:6:18
        |vpiName:clk
        |vpiFullName:work@implicit.u0.clk.clk
        |vpiActual:
        \_LogicNet: (work@implicit.clk), line:2:7, endln:2:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1
