<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>OpenWSN Firmware: GPIO - Register accessor macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___g_p_i_o___register___accessor___macros.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">GPIO - Register accessor macros<div class="ingroups"><a class="el" href="group___g_p_i_o___peripheral.html">GPIO</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9a1866048e6b4643f38c8f1345b6ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PDOR)</td></tr>
<tr class="separator:ga9a1866048e6b4643f38c8f1345b6ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab745be6958ca2e22e2b475a611f473ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PSOR)</td></tr>
<tr class="separator:gab745be6958ca2e22e2b475a611f473ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e0b9004936c347bd4728e34a5bd5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PCOR)</td></tr>
<tr class="separator:ga97e0b9004936c347bd4728e34a5bd5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6579b41a85fbb464dacde9472ad7d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PTOR)</td></tr>
<tr class="separator:gac6579b41a85fbb464dacde9472ad7d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c24da45995f7a27504c3789daae14ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PDIR)</td></tr>
<tr class="separator:ga2c24da45995f7a27504c3789daae14ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61dac233f8be25e95cd419eb79714a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PDDR)</td></tr>
<tr class="separator:ga61dac233f8be25e95cd419eb79714a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5a9a4e809579e68ae743d931312cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5c5a9a4e809579e68ae743d931312cc5">GPIOA_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5c5a9a4e809579e68ae743d931312cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89816040d1c6678e816aa3e7a7eef07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaa89816040d1c6678e816aa3e7a7eef07">GPIOA_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa89816040d1c6678e816aa3e7a7eef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b29d3effc6cd3f9b9a09fc163e93f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae6b29d3effc6cd3f9b9a09fc163e93f1">GPIOA_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:gae6b29d3effc6cd3f9b9a09fc163e93f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81578b02d0ebd91fae31edbf4bf355eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga81578b02d0ebd91fae31edbf4bf355eb">GPIOA_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:ga81578b02d0ebd91fae31edbf4bf355eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62064e1a5f0335045c827c9d92b4c374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga62064e1a5f0335045c827c9d92b4c374">GPIOA_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:ga62064e1a5f0335045c827c9d92b4c374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2be39e703dcb1fe73fba030d76b599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0e2be39e703dcb1fe73fba030d76b599">GPIOA_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0e2be39e703dcb1fe73fba030d76b599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff014fa695fbc756ee6eba97a48d7e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaff014fa695fbc756ee6eba97a48d7e71">GPIOB_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:gaff014fa695fbc756ee6eba97a48d7e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67241a97ba37003033da25d58e303e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga67241a97ba37003033da25d58e303e6e">GPIOB_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:ga67241a97ba37003033da25d58e303e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00572d96e1e34f87f5d034c83853285d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga00572d96e1e34f87f5d034c83853285d">GPIOB_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:ga00572d96e1e34f87f5d034c83853285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f636fe001f4048b0fa54531bee4aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga94f636fe001f4048b0fa54531bee4aa1">GPIOB_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:ga94f636fe001f4048b0fa54531bee4aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635096d5a65d0eaf83cb0ab9d1765899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga635096d5a65d0eaf83cb0ab9d1765899">GPIOB_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:ga635096d5a65d0eaf83cb0ab9d1765899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17731cc13bc4befb530a08cd48bfba80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga17731cc13bc4befb530a08cd48bfba80">GPIOB_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:ga17731cc13bc4befb530a08cd48bfba80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e16be0c2882156f81cf74667529fdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0e16be0c2882156f81cf74667529fdea">GPIOC_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0e16be0c2882156f81cf74667529fdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cc795a0fc8f90ec1d2614c71337a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae0cc795a0fc8f90ec1d2614c71337a89">GPIOC_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:gae0cc795a0fc8f90ec1d2614c71337a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f19499354a02352ac7d30883971b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaa0f19499354a02352ac7d30883971b1b">GPIOC_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa0f19499354a02352ac7d30883971b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68be8cbaeeb67cf02420bfadc15bf58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaf68be8cbaeeb67cf02420bfadc15bf58">GPIOC_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf68be8cbaeeb67cf02420bfadc15bf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4c3b42b0d5b702fcf122040a182ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga3b4c3b42b0d5b702fcf122040a182ee4">GPIOC_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3b4c3b42b0d5b702fcf122040a182ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0eafde882bb2f08c5fc3400d54ed26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaeb0eafde882bb2f08c5fc3400d54ed26">GPIOC_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:gaeb0eafde882bb2f08c5fc3400d54ed26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377b97adc7b2071fe68086e3e9d3cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5377b97adc7b2071fe68086e3e9d3cf2">GPIOD_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5377b97adc7b2071fe68086e3e9d3cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d36a23aa6c33daa2a3631314b89022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac0d36a23aa6c33daa2a3631314b89022">GPIOD_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:gac0d36a23aa6c33daa2a3631314b89022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a81d5586e51fa5a571a9f2fd8dedb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga8a81d5586e51fa5a571a9f2fd8dedb0b">GPIOD_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8a81d5586e51fa5a571a9f2fd8dedb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377d98699ff945b7e797db51a200c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5377d98699ff945b7e797db51a200c3f">GPIOD_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5377d98699ff945b7e797db51a200c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafea2d144bed07159065586f00ef1e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaafea2d144bed07159065586f00ef1e9c">GPIOD_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:gaafea2d144bed07159065586f00ef1e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275ff51c42c5210efa69cf21d3d16aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga275ff51c42c5210efa69cf21d3d16aa9">GPIOD_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:ga275ff51c42c5210efa69cf21d3d16aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd55005aebdd6c8348a69fc9961240e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0fd55005aebdd6c8348a69fc9961240e">GPIOE_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0fd55005aebdd6c8348a69fc9961240e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91dcbd2c6ae1b33cc222433e6c0d2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab91dcbd2c6ae1b33cc222433e6c0d2a5">GPIOE_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:gab91dcbd2c6ae1b33cc222433e6c0d2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47e95a0795236c55495e95b67dc6540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae47e95a0795236c55495e95b67dc6540">GPIOE_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:gae47e95a0795236c55495e95b67dc6540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6201794a479eb4530b4deedf9f7471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0d6201794a479eb4530b4deedf9f7471">GPIOE_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0d6201794a479eb4530b4deedf9f7471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12c5a1580446153a220ff5fadf052bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab12c5a1580446153a220ff5fadf052bd">GPIOE_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:gab12c5a1580446153a220ff5fadf052bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca5e050e0a711260b6d4dd0d3eabe76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga4ca5e050e0a711260b6d4dd0d3eabe76">GPIOE_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:ga4ca5e050e0a711260b6d4dd0d3eabe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1866048e6b4643f38c8f1345b6ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PDOR)</td></tr>
<tr class="separator:ga9a1866048e6b4643f38c8f1345b6ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab745be6958ca2e22e2b475a611f473ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PSOR)</td></tr>
<tr class="separator:gab745be6958ca2e22e2b475a611f473ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e0b9004936c347bd4728e34a5bd5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PCOR)</td></tr>
<tr class="separator:ga97e0b9004936c347bd4728e34a5bd5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6579b41a85fbb464dacde9472ad7d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PTOR)</td></tr>
<tr class="separator:gac6579b41a85fbb464dacde9472ad7d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c24da45995f7a27504c3789daae14ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PDIR)</td></tr>
<tr class="separator:ga2c24da45995f7a27504c3789daae14ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61dac233f8be25e95cd419eb79714a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(base)&#160;&#160;&#160;((base)-&gt;PDDR)</td></tr>
<tr class="separator:ga61dac233f8be25e95cd419eb79714a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5a9a4e809579e68ae743d931312cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5c5a9a4e809579e68ae743d931312cc5">GPIOA_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5c5a9a4e809579e68ae743d931312cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89816040d1c6678e816aa3e7a7eef07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaa89816040d1c6678e816aa3e7a7eef07">GPIOA_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa89816040d1c6678e816aa3e7a7eef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b29d3effc6cd3f9b9a09fc163e93f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae6b29d3effc6cd3f9b9a09fc163e93f1">GPIOA_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:gae6b29d3effc6cd3f9b9a09fc163e93f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81578b02d0ebd91fae31edbf4bf355eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga81578b02d0ebd91fae31edbf4bf355eb">GPIOA_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:ga81578b02d0ebd91fae31edbf4bf355eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62064e1a5f0335045c827c9d92b4c374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga62064e1a5f0335045c827c9d92b4c374">GPIOA_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:ga62064e1a5f0335045c827c9d92b4c374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2be39e703dcb1fe73fba030d76b599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0e2be39e703dcb1fe73fba030d76b599">GPIOA_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0e2be39e703dcb1fe73fba030d76b599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff014fa695fbc756ee6eba97a48d7e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaff014fa695fbc756ee6eba97a48d7e71">GPIOB_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:gaff014fa695fbc756ee6eba97a48d7e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67241a97ba37003033da25d58e303e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga67241a97ba37003033da25d58e303e6e">GPIOB_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:ga67241a97ba37003033da25d58e303e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00572d96e1e34f87f5d034c83853285d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga00572d96e1e34f87f5d034c83853285d">GPIOB_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:ga00572d96e1e34f87f5d034c83853285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f636fe001f4048b0fa54531bee4aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga94f636fe001f4048b0fa54531bee4aa1">GPIOB_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:ga94f636fe001f4048b0fa54531bee4aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635096d5a65d0eaf83cb0ab9d1765899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga635096d5a65d0eaf83cb0ab9d1765899">GPIOB_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:ga635096d5a65d0eaf83cb0ab9d1765899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17731cc13bc4befb530a08cd48bfba80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga17731cc13bc4befb530a08cd48bfba80">GPIOB_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td></tr>
<tr class="separator:ga17731cc13bc4befb530a08cd48bfba80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e16be0c2882156f81cf74667529fdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0e16be0c2882156f81cf74667529fdea">GPIOC_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0e16be0c2882156f81cf74667529fdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cc795a0fc8f90ec1d2614c71337a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae0cc795a0fc8f90ec1d2614c71337a89">GPIOC_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:gae0cc795a0fc8f90ec1d2614c71337a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f19499354a02352ac7d30883971b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaa0f19499354a02352ac7d30883971b1b">GPIOC_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:gaa0f19499354a02352ac7d30883971b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68be8cbaeeb67cf02420bfadc15bf58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaf68be8cbaeeb67cf02420bfadc15bf58">GPIOC_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:gaf68be8cbaeeb67cf02420bfadc15bf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4c3b42b0d5b702fcf122040a182ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga3b4c3b42b0d5b702fcf122040a182ee4">GPIOC_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:ga3b4c3b42b0d5b702fcf122040a182ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0eafde882bb2f08c5fc3400d54ed26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaeb0eafde882bb2f08c5fc3400d54ed26">GPIOC_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td></tr>
<tr class="separator:gaeb0eafde882bb2f08c5fc3400d54ed26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377b97adc7b2071fe68086e3e9d3cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5377b97adc7b2071fe68086e3e9d3cf2">GPIOD_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5377b97adc7b2071fe68086e3e9d3cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d36a23aa6c33daa2a3631314b89022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac0d36a23aa6c33daa2a3631314b89022">GPIOD_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:gac0d36a23aa6c33daa2a3631314b89022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a81d5586e51fa5a571a9f2fd8dedb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga8a81d5586e51fa5a571a9f2fd8dedb0b">GPIOD_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:ga8a81d5586e51fa5a571a9f2fd8dedb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377d98699ff945b7e797db51a200c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5377d98699ff945b7e797db51a200c3f">GPIOD_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:ga5377d98699ff945b7e797db51a200c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafea2d144bed07159065586f00ef1e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaafea2d144bed07159065586f00ef1e9c">GPIOD_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:gaafea2d144bed07159065586f00ef1e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275ff51c42c5210efa69cf21d3d16aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga275ff51c42c5210efa69cf21d3d16aa9">GPIOD_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td></tr>
<tr class="separator:ga275ff51c42c5210efa69cf21d3d16aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd55005aebdd6c8348a69fc9961240e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0fd55005aebdd6c8348a69fc9961240e">GPIOE_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0fd55005aebdd6c8348a69fc9961240e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91dcbd2c6ae1b33cc222433e6c0d2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab91dcbd2c6ae1b33cc222433e6c0d2a5">GPIOE_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:gab91dcbd2c6ae1b33cc222433e6c0d2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47e95a0795236c55495e95b67dc6540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae47e95a0795236c55495e95b67dc6540">GPIOE_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:gae47e95a0795236c55495e95b67dc6540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6201794a479eb4530b4deedf9f7471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0d6201794a479eb4530b4deedf9f7471">GPIOE_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:ga0d6201794a479eb4530b4deedf9f7471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12c5a1580446153a220ff5fadf052bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab12c5a1580446153a220ff5fadf052bd">GPIOE_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:gab12c5a1580446153a220ff5fadf052bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca5e050e0a711260b6d4dd0d3eabe76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga4ca5e050e0a711260b6d4dd0d3eabe76">GPIOE_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td></tr>
<tr class="separator:ga4ca5e050e0a711260b6d4dd0d3eabe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga97e0b9004936c347bd4728e34a5bd5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PCOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PCOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga97e0b9004936c347bd4728e34a5bd5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PCOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PCOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga61dac233f8be25e95cd419eb79714a07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PDDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga61dac233f8be25e95cd419eb79714a07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PDDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga2c24da45995f7a27504c3789daae14ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDIR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PDIR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga2c24da45995f7a27504c3789daae14ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDIR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PDIR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga9a1866048e6b4643f38c8f1345b6ee60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PDOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga9a1866048e6b4643f38c8f1345b6ee60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PDOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gab745be6958ca2e22e2b475a611f473ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PSOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PSOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gab745be6958ca2e22e2b475a611f473ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PSOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PSOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gac6579b41a85fbb464dacde9472ad7d83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PTOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PTOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gac6579b41a85fbb464dacde9472ad7d83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PTOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base)</td><td></td>
          <td>&#160;&#160;&#160;((base)-&gt;PTOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gae6b29d3effc6cd3f9b9a09fc163e93f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gae6b29d3effc6cd3f9b9a09fc163e93f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga0e2be39e703dcb1fe73fba030d76b599"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga0e2be39e703dcb1fe73fba030d76b599"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga62064e1a5f0335045c827c9d92b4c374"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga62064e1a5f0335045c827c9d92b4c374"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga5c5a9a4e809579e68ae743d931312cc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga5c5a9a4e809579e68ae743d931312cc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaa89816040d1c6678e816aa3e7a7eef07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaa89816040d1c6678e816aa3e7a7eef07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga81578b02d0ebd91fae31edbf4bf355eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga81578b02d0ebd91fae31edbf4bf355eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">PTA_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga00572d96e1e34f87f5d034c83853285d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga00572d96e1e34f87f5d034c83853285d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga17731cc13bc4befb530a08cd48bfba80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga17731cc13bc4befb530a08cd48bfba80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga635096d5a65d0eaf83cb0ab9d1765899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga635096d5a65d0eaf83cb0ab9d1765899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaff014fa695fbc756ee6eba97a48d7e71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaff014fa695fbc756ee6eba97a48d7e71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga67241a97ba37003033da25d58e303e6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga67241a97ba37003033da25d58e303e6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga94f636fe001f4048b0fa54531bee4aa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga94f636fe001f4048b0fa54531bee4aa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">PTB_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaa0f19499354a02352ac7d30883971b1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaa0f19499354a02352ac7d30883971b1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaeb0eafde882bb2f08c5fc3400d54ed26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaeb0eafde882bb2f08c5fc3400d54ed26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga3b4c3b42b0d5b702fcf122040a182ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga3b4c3b42b0d5b702fcf122040a182ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga0e16be0c2882156f81cf74667529fdea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga0e16be0c2882156f81cf74667529fdea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gae0cc795a0fc8f90ec1d2614c71337a89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gae0cc795a0fc8f90ec1d2614c71337a89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaf68be8cbaeeb67cf02420bfadc15bf58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaf68be8cbaeeb67cf02420bfadc15bf58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">PTC_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga8a81d5586e51fa5a571a9f2fd8dedb0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga8a81d5586e51fa5a571a9f2fd8dedb0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga275ff51c42c5210efa69cf21d3d16aa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga275ff51c42c5210efa69cf21d3d16aa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaafea2d144bed07159065586f00ef1e9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaafea2d144bed07159065586f00ef1e9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga5377b97adc7b2071fe68086e3e9d3cf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga5377b97adc7b2071fe68086e3e9d3cf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gac0d36a23aa6c33daa2a3631314b89022"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gac0d36a23aa6c33daa2a3631314b89022"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga5377d98699ff945b7e797db51a200c3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga5377d98699ff945b7e797db51a200c3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">PTD_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gae47e95a0795236c55495e95b67dc6540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gae47e95a0795236c55495e95b67dc6540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga4ca5e050e0a711260b6d4dd0d3eabe76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga4ca5e050e0a711260b6d4dd0d3eabe76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gab12c5a1580446153a220ff5fadf052bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gab12c5a1580446153a220ff5fadf052bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga0fd55005aebdd6c8348a69fc9961240e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga0fd55005aebdd6c8348a69fc9961240e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gab91dcbd2c6ae1b33cc222433e6c0d2a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gab91dcbd2c6ae1b33cc222433e6c0d2a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga0d6201794a479eb4530b4deedf9f7471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga0d6201794a479eb4530b4deedf9f7471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">PTE_BASE_PTR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Sat Aug 24 2013 14:26:50 for OpenWSN Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.4 </li>
  </ul>
</div>
</body>
</html>
