Altera. 2005. Stratix II Device Handbook. Altera, Inc.
J. H. Anderson , F. N. Najm, Active leakage power optimization for FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.3, p.423-437, November 2006[doi>10.1109/TCAD.2005.853692]
Banerjee, S., Bozorgzadeh, E., and Dutt, N. 2005a. HW-SW partitioning for architectures with partial dynamic reconfiguration. Tech. rep. CECS-TR-05-02, University of California at Irvine.
Sudarshan Banerjee , Elaheh Bozorgzadeh , Nikil Dutt, Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065667]
Sudarshan Banerjee , Elaheh Bozorgzadeh , Nikil D. Dutt, Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.11, p.1189-1202, November 2006[doi>10.1109/TVLSI.2006.886411]
Rajarshee P. Bharadwaj , Rajan Konar , Poras T. Balsara , Dinesh Bhatia, Exploiting temporal idleness to reduce leakage power in programmable architectures, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120985]
Benton H. Calhoun , Frank A. Honore , Anantha Chandrakasan, Design methodology for fine-grained leakage control in MTCMOS, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871535]
Cooly, J. M. and Tukey, J. W. 1965. An algorithm for the machine calculation of complex fourier series. Math. Comput. 19, 297--301.
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
Engel, F., Heiser, G., Mumford, P., Parkinso, K., and Rizos, C. 2004. An open gnss receiver platform architecture. In Proceedings of the International Symposium on GNSS/GPS.
S. Fekete , E. KÃ¶hler , J. Teich, Optimal FPGA module placement with temporal precedence constraints, Proceedings of the conference on Design, automation and test in Europe, p.658-667, March 2001, Munich, Germany
A. Gayasen , Y. Tsai , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , T. Tuan, Reducing leakage energy in FPGAs using region-constrained placement, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968289]
Scott Hauck, Configuration prefetch for single context reconfigurable coprocessors, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.65-74, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275121]
Nam Sung Kim , Krisztian Flautner , David Blaauw , Trevor Mudge, Circuit and microarchitectural techniques for reducing cache leakage power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.167-184, February 2004[doi>10.1109/TVLSL.2003.821550]
John Lach , Jason Brandon , Kevin Skadron, A General Post-Processing Approach to Leakage Current Reduction in SRAM-Based FPGAs, Proceedings of the IEEE International Conference on Computer Design, p.144-150, October 11-13, 2004
Fei Li , Deming Chen , Lei He , Jason Cong, Architecture evaluation for power-efficient FPGAs, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA[doi>10.1145/611817.611844]
Fei Li , Yan Lin , Lei He, FPGA power reduction using configurable dual-Vdd, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996767]
Andrea Lodi , Luca Ciccarelli , Roberto Giansante, Combining low-leakage techniques for FPGA routing design, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046219]
Noe Lopez-Benitez , Ja-Young Hyon, Simulation of Task Graph Systems in Heterogeneous Computing Environments, Proceedings of the Eighth Heterogeneous Computing Workshop, p.112, April 12-12, 1999
Makhorin, A. GLPK (GNU linear programming kit). http://www.gnu.org/software/glpk/.
Yan Meng , Timothy Sherwood , Ryan Kastner, Leakage power reduction of embedded memories on FPGAs through location assignment, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147067]
Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., and Yamada, J. 2003. 1-V power supply high-speed digital circuit technology with multi-threahold voltage CMOS. IEEE J. Solid-State Circ. 38, 11, 1838--1845.
TORSCHE. 1999. TORSCHE scheduling toolbox for matlab user's guide v0.2.0b2. In Matlab User's Guide, 61.
Tschanz, J., Narendra, S., Bloechel, B., Borkar, S., and De, V. 2003. Dynamic sleep transistor and body bias for active leakage power control of micorprocessor. IEEE J. Solid-State Circ. 38, 11, 1838--1845.
Tuan, T. and Lai, B. 2003. Leakage power analysis of a 90nm FPGA. In Proceedings of the Custom Integrated Circuits Conference, 57--60.
Xilinx. 2005. Virtex-II Pro and Virtex II Pro X FPGA User Guide. Xilinx, Inc.
Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Temporal floorplanning using the T-tree formulation, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.300-305, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382590]
Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang , Hsin-Lung Chen, Temporal floorplanning using 3D-subTCG, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
