{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719511493924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719511493924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 15:04:53 2024 " "Processing started: Thu Jun 27 15:04:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719511493924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511493924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flip_flopD -c flip_flopD " "Command: quartus_map --read_settings_files=on --write_settings_files=off flip_flopD -c flip_flopD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511493924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719511494092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719511494092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flopD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flopD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flopD-ifsc_v2 " "Found design unit 1: flip_flopD-ifsc_v2" {  } { { "flip_flopD.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/flip_flopD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511501348 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flopD " "Found entity 1: flip_flopD" {  } { { "flip_flopD.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/flip_flopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511501348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511501348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_D/latch_D.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_D/latch_D.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_D-ifsc_v1 " "Found design unit 1: latch_D-ifsc_v1" {  } { { "latch_D/latch_D.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/latch_D/latch_D.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511501349 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_D " "Found entity 1: latch_D" {  } { { "latch_D/latch_D.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/latch_D/latch_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511501349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511501349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg/shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg/shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-ifsc_v1 " "Found design unit 1: shift_reg-ifsc_v1" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511501349 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719511501349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511501349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_reg " "Elaborating entity \"shift_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719511501394 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q shift_reg.vhd(17) " "VHDL Process Statement warning at shift_reg.vhd(17): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719511501396 "|shift_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] shift_reg.vhd(17) " "Inferred latch for \"q\[0\]\" at shift_reg.vhd(17)" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511501396 "|shift_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] shift_reg.vhd(17) " "Inferred latch for \"q\[1\]\" at shift_reg.vhd(17)" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511501396 "|shift_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] shift_reg.vhd(17) " "Inferred latch for \"q\[2\]\" at shift_reg.vhd(17)" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511501396 "|shift_reg"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q_out\[0\] GND " "Pin \"q_out\[0\]\" is stuck at GND" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719511501800 "|shift_reg|q_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_out\[1\] GND " "Pin \"q_out\[1\]\" is stuck at GND" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719511501800 "|shift_reg|q_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_out\[2\] GND " "Pin \"q_out\[2\]\" is stuck at GND" {  } { { "shift_reg/shift_reg.vhd" "" { Text "/home/daniel.f2005/QUARTUS/ELD-II/REVISAO/shift_reg/shift_reg.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719511501800 "|shift_reg|q_out[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719511501800 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719511501845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719511502113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719511502113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719511502177 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719511502177 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719511502177 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719511502177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719511502270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 15:05:02 2024 " "Processing ended: Thu Jun 27 15:05:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719511502270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719511502270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719511502270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719511502270 ""}
