
<html><head><title>Connecting SystemVerilog Multi-Dimensional Array to SPICE/Electrical Ports</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669046" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Connecting SystemVerilog Multi-Dimensional Array to SPICE/Electrical Ports" />
<meta name="Keywords" content="Multi-Dimensional Array,SPICE/Electrical Ports" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Mixed-Signal," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669046" />
<meta name="NextFile" content="Build_Time___Run_Time_Performance_Improvement_for_Mixed_Signal_Designs.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Connecting SystemVerilog Multi-Dimensional Array to SPICE/Electrical Ports" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals.html" title="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals">Connecting_SystemVerilog_Inter ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Build_Time___Run_Time_Performance_Improvement_for_Mixed_Signal_Designs.html" title="Build_Time___Run_Time_Performance_Improvement_for_Mixed_Signal_Designs">Build_Time___Run_Time_Performa ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Connecting SystemVerilog Multi-Dimensional Array to SPICE/Electrical Ports</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>To connect SystemVerilog multi-dimensional arrays to SPICE/Electrical ports, use the <code>-sv_ms</code> option.&#160;The expressions that connect to SPICE/Electrical at the parent-level/HDL scope can be bit-select, part-select, or a multi-dimensional array bus.</p>

<p>Currently, only the following two-dimensional arrays are supported:</p>
<ul><li>Packed by unpacked. For example, <code>wire [3:0] clk_out[0:2];</code></li><li>Packed. For example, <code>wire [3:0][0:2] clk_out;</code></li><li>Unpacked. For example, <code>wire clk_out[3:0][0:2];</code></li></ul>
<p>The following scenarios are not currently supported:</p>
<ul><li>Multi-dimensional arrays to <code>wreal</code> connection</li><li>Multi-dimensional arrays of type <code>reg</code> to an electrical connection</li><li>OOMR multi-dimensional array or a multi-dimensional array in an interface</li><li>Array slice of multi-dimensional arrays to an electrical connection</li><li>Multi-dimensional arrays when used in wildcard connections</li></ul>
<p><strong>Examples</strong></p>

<p>The following example illustrates a bit-selected multi-dimensional array connection. The IE insertion happens at the array, <code>top.clk_out[5][12]</code> and SPICE port, <code>top.x1.p_clk</code>.</p>
<p style="margin-left: 30.0px;"><code>//top.sv<br /></code><code>module testbench ();<br /></code><code>wire [13:10] clk_out[2:7];<br /></code><code>pll_top x1(.p_clk(clk_out[5][12]) );<br /></code><code>endmodule</code></p>
<p style="margin-left: 30.0px;"><code>//analog.scs<br /></code><code>.subckt pll_top p_clk<br /></code><code>.ends</code></p>

<p>The following example illustrates a part-selected multi-dimensional array connection. The IE insertion happens between <code>top.clk_out[5][13]</code> and <code>top.x1.p0_clk_3</code>, <code>top.clk_out[5][12]</code> and <code>top.x1.p0_clk_2</code>, <code>top.clk_out[5][11]</code> and <code>top.x1.p0_clk_1</code>, and <code>top.clk_out[5][10]</code> and <code>top.x1.p0_clk_0</code>.</p>
<p style="margin-left: 30.0px;"><code>//top.sv</code><br /><code>module testbench ();</code><br /><code>wire [14:10] clk_out[2:7];</code><br /><code>pll_top x1(.p0_clk(clk_out[5][13:10]) );</code><br /><code>endmodule</code></p>
<p style="margin-left: 30.0px;"><code>//analog.scs</code><br /><code>.subckt pll_top p0_clk_3 p0_clk_2 p0_clk_1 p0_clk_0</code><br /><code>.ends</code></p>
<p style="margin-left: 30.0px;"><code>//generated skeleton:</code><br /><code>module pll_top (.p0_clk( { p0_clk_3, p0_clk_2, p0_clk_1,p0_clk_0} ));</code><br /><code>&#8230;</code><br /><code>electrical p0_clk_3;</code><br /><code>electrical p0_clk_2;</code><br /><code>electrical p0_clk_1;</code><br /><code>electrical p0_clk_0;</code><br /><code>endmodule</code></p>

<p>The following example illustrates a multi-dimensional array bus connection. The IE insertion happens between <code>top.clk_out[5][13]</code> and <code>top.x1.p0_clk_3</code>; <code>top.clk_out[5][12]</code> and <code>top.x1.p0_clk_2</code>, <code>top.clk_out[5][11]</code> and <code>top.x1.p0_clk_1</code>, and <code>top.clk_out[5][10]</code> and <code>s</code>.</p>

<p><code>//top.sv</code><br /><code>module testbench ();</code><br /><code>wire [13:10] clk_out[2:7];</code><br /><code>pll_top x1(.p0_clk(clk_out[5]) );</code><br /><code>endmodule</code></p>

<p><code>//analog.scs</code><br /><code>.subckt pll_top p0_clk_3 p0_clk_2 p0_clk_1 p0_clk_0</code><br /><code>.ends&#160;</code></p>

<p><code>//generated skeleton:</code><br /><code>module pll_top (.p0_clk( { p0_clk_3, p0_clk_2, p0_clk_1,p0_clk_0} ));</code><br /><code>&#8230;</code><br /><code>electrical p0_clk_3;</code><br /><code>electrical p0_clk_2;</code><br /><code>electrical p0_clk_1;</code><br /><code>electrical p0_clk_0;</code><br /><code>endmodule</code></p>
<h5 id="ConnectingSystemVerilogMultiDimensionalArraytoSPICE/ElectricalPorts-RelatedTopic">Related Topic</h5><ul><li><a href="Features_Enabled_Using_the_-sv_ms_Option.html">Features Enabled Using the -sv_ms Option</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals.html" id="prev" title="Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals">Connecting_SystemVerilog_Inter ...</a></em></b><b><em><a href="Build_Time___Run_Time_Performance_Improvement_for_Mixed_Signal_Designs.html" id="nex" title="Build_Time___Run_Time_Performance_Improvement_for_Mixed_Signal_Designs">Build_Time___Run_Time_Performa ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>