initSidebarItems({"mod":[["cr","control register"],["dhr12l1","channel1 12-bit left aligned data holding register"],["dhr12l2","DAC channel2 12-bit left-aligned data holding register"],["dhr12ld","Dual DAC 12-bit left-aligned data holding register"],["dhr12r1","channel1 12-bit right-aligned data holding register"],["dhr12r2","DAC channel2 12-bit right-aligned data holding register"],["dhr12rd","DHR12RD"],["dhr8r1","channel1 8-bit right aligned data holding register"],["dhr8r2","DAC channel2 8-bit right-aligned data holding register"],["dhr8rd","Dual DAC 8-bit right-aligned data holding register"],["dor1","channel1 data output register"],["dor2","DAC channel2 data output register"],["sr","status register"],["swtrigr","software trigger register"]],"struct":[["RegisterBlock","Register block"]],"type":[["CR","control register"],["DHR12L1","channel1 12-bit left aligned data holding register"],["DHR12L2","DAC channel2 12-bit left-aligned data holding register"],["DHR12LD","Dual DAC 12-bit left-aligned data holding register"],["DHR12R1","channel1 12-bit right-aligned data holding register"],["DHR12R2","DAC channel2 12-bit right-aligned data holding register"],["DHR12RD","DHR12RD"],["DHR8R1","channel1 8-bit right aligned data holding register"],["DHR8R2","DAC channel2 8-bit right-aligned data holding register"],["DHR8RD","Dual DAC 8-bit right-aligned data holding register"],["DOR1","channel1 data output register"],["DOR2","DAC channel2 data output register"],["SR","status register"],["SWTRIGR","software trigger register"]]});