// Seed: 1330971000
module module_0;
  wire id_2 = id_1[1];
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    output uwire id_7,
    input supply1 id_8,
    output wire id_9,
    input tri1 id_10,
    output uwire id_11,
    output supply1 id_12
);
  wire  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ;
  module_0();
endmodule
