`timescale 1ns / 1ps

module ClkDivider(VGA_clk,clk);
output reg VGA_clk;
input clk;

integer count=0;

always@(posedge clk)
begin
if(count < 4)
begin 
count = count + 1;
VGA_clk <= 0;
end
else
begin
VGA_clk <= 1;
count = 0;
end
end
