{'PRDATA': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['bus_out']],
            'DLines': ['421:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4de48d0>]},
 'access_permission': {'CDeps': [[[]],
                                 [[]],
                                 [[]],
                                 [[]],
                                 [[]],
                                 [[], [], ['state'], []],
                                 [[]]],
                       'CLines': [[None],
                                  [None],
                                  [None],
                                  [None],
                                  [None],
                                  [None, None, '342:C', None],
                                  [None]],
                       'Clocked': False,
                       'DDeps': [['DISABLE'],
                                 ['DISABLE'],
                                 ['DISABLE'],
                                 ['DISABLE'],
                                 ['DISABLE'],
                                 ['ENABLE'],
                                 ['DISABLE']],
                       'DLines': ['336:D',
                                  '336:D',
                                  '336:D',
                                  '336:D',
                                  '336:D',
                                  '345:D',
                                  '336:D'],
                       'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8550>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8550>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8550>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8550>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8550>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8fd0>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8550>]},
 'aes_cr': {'CDeps': [[[],
                       [],
                       ['PRESETn'],
                       [],
                       ['aes_cr_wr_en', 'access_permission']],
                      [[],
                       [],
                       ['PRESETn'],
                       [],
                       ['aes_cr_wr_en', 'access_permission']],
                      [[],
                       [],
                       ['PRESETn'],
                       [],
                       ['aes_cr_wr_en', 'access_permission']],
                      [[],
                       [],
                       ['PRESETn'],
                       [],
                       ['aes_cr_wr_en', 'access_permission'],
                       [],
                       ['mode_in', 'DECRYP_W_DERIV', 'chmod_in', 'CTR']],
                      [[],
                       [],
                       ['PRESETn'],
                       [],
                       ['aes_cr_wr_en', 'access_permission']],
                      [[],
                       [],
                       ['PRESETn'],
                       [],
                       ['aes_cr_wr_en', 'access_permission']],
                      [[],
                       [],
                       ['PRESETn'],
                       [],
                       ['aes_cr_wr_en', 'access_permission']],
                      [[],
                       [],
                       ['PRESETn'],
                       [],
                       ['aes_cr_wr_en', 'access_permission'],
                       [],
                       ['mode_in', 'DECRYP_W_DERIV', 'chmod_in', 'CTR']],
                      [[], [], ['PRESETn'], [], ['enable_clear']],
                      [[],
                       [],
                       ['PRESETn'],
                       [],
                       ['enable_clear'],
                       ['aes_cr_wr_en']],
                      [[], [], ['PRESETn']]],
            'CLines': [[None, None, '222:C', None, '232:C'],
                       [None, None, '222:C', None, '232:C'],
                       [None, None, '222:C', None, '232:C'],
                       [None, None, '222:C', None, '232:C', None, '235:C'],
                       [None, None, '222:C', None, '232:C'],
                       [None, None, '222:C', None, '232:C'],
                       [None, None, '222:C', None, '232:C'],
                       [None, None, '222:C', None, '232:C', None, '235:C'],
                       [None, None, '222:C', None, '226:C'],
                       [None, None, '222:C', None, '226:C', '229:C'],
                       [None, None, '222:C']],
            'Clocked': False,
            'DDeps': [['PWDATA'],
                      ['PWDATA'],
                      ['PWDATA'],
                      ['DECRYPTION'],
                      ['PWDATA'],
                      ['PWDATA'],
                      ['PWDATA'],
                      ['mode_in'],
                      [],
                      ['PWDATA'],
                      ['AES_CR_RESET']],
            'DLines': ['234:D',
                       '239:D',
                       '240:D',
                       '236:D',
                       '234:D',
                       '239:D',
                       '240:D',
                       '238:D',
                       '227:D',
                       '230:D',
                       '223:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4aa56d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4aa5fd0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4ac32d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4aa5bd0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4aa56d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4aa5fd0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4ac32d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4aa5e10>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4ef1f50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4aa5350>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4ef1b90>]},
 'aes_cr_wr_en': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['PADDR', 'AES_CR', 'write_en']],
                  'DLines': ['216:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ef1250>]},
 'bus_out': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['read_en', 'bus_out_mux']],
             'DLines': ['449:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4b27710>]},
 'bus_out_mux': {'CDeps': [[[]],
                           [[], [], ['PADDR'], [], ['enable']],
                           [[]],
                           [[], [], ['PADDR'], []],
                           [[]],
                           [[], [], ['PADDR'], []],
                           [[]],
                           [[],
                            [],
                            ['PADDR'],
                            [],
                            [],
                            ['PWRITE',
                             'PADDR',
                             'AES_DOUTR',
                             'ccf_set',
                             'ccf']],
                           [[]],
                           [[], [], ['PADDR'], [], ['enable']]],
                 'CLines': [[None],
                            [None, None, '427:C', None, '441:C'],
                            [None],
                            [None, None, '427:C', None],
                            [None],
                            [None, None, '427:C', None],
                            [None],
                            [None, None, '427:C', None, None, '434:C'],
                            [None],
                            [None, None, '427:C', None, '438:C']],
                 'Clocked': False,
                 'DDeps': [[],
                           ['iv_bus'],
                           [],
                           ['aes_cr', 'aes_cr'],
                           [],
                           ['wr_err',
                            'rd_err',
                            'ccf_set',
                            'PENABLE',
                            'ccfc',
                            'aes_cr_wr_en',
                            'ccf'],
                           [],
                           ['col_bus'],
                           [],
                           ['key_bus']],
                 'DLines': ['426:D',
                            '442:D',
                            '426:D',
                            '429:D',
                            '426:D',
                            '431:D',
                            '426:D',
                            '435:D',
                            '426:D',
                            '439:D'],
                 'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4de4ad0>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4b275d0>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4de4ad0>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4b532d0>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4de4ad0>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4b53890>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4de4ad0>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4b53f10>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4de4ad0>,
                                 <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4b27290>]},
 'ccf': {'CDeps': [[[],
                    [],
                    ['PRESETn'],
                    [],
                    ['ccf_set'],
                    ['ccfc', 'aes_cr_wr_en']],
                   [[], [], ['PRESETn'], [], ['ccf_set']]],
         'CLines': [[None, None, '250:C', None, '272:C', '275:C'],
                    [None, None, '250:C', None, '272:C']],
         'Clocked': False,
         'DDeps': [[], []],
         'DLines': ['276:D', '273:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4abb7d0>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4abb490>]},
 'ccf_ie': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['aes_cr']],
            'DLines': ['208:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4eee4d0>]},
 'ccfc': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['PWDATA']],
          'DLines': ['210:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4eee850>]},
 'chmod': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['aes_cr']],
           'DLines': ['211:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4eeea10>]},
 'chmod_in': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['PWDATA']],
              'DLines': ['218:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ef1690>]},
 'cnt': {'CDeps': [[[], [], ['PRESETn']],
                   [[],
                    [],
                    ['PRESETn'],
                    [],
                    ['enable', 'state', 'START'],
                    ['cnt_en']],
                   [[], [], ['PRESETn'], [], ['enable', 'state', 'START']]],
         'CLines': [[None, None, '390:C'],
                    [None, None, '390:C', None, '394:C', '397:C'],
                    [None, None, '390:C', None, '394:C']],
         'Clocked': False,
         'DDeps': [[], ['cnt'], []],
         'DLines': ['391:D', '398:D', '395:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4dda210>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4dda910>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4dda610>]},
 'cnt_en': {'CDeps': [[[]],
                      [[],
                       [],
                       ['state'],
                       [],
                       [],
                       ['PADDR', 'AES_DOUTR', 'read_en', 'PENABLE']],
                      [[]],
                      [[],
                       [],
                       ['state'],
                       [],
                       [],
                       ['PADDR', 'AES_DINR', 'write_en']],
                      [[]],
                      [[], [], ['state'], [], [], ['ccf_set']],
                      [[]],
                      [[]],
                      [[], [], ['state'], [], [], ['enable', 'key_deriv']],
                      [[]]],
            'CLines': [[None],
                       [None, None, '342:C', None, None, '369:C'],
                       [None],
                       [None, None, '342:C', None, None, '352:C'],
                       [None],
                       [None, None, '342:C', None, None, '361:C'],
                       [None],
                       [None],
                       [None, None, '342:C', None, None, '347:C'],
                       [None]],
            'Clocked': False,
            'DDeps': [['DISABLE'],
                      ['ENABLE'],
                      ['DISABLE'],
                      ['ENABLE'],
                      ['DISABLE'],
                      ['ENABLE'],
                      ['DISABLE'],
                      ['DISABLE'],
                      ['ENABLE'],
                      ['DISABLE']],
            'DLines': ['338:D',
                       '370:D',
                       '338:D',
                       '353:D',
                       '338:D',
                       '362:D',
                       '338:D',
                       '338:D',
                       '348:D',
                       '338:D'],
            'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8810>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dcd690>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8810>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dd9890>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8810>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dd9dd0>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8810>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8810>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dd94d0>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8810>]},
 'col_addr': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['cnt']],
              'DLines': ['402:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4dda5d0>]},
 'col_rd_en': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['PADDR',
                          'AES_DOUTR',
                          'read_en',
                          'state',
                          'OUTPUT']],
               'DLines': ['404:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ddaf50>]},
 'col_wr_en': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['PADDR', 'AES_DINR', 'write_en', 'state', 'INPUT']],
               'DLines': ['403:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ddac10>]},
 'data_type': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['aes_cr']],
               'DLines': ['213:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4eeee10>]},
 'disable_core': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['enable']],
                  'DLines': ['332:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4dc8310>]},
 'dma_in_en': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['aes_cr']],
               'DLines': ['206:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4eee150>]},
 'dma_out_en': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['aes_cr']],
                'DLines': ['205:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4b1bf50>]},
 'dma_req': {'CDeps': [[[], [], ['PRESETn']], [[], [], ['PRESETn']]],
             'CLines': [[None, None, '411:C'], [None, None, '411:C']],
             'Clocked': False,
             'DDeps': [['cnt'], []],
             'DLines': ['414:D', '412:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4dd4e50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4dd4c50>]},
 'dma_req_rd': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['dma_req',
                           'cnt',
                           'dma_out_en',
                           'enable',
                           'state',
                           'OUTPUT']],
                'DLines': ['418:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4de4790>]},
 'dma_req_wr': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['dma_req',
                           'cnt',
                           'dma_in_en',
                           'enable',
                           'state',
                           'INPUT',
                           'state',
                           'IDLE']],
                'DLines': ['417:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4de4350>]},
 'enable': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['aes_cr']],
            'DLines': ['214:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ef1050>]},
 'enable_clear': {'CDeps': [[[]],
                            [[]],
                            [[]],
                            [[]],
                            [[],
                             [],
                             ['state'],
                             [],
                             [],
                             ['ccf_set', 'key_deriv']],
                            [[]],
                            [[]]],
                  'CLines': [[None],
                             [None],
                             [None],
                             [None],
                             [None, None, '342:C', None, None, '363:C'],
                             [None],
                             [None]],
                  'Clocked': False,
                  'DDeps': [['DISABLE'],
                            ['DISABLE'],
                            ['DISABLE'],
                            ['DISABLE'],
                            ['ENABLE'],
                            ['DISABLE'],
                            ['DISABLE']],
                  'DLines': ['339:D',
                             '339:D',
                             '339:D',
                             '339:D',
                             '364:D',
                             '339:D',
                             '339:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8990>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8990>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8990>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8990>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dcd0d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8990>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8990>]},
 'err_ie': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['aes_cr']],
            'DLines': ['207:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4eee310>]},
 'errc': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['PWDATA']],
          'DLines': ['209:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4eee690>]},
 'first_block': {'CDeps': [[[], [], ['PRESETn']],
                           [[], [], ['PRESETn'], ['first_block_set']],
                           [[],
                            [],
                            ['PRESETn'],
                            ['first_block_set'],
                            ['first_block_clear']]],
                 'CLines': [[None, None, '378:C'],
                            [None, None, '378:C', '381:C'],
                            [None, None, '378:C', '381:C', '384:C']],
                 'Clocked': False,
                 'DDeps': [[], [], []],
                 'DLines': ['379:D', '382:D', '385:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4dcd9d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4dcdc90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4dcdf50>]},
 'first_block_clear': {'CDeps': [[[]],
                                 [[], [], ['state'], []],
                                 [[]],
                                 [[]],
                                 [[]],
                                 [[]],
                                 [[]]],
                       'CLines': [[None],
                                  [None, None, '342:C', None],
                                  [None],
                                  [None],
                                  [None],
                                  [None],
                                  [None]],
                       'Clocked': False,
                       'DDeps': [['DISABLE'],
                                 ['ENABLE'],
                                 ['DISABLE'],
                                 ['DISABLE'],
                                 ['DISABLE'],
                                 ['DISABLE'],
                                 ['DISABLE']],
                       'DLines': ['341:D',
                                  '368:D',
                                  '341:D',
                                  '341:D',
                                  '341:D',
                                  '341:D',
                                  '341:D'],
                       'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8c90>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dcd290>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8c90>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8c90>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8c90>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8c90>,
                                       <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8c90>]},
 'first_block_set': {'CDeps': [[[]],
                               [[]],
                               [[]],
                               [[]],
                               [[]],
                               [[], [], ['state'], []],
                               [[]]],
                     'CLines': [[None],
                                [None],
                                [None],
                                [None],
                                [None],
                                [None, None, '342:C', None],
                                [None]],
                     'Clocked': False,
                     'DDeps': [['DISABLE'],
                               ['DISABLE'],
                               ['DISABLE'],
                               ['DISABLE'],
                               ['DISABLE'],
                               ['ENABLE'],
                               ['DISABLE']],
                     'DLines': ['340:D',
                                '340:D',
                                '340:D',
                                '340:D',
                                '340:D',
                                '346:D',
                                '340:D'],
                     'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8b10>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8b10>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8b10>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8b10>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8b10>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dd91d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8b10>]},
 'int_ccf': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['ccf_ie', 'ccf_set']],
             'DLines': ['280:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4abb650>]},
 'int_err': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['wr_err_en', 'rd_err_en', 'err_ie']],
             'DLines': ['281:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4abb990>]},
 'iv_en': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['iv_sel', 'write_en']],
           'DLines': ['289:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ab3f90>]},
 'iv_sel': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['PADDR', 'PADDR', 'PADDR', 'access_permission']],
            'DLines': ['288:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ab3b90>]},
 'key_deriv': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['mode', 'KEY_DERIVATION']],
               'DLines': ['305:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ae4d10>]},
 'key_en': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['PADDR',
                       'PADDR',
                       'PADDR',
                       'access_permission',
                       'write_en']],
            'DLines': ['284:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ab30d0>]},
 'key_sel': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['PADDR', 'PADDR', 'access_permission']],
             'DLines': ['285:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ab3510>]},
 'mode': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['aes_cr']],
          'DLines': ['212:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4eeec10>]},
 'mode_in': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['PWDATA']],
             'DLines': ['217:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ef1490>]},
 'next_state': {'CDeps': [[[]],
                          [[], [], ['state'], [], [], ['ccf_set']],
                          [[]],
                          [[], [], ['state'], [], [], ['enable']],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[], [], ['state'], []]],
                'CLines': [[None],
                           [None, None, '311:C', None, None, '323:C'],
                           [None],
                           [None, None, '311:C', None, None, '314:C'],
                           [None],
                           [None, None, '311:C', None],
                           [None],
                           [None, None, '311:C', None],
                           [None],
                           [None, None, '311:C', None]],
                'Clocked': False,
                'DDeps': [['state'],
                          ['key_deriv', 'IDLE', 'OUTPUT'],
                          ['state'],
                          ['key_deriv', 'START', 'INPUT'],
                          ['state'],
                          ['read_completed', 'cnt_en', 'INPUT', 'OUTPUT'],
                          ['state'],
                          ['write_completed', 'cnt_en', 'START', 'INPUT'],
                          ['state'],
                          ['WAIT']],
                'DLines': ['310:D',
                           '324:D',
                           '310:D',
                           '315:D',
                           '310:D',
                           '327:D',
                           '310:D',
                           '318:D',
                           '310:D',
                           '320:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4ae4f10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4acee10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4ae4f10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4ace4d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4ae4f10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc8190>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4ae4f10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4ace850>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4ae4f10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4acea10>]},
 'rd_err': {'CDeps': [[[],
                       [],
                       ['PRESETn'],
                       [],
                       ['rd_err_en'],
                       ['errc', 'aes_cr_wr_en', 'access_permission']],
                      [[], [], ['PRESETn'], [], ['rd_err_en']]],
            'CLines': [[None, None, '250:C', None, '265:C', '268:C'],
                       [None, None, '250:C', None, '265:C']],
            'Clocked': False,
            'DDeps': [[], []],
            'DLines': ['269:D', '266:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4abb390>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4ac3f50>]},
 'rd_err_en': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['PADDR',
                          'AES_DOUTR',
                          'read_en',
                          'state',
                          'OUTPUT',
                          'state',
                          'IDLE']],
               'DLines': ['406:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4dd48d0>]},
 'read_completed': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['cnt']],
                    'DLines': ['304:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ae4b10>]},
 'read_en': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['PSEL', 'PWRITE']],
             'DLines': ['202:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4b1bd90>]},
 'start_core': {'CDeps': [[[]],
                          [[]],
                          [[]],
                          [[]],
                          [[]],
                          [[]],
                          [[], [], ['state'], []]],
                'CLines': [[None],
                           [None],
                           [None],
                           [None],
                           [None],
                           [None],
                           [None, None, '342:C', None]],
                'Clocked': False,
                'DDeps': [['DISABLE'],
                          ['DISABLE'],
                          ['DISABLE'],
                          ['DISABLE'],
                          ['DISABLE'],
                          ['DISABLE'],
                          ['ENABLE']],
                'DLines': ['337:D',
                           '337:D',
                           '337:D',
                           '337:D',
                           '337:D',
                           '337:D',
                           '357:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc86d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc86d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc86d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc86d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc86d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dc86d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe9e4dd9a50>]},
 'state': {'CDeps': [[[], [], ['PRESETn']],
                     [[], [], ['PRESETn'], ['enable']],
                     [[], [], ['PRESETn'], ['enable']]],
           'CLines': [[None, None, '294:C'],
                      [None, None, '294:C', '297:C'],
                      [None, None, '294:C', '297:C']],
           'Clocked': False,
           'DDeps': [['IDLE'], ['next_state'], ['IDLE']],
           'DLines': ['295:D', '300:D', '298:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4ae4410>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4ae4850>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4ae46d0>]},
 'wr_err': {'CDeps': [[[], [], ['PRESETn']],
                      [[], [], ['PRESETn'], [], ['wr_err_en']],
                      [[],
                       [],
                       ['PRESETn'],
                       [],
                       ['wr_err_en'],
                       ['errc', 'aes_cr_wr_en', 'access_permission']]],
            'CLines': [[None, None, '250:C'],
                       [None, None, '250:C', None, '258:C'],
                       [None, None, '250:C', None, '258:C', '261:C']],
            'Clocked': False,
            'DDeps': [['AES_SR_RESET'], [], []],
            'DLines': ['252:D', '259:D', '262:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4ac3750>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4ac3a10>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe9e4ac3e10>]},
 'wr_err_en': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['PADDR',
                          'AES_DINR',
                          'write_en',
                          'state',
                          'INPUT',
                          'state',
                          'IDLE']],
               'DLines': ['405:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4dd4490>]},
 'write_completed': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['cnt']],
                     'DLines': ['303:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4ae4910>]},
 'write_en': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['PSEL', 'PENABLE', 'PWRITE']],
              'DLines': ['201:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fe9e4b1ba50>]}}
