msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2023-12-15 15:56+0000\n"
"Last-Translator: Readon <xydarcher@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdldesign-errorscombinatorial_loop/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.3\n"

#: ../../source/SpinalHDL/Design errors/combinatorial_loop.rst:3
msgid "Combinatorial loop"
msgstr "组合逻辑环(Combinatorial loop)"

#: ../../source/SpinalHDL/Design errors/combinatorial_loop.rst:6
msgid "Introduction"
msgstr "简介"

#: ../../source/SpinalHDL/Design errors/combinatorial_loop.rst:8
msgid ""
"SpinalHDL will check that there are no combinatorial loops in the design."
msgstr "SpinalHDL将检查设计中是否存在组合逻辑环。"

#: ../../source/SpinalHDL/Design errors/combinatorial_loop.rst:11
msgid "Example"
msgstr "示例"

#: ../../source/SpinalHDL/Design errors/combinatorial_loop.rst:13
msgid "The following code:"
msgstr "下面的代码："

#: ../../source/SpinalHDL/Design errors/combinatorial_loop.rst:29
msgid "will throw :"
msgstr "会出现："

#: ../../source/SpinalHDL/Design errors/combinatorial_loop.rst:47
msgid "A possible fix could be:"
msgstr "一个可能的修复方式是："

#: ../../source/SpinalHDL/Design errors/combinatorial_loop.rst:64
msgid "False-positives"
msgstr "误报"

#: ../../source/SpinalHDL/Design errors/combinatorial_loop.rst:66
msgid ""
"It should be said that SpinalHDL's algorithm to detect combinatorial loops "
"can be pessimistic, and it may give false positives. If it is giving a false"
" positive, you can manually disable loop checking on one signal of the loop "
"like so:"
msgstr "SpinalHDL检测组合逻辑环的算法可能是悲观的，并且可能会给出误报。如果出现误报，"
"您可以手动禁用对某一信号的逻辑环的检查，如下所示："

#: ../../source/SpinalHDL/Design errors/combinatorial_loop.rst:77
msgid "could be fixed by :"
msgstr "可以通过以下方式修复："

#: ../../source/SpinalHDL/Design errors/combinatorial_loop.rst:87
msgid ""
"It should also be said that assignments such as ``(a(1) := a(0))`` can make "
"some tools like `Verilator <https://www.veripool.org/wiki/verilator>`_ "
"unhappy. It may be better to use a ``Vec(Bool(), 8)`` in this case."
msgstr ""
"还应该指出，诸如 ``(a(1) := a(0))`` 之类的赋值可能会使一些工具如 `Verilator "
"<https://www.veripool.org/wiki/verilator>`_ 无法适配。在这种情况下，使用 "
"``Vec(Bool(), 8)`` 可能更好。"
