// This header is automatically generated by generate.py.
// License: MIT (see LICENSE)

#define DEVREG_VERSION (0)

// Targets

typedef enum DevRegTarget_ {
    DevRegTarget_Arm = 1, // ARM (32-bit)
    DevRegTarget_Arm32 = 1, // ARM (32-bit)
    DevRegTarget_Arm64 = 2, // ARM (64-bit)
    DevRegTarget_Aarch64 = 2, // ARM (64-bit)
    DevRegTarget_X86 = 3, // x86 (32-bit)
    DevRegTarget_X8664 = 4, // x86 (64-bit)
    DevRegTarget_Riscv32 = 5, // RISC-V (32-bit)
    DevRegTarget_Riscv64 = 6, // RISC-V (64-bit)
    DevRegTarget_Nvptx = 7, // NVIDIA PTX (32-bit)
    DevRegTarget_Nvptx64 = 8, // NVIDIA PTX (64-bit)
    DevRegTarget_Amdgcn = 9, // AMD GCN
    DevRegTarget_Max = 0x7fffffff,
} DevRegTarget;

// Features

typedef enum DevRegFeature_Arm32_ {
    DevRegFeature_Arm32_Neon = 1, // Enable NEON instructions
    DevRegFeature_Arm32_Max = 0x7fffffff,
} DevRegFeature_Arm32;

typedef enum DevRegFeature_Arm64_ {
    DevRegFeature_Arm64_Fp8 = 1, // Enable FP8 instructions
    DevRegFeature_Arm64_Fp8dot2 = 2, // Enable FP8 2-way dot product instructions
    DevRegFeature_Arm64_Fp8dot4 = 3, // Enable FP8 4-way dot product instructions
    DevRegFeature_Arm64_Neon = 4, // Enable NEON instructions
    DevRegFeature_Arm64_Sve = 5, // Enable SVE instructions
    DevRegFeature_Arm64_Max = 0x7fffffff,
} DevRegFeature_Arm64;

typedef enum DevRegFeature_X86_ {
    DevRegFeature_X86_Fma = 1, // Enable fused three-operand multiply-add
    DevRegFeature_X86_Fma4 = 2, // Enable fused four-operand multiply-add
    DevRegFeature_X86_Mmx = 3, // Enable MMX instructions
    DevRegFeature_X86_Sse = 4, // Enable SSE instructions
    DevRegFeature_X86_Sse2 = 5, // Enable SSE2 instructions
    DevRegFeature_X86_Sse3 = 6, // Enable SSE3 instructions
    DevRegFeature_X86_Sse41 = 7, // Enable SSE4.1 instructions
    DevRegFeature_X86_Sse42 = 8, // Enable SSE4.2 instructions
    DevRegFeature_X86_Sse4a = 9, // Enable SSE4a instructions
    DevRegFeature_X86_Avx = 10, // Enable AVX instructions
    DevRegFeature_X86_Avx2 = 11, // Enable AVX2 instructions
    DevRegFeature_X86_Avx512f = 12, // Enable AVX512 instructions
    DevRegFeature_X86_Max = 0x7fffffff,
} DevRegFeature_X86;

typedef enum DevRegFeature_X8664_ {
    DevRegFeature_X8664_Fma = 1, // Enable fused three-operand multiply-add
    DevRegFeature_X8664_Fma4 = 2, // Enable fused four-operand multiply-add
    DevRegFeature_X8664_Mmx = 3, // Enable MMX instructions
    DevRegFeature_X8664_Sse = 4, // Enable SSE instructions
    DevRegFeature_X8664_Sse2 = 5, // Enable SSE2 instructions
    DevRegFeature_X8664_Sse3 = 6, // Enable SSE3 instructions
    DevRegFeature_X8664_Sse41 = 7, // Enable SSE4.1 instructions
    DevRegFeature_X8664_Sse42 = 8, // Enable SSE4.2 instructions
    DevRegFeature_X8664_Sse4a = 9, // Enable SSE4a instructions
    DevRegFeature_X8664_Avx = 10, // Enable AVX instructions
    DevRegFeature_X8664_Avx2 = 11, // Enable AVX2 instructions
    DevRegFeature_X8664_Avx512f = 12, // Enable AVX512 instructions
    DevRegFeature_X8664_Max = 0x7fffffff,
} DevRegFeature_X8664;

typedef enum DevRegFeature_Riscv32_ {
    DevRegFeature_Riscv32_32bit = 1, // Implements RV32.
    DevRegFeature_Riscv32_64bit = 2, // Implements RV64.
    DevRegFeature_Riscv32_A = 3, // 'A' (Atomic Instructions).
    DevRegFeature_Riscv32_AuipcAddiFusion = 4, // Enable AUIPC+ADDI macrofusion.
    DevRegFeature_Riscv32_B = 5, // 'B' (the collection of the Zba, Zbb, Zbs extensions).
    DevRegFeature_Riscv32_C = 6, // 'C' (Compressed Instructions).
    DevRegFeature_Riscv32_ConditionalCmvFusion = 7, // Enable branch+c.mv fusion.
    DevRegFeature_Riscv32_D = 8, // 'D' (Double-Precision Floating-Point).
    DevRegFeature_Riscv32_DlenFactor2 = 9, // Vector unit DLEN(data path width) is half of VLEN.
    DevRegFeature_Riscv32_E = 10, // Implements RV{32,64}E (provides 16 rather than 32 GPRs).
    DevRegFeature_Riscv32_Experimental = 11, // Experimental intrinsics.
    DevRegFeature_Riscv32_ExperimentalRva23s64 = 12, // RISC-V experimental-rva23s64 profile.
    DevRegFeature_Riscv32_ExperimentalRva23u64 = 13, // RISC-V experimental-rva23u64 profile.
    DevRegFeature_Riscv32_ExperimentalRvb23s64 = 14, // RISC-V experimental-rvb23s64 profile.
    DevRegFeature_Riscv32_ExperimentalRvb23u64 = 15, // RISC-V experimental-rvb23u64 profile.
    DevRegFeature_Riscv32_ExperimentalRvm23u32 = 16, // RISC-V experimental-rvm23u32 profile.
    DevRegFeature_Riscv32_ExperimentalSmmpm = 17, // 'Smmpm' (Machine-level Pointer Masking for M-mode).
    DevRegFeature_Riscv32_ExperimentalSmnpm = 18, // 'Smnpm' (Machine-level Pointer Masking for next lower privilege mode).
    DevRegFeature_Riscv32_ExperimentalSsnpm = 19, // 'Ssnpm' (Supervisor-level Pointer Masking for next lower privilege mode).
    DevRegFeature_Riscv32_ExperimentalSspm = 20, // 'Sspm' (Indicates Supervisor-mode Pointer Masking).
    DevRegFeature_Riscv32_ExperimentalSsqosid = 21, // 'Ssqosid' (Quality-of-Service (QoS) Identifiers).
    DevRegFeature_Riscv32_ExperimentalSupm = 22, // 'Supm' (Indicates User-mode Pointer Masking).
    DevRegFeature_Riscv32_ExperimentalZacas = 23, // 'Zacas' (Atomic Compare-And-Swap Instructions).
    DevRegFeature_Riscv32_ExperimentalZalasr = 24, // 'Zalasr' (Load-Acquire and Store-Release Instructions).
    DevRegFeature_Riscv32_ExperimentalZicfilp = 25, // 'Zicfilp' (Landing pad).
    DevRegFeature_Riscv32_ExperimentalZicfiss = 26, // 'Zicfiss' (Shadow stack).
    DevRegFeature_Riscv32_F = 27, // 'F' (Single-Precision Floating-Point).
    DevRegFeature_Riscv32_ForcedAtomics = 28, // Assume that lock-free native-width atomics are available.
    DevRegFeature_Riscv32_ForcedSwShadowStack = 29, // Implement shadow stack with software..
    DevRegFeature_Riscv32_H = 30, // 'H' (Hypervisor).
    DevRegFeature_Riscv32_I = 31, // 'I' (Base Integer Instruction Set).
    DevRegFeature_Riscv32_LdAddFusion = 32, // Enable LD+ADD macrofusion.
    DevRegFeature_Riscv32_LuiAddiFusion = 33, // Enable LUI+ADDI macro fusion.
    DevRegFeature_Riscv32_M = 34, // 'M' (Integer Multiplication and Division).
    DevRegFeature_Riscv32_NoDefaultUnroll = 35, // Disable default unroll preference..
    DevRegFeature_Riscv32_NoRvcHints = 36, // Disable RVC Hint Instructions..
    DevRegFeature_Riscv32_NoSinkSplatOperands = 37, // Disable sink splat operands to enable .vx, .vf,.wx, and .wf instructions.
    DevRegFeature_Riscv32_NoTrailingSeqCstFence = 38, // Disable trailing fence for seq-cst store..
    DevRegFeature_Riscv32_OptimizedZeroStrideLoad = 39, // Optimized (perform fewer memory operations)zero-stride vector load.
    DevRegFeature_Riscv32_PredictableSelectExpensive = 40, // Prefer likely predicted branches over selects.
    DevRegFeature_Riscv32_PreferWInst = 41, // Prefer instructions with W suffix.
    DevRegFeature_Riscv32_Relax = 42, // Enable Linker relaxation..
    DevRegFeature_Riscv32_ReserveX1 = 43, // Reserve X1.
    DevRegFeature_Riscv32_ReserveX10 = 44, // Reserve X10.
    DevRegFeature_Riscv32_ReserveX11 = 45, // Reserve X11.
    DevRegFeature_Riscv32_ReserveX12 = 46, // Reserve X12.
    DevRegFeature_Riscv32_ReserveX13 = 47, // Reserve X13.
    DevRegFeature_Riscv32_ReserveX14 = 48, // Reserve X14.
    DevRegFeature_Riscv32_ReserveX15 = 49, // Reserve X15.
    DevRegFeature_Riscv32_ReserveX16 = 50, // Reserve X16.
    DevRegFeature_Riscv32_ReserveX17 = 51, // Reserve X17.
    DevRegFeature_Riscv32_ReserveX18 = 52, // Reserve X18.
    DevRegFeature_Riscv32_ReserveX19 = 53, // Reserve X19.
    DevRegFeature_Riscv32_ReserveX2 = 54, // Reserve X2.
    DevRegFeature_Riscv32_ReserveX20 = 55, // Reserve X20.
    DevRegFeature_Riscv32_ReserveX21 = 56, // Reserve X21.
    DevRegFeature_Riscv32_ReserveX22 = 57, // Reserve X22.
    DevRegFeature_Riscv32_ReserveX23 = 58, // Reserve X23.
    DevRegFeature_Riscv32_ReserveX24 = 59, // Reserve X24.
    DevRegFeature_Riscv32_ReserveX25 = 60, // Reserve X25.
    DevRegFeature_Riscv32_ReserveX26 = 61, // Reserve X26.
    DevRegFeature_Riscv32_ReserveX27 = 62, // Reserve X27.
    DevRegFeature_Riscv32_ReserveX28 = 63, // Reserve X28.
    DevRegFeature_Riscv32_ReserveX29 = 64, // Reserve X29.
    DevRegFeature_Riscv32_ReserveX3 = 65, // Reserve X3.
    DevRegFeature_Riscv32_ReserveX30 = 66, // Reserve X30.
    DevRegFeature_Riscv32_ReserveX31 = 67, // Reserve X31.
    DevRegFeature_Riscv32_ReserveX4 = 68, // Reserve X4.
    DevRegFeature_Riscv32_ReserveX5 = 69, // Reserve X5.
    DevRegFeature_Riscv32_ReserveX6 = 70, // Reserve X6.
    DevRegFeature_Riscv32_ReserveX7 = 71, // Reserve X7.
    DevRegFeature_Riscv32_ReserveX8 = 72, // Reserve X8.
    DevRegFeature_Riscv32_ReserveX9 = 73, // Reserve X9.
    DevRegFeature_Riscv32_Rva20s64 = 74, // RISC-V rva20s64 profile.
    DevRegFeature_Riscv32_Rva20u64 = 75, // RISC-V rva20u64 profile.
    DevRegFeature_Riscv32_Rva22s64 = 76, // RISC-V rva22s64 profile.
    DevRegFeature_Riscv32_Rva22u64 = 77, // RISC-V rva22u64 profile.
    DevRegFeature_Riscv32_Rvi20u32 = 78, // RISC-V rvi20u32 profile.
    DevRegFeature_Riscv32_Rvi20u64 = 79, // RISC-V rvi20u64 profile.
    DevRegFeature_Riscv32_SaveRestore = 80, // Enable save/restore..
    DevRegFeature_Riscv32_Shcounterenw = 81, // 'Shcounterenw' (Support writeable hcounteren enable bit for any hpmcounter that is not read-only zero).
    DevRegFeature_Riscv32_Shgatpa = 82, // 'Sgatpa' (SvNNx4 mode supported for all modes supported by satp, as well as Bare).
    DevRegFeature_Riscv32_ShiftedZextwFusion = 83, // Enable SLLI+SRLI to be fused when computing (shifted) word zero extension.
    DevRegFeature_Riscv32_ShortForwardBranchOpt = 84, // Enable short forward branch optimization.
    DevRegFeature_Riscv32_Shtvala = 85, // 'Shtvala' (htval provides all needed values).
    DevRegFeature_Riscv32_Shvsatpa = 86, // 'Svsatpa' (vsatp supports all modes supported by satp).
    DevRegFeature_Riscv32_Shvstvala = 87, // 'Shvstvala' (vstval provides all needed values).
    DevRegFeature_Riscv32_Shvstvecd = 88, // 'Shvstvecd' (vstvec supports Direct mode).
    DevRegFeature_Riscv32_Sifive7 = 89, // SiFive 7-Series processors.
    DevRegFeature_Riscv32_Smaia = 90, // 'Smaia' (Advanced Interrupt Architecture Machine Level).
    DevRegFeature_Riscv32_Smcdeleg = 91, // 'Smcdeleg' (Counter Delegation Machine Level).
    DevRegFeature_Riscv32_Smcsrind = 92, // 'Smcsrind' (Indirect CSR Access Machine Level).
    DevRegFeature_Riscv32_Smepmp = 93, // 'Smepmp' (Enhanced Physical Memory Protection).
    DevRegFeature_Riscv32_Smstateen = 94, // 'Smstateen' (Machine-mode view of the state-enable extension).
    DevRegFeature_Riscv32_Ssaia = 95, // 'Ssaia' (Advanced Interrupt Architecture Supervisor Level).
    DevRegFeature_Riscv32_Ssccfg = 96, // 'Ssccfg' (Counter Configuration Supervisor Level).
    DevRegFeature_Riscv32_Ssccptr = 97, // 'Ssccptr' (Main memory supports page table reads).
    DevRegFeature_Riscv32_Sscofpmf = 98, // 'Sscofpmf' (Count Overflow and Mode-Based Filtering).
    DevRegFeature_Riscv32_Sscounterenw = 99, // 'Sscounterenw' (Support writeable scounteren enable bit for any hpmcounter that is not read-only zero).
    DevRegFeature_Riscv32_Sscsrind = 100, // 'Sscsrind' (Indirect CSR Access Supervisor Level).
    DevRegFeature_Riscv32_Ssstateen = 101, // 'Ssstateen' (Supervisor-mode view of the state-enable extension).
    DevRegFeature_Riscv32_Ssstrict = 102, // 'Ssstrict' (No non-conforming extensions are present).
    DevRegFeature_Riscv32_Sstc = 103, // 'Sstc' (Supervisor-mode timer interrupts).
    DevRegFeature_Riscv32_Sstvala = 104, // 'Sstvala' (stval provides all needed values).
    DevRegFeature_Riscv32_Sstvecd = 105, // 'Sstvecd' (stvec supports Direct mode).
    DevRegFeature_Riscv32_Ssu64xl = 106, // 'Ssu64xl' (UXLEN=64 supported).
    DevRegFeature_Riscv32_Svade = 107, // 'Svade' (Raise exceptions on improper A/D bits).
    DevRegFeature_Riscv32_Svadu = 108, // 'Svadu' (Hardware A/D updates).
    DevRegFeature_Riscv32_Svbare = 109, // 'Svbare' $(satp mode Bare supported).
    DevRegFeature_Riscv32_Svinval = 110, // 'Svinval' (Fine-Grained Address-Translation Cache Invalidation).
    DevRegFeature_Riscv32_Svnapot = 111, // 'Svnapot' (NAPOT Translation Contiguity).
    DevRegFeature_Riscv32_Svpbmt = 112, // 'Svpbmt' (Page-Based Memory Types).
    DevRegFeature_Riscv32_TaggedGlobals = 113, // Use an instruction sequence for taking the address of a global that allows a memory tag in the upper address bits.
    DevRegFeature_Riscv32_UnalignedScalarMem = 114, // Has reasonably performant unaligned scalar loads and stores.
    DevRegFeature_Riscv32_UnalignedVectorMem = 115, // Has reasonably performant unaligned vector loads and stores.
    DevRegFeature_Riscv32_UsePostraScheduler = 116, // Schedule again after register allocation.
    DevRegFeature_Riscv32_V = 117, // 'V' (Vector Extension for Application Processors).
    DevRegFeature_Riscv32_VentanaVeyron = 118, // Ventana Veyron-Series processors.
    DevRegFeature_Riscv32_Xcvalu = 119, // 'XCValu' (CORE-V ALU Operations).
    DevRegFeature_Riscv32_Xcvbi = 120, // 'XCVbi' (CORE-V Immediate Branching).
    DevRegFeature_Riscv32_Xcvbitmanip = 121, // 'XCVbitmanip' (CORE-V Bit Manipulation).
    DevRegFeature_Riscv32_Xcvelw = 122, // 'XCVelw' (CORE-V Event Load Word).
    DevRegFeature_Riscv32_Xcvmac = 123, // 'XCVmac' (CORE-V Multiply-Accumulate).
    DevRegFeature_Riscv32_Xcvmem = 124, // 'XCVmem' (CORE-V Post-incrementing Load & Store).
    DevRegFeature_Riscv32_Xcvsimd = 125, // 'XCVsimd' (CORE-V SIMD ALU).
    DevRegFeature_Riscv32_Xsfcease = 126, // 'XSfcease' (SiFive sf.cease Instruction).
    DevRegFeature_Riscv32_Xsfvcp = 127, // 'XSfvcp' (SiFive Custom Vector Coprocessor Interface Instructions).
    DevRegFeature_Riscv32_Xsfvfnrclipxfqf = 128, // 'XSfvfnrclipxfqf' (SiFive FP32-to-int8 Ranged Clip Instructions).
    DevRegFeature_Riscv32_Xsfvfwmaccqqq = 129, // 'XSfvfwmaccqqq' (SiFive Matrix Multiply Accumulate Instruction and 4-by-4)).
    DevRegFeature_Riscv32_Xsfvqmaccdod = 130, // 'XSfvqmaccdod' (SiFive Int8 Matrix Multiplication Instructions (2-by-8 and 8-by-2)).
    DevRegFeature_Riscv32_Xsfvqmaccqoq = 131, // 'XSfvqmaccqoq' (SiFive Int8 Matrix Multiplication Instructions (4-by-8 and 8-by-4)).
    DevRegFeature_Riscv32_Xsifivecdiscarddlone = 132, // 'XSiFivecdiscarddlone' (SiFive sf.cdiscard.d.l1 Instruction).
    DevRegFeature_Riscv32_Xsifivecflushdlone = 133, // 'XSiFivecflushdlone' (SiFive sf.cflush.d.l1 Instruction).
    DevRegFeature_Riscv32_Xtheadba = 134, // 'XTHeadBa' (T-Head address calculation instructions).
    DevRegFeature_Riscv32_Xtheadbb = 135, // 'XTHeadBb' (T-Head basic bit-manipulation instructions).
    DevRegFeature_Riscv32_Xtheadbs = 136, // 'XTHeadBs' (T-Head single-bit instructions).
    DevRegFeature_Riscv32_Xtheadcmo = 137, // 'XTHeadCmo' (T-Head cache management instructions).
    DevRegFeature_Riscv32_Xtheadcondmov = 138, // 'XTHeadCondMov' (T-Head conditional move instructions).
    DevRegFeature_Riscv32_Xtheadfmemidx = 139, // 'XTHeadFMemIdx' (T-Head FP Indexed Memory Operations).
    DevRegFeature_Riscv32_Xtheadmac = 140, // 'XTHeadMac' (T-Head Multiply-Accumulate Instructions).
    DevRegFeature_Riscv32_Xtheadmemidx = 141, // 'XTHeadMemIdx' (T-Head Indexed Memory Operations).
    DevRegFeature_Riscv32_Xtheadmempair = 142, // 'XTHeadMemPair' (T-Head two-GPR Memory Operations).
    DevRegFeature_Riscv32_Xtheadsync = 143, // 'XTHeadSync' (T-Head multicore synchronization instructions).
    DevRegFeature_Riscv32_Xtheadvdot = 144, // 'XTHeadVdot' (T-Head Vector Extensions for Dot).
    DevRegFeature_Riscv32_Xventanacondops = 145, // 'XVentanaCondOps' (Ventana Conditional Ops).
    DevRegFeature_Riscv32_Xwchc = 146, // 'Xwchc' (WCH/QingKe additional compressed opcodes).
    DevRegFeature_Riscv32_Za128rs = 147, // 'Za128rs' (Reservation Set Size of at Most 128 Bytes).
    DevRegFeature_Riscv32_Za64rs = 148, // 'Za64rs' (Reservation Set Size of at Most 64 Bytes).
    DevRegFeature_Riscv32_Zaamo = 149, // 'Zaamo' (Atomic Memory Operations).
    DevRegFeature_Riscv32_Zabha = 150, // 'Zabha' (Byte and Halfword Atomic Memory Operations).
    DevRegFeature_Riscv32_Zalrsc = 151, // 'Zalrsc' (Load-Reserved/Store-Conditional).
    DevRegFeature_Riscv32_Zama16b = 152, // 'Zama16b' (Atomic 16-byte misaligned loads, stores and AMOs).
    DevRegFeature_Riscv32_Zawrs = 153, // 'Zawrs' (Wait on Reservation Set).
    DevRegFeature_Riscv32_Zba = 154, // 'Zba' (Address Generation Instructions).
    DevRegFeature_Riscv32_Zbb = 155, // 'Zbb' (Basic Bit-Manipulation).
    DevRegFeature_Riscv32_Zbc = 156, // 'Zbc' (Carry-Less Multiplication).
    DevRegFeature_Riscv32_Zbkb = 157, // 'Zbkb' (Bitmanip instructions for Cryptography).
    DevRegFeature_Riscv32_Zbkc = 158, // 'Zbkc' (Carry-less multiply instructions for Cryptography).
    DevRegFeature_Riscv32_Zbkx = 159, // 'Zbkx' (Crossbar permutation instructions).
    DevRegFeature_Riscv32_Zbs = 160, // 'Zbs' (Single-Bit Instructions).
    DevRegFeature_Riscv32_Zca = 161, // 'Zca' (part of the C extension, excluding compressed floating point loads/stores).
    DevRegFeature_Riscv32_Zcb = 162, // 'Zcb' (Compressed basic bit manipulation instructions).
    DevRegFeature_Riscv32_Zcd = 163, // 'Zcd' (Compressed Double-Precision Floating-Point Instructions).
    DevRegFeature_Riscv32_Zce = 164, // 'Zce' (Compressed extensions for microcontrollers).
    DevRegFeature_Riscv32_Zcf = 165, // 'Zcf' (Compressed Single-Precision Floating-Point Instructions).
    DevRegFeature_Riscv32_Zcmop = 166, // 'Zcmop' (Compressed May-Be-Operations).
    DevRegFeature_Riscv32_Zcmp = 167, // 'Zcmp' (sequenced instructions for code-size reduction).
    DevRegFeature_Riscv32_Zcmt = 168, // 'Zcmt' (table jump instructions for code-size reduction).
    DevRegFeature_Riscv32_Zdinx = 169, // 'Zdinx' (Double in Integer).
    DevRegFeature_Riscv32_ZexthFusion = 170, // Enable SLLI+SRLI to be fused to zero extension of halfword.
    DevRegFeature_Riscv32_ZextwFusion = 171, // Enable SLLI+SRLI to be fused to zero extension of word.
    DevRegFeature_Riscv32_Zfa = 172, // 'Zfa' (Additional Floating-Point).
    DevRegFeature_Riscv32_Zfbfmin = 173, // 'Zfbfmin' (Scalar BF16 Converts).
    DevRegFeature_Riscv32_Zfh = 174, // 'Zfh' (Half-Precision Floating-Point).
    DevRegFeature_Riscv32_Zfhmin = 175, // 'Zfhmin' (Half-Precision Floating-Point Minimal).
    DevRegFeature_Riscv32_Zfinx = 176, // 'Zfinx' (Float in Integer).
    DevRegFeature_Riscv32_Zhinx = 177, // 'Zhinx' (Half Float in Integer).
    DevRegFeature_Riscv32_Zhinxmin = 178, // 'Zhinxmin' (Half Float in Integer Minimal).
    DevRegFeature_Riscv32_Zic64b = 179, // 'Zic64b' (Cache Block Size Is 64 Bytes).
    DevRegFeature_Riscv32_Zicbom = 180, // 'Zicbom' (Cache-Block Management Instructions).
    DevRegFeature_Riscv32_Zicbop = 181, // 'Zicbop' (Cache-Block Prefetch Instructions).
    DevRegFeature_Riscv32_Zicboz = 182, // 'Zicboz' (Cache-Block Zero Instructions).
    DevRegFeature_Riscv32_Ziccamoa = 183, // 'Ziccamoa' (Main Memory Supports All Atomics in A).
    DevRegFeature_Riscv32_Ziccif = 184, // 'Ziccif' (Main Memory Supports Instruction Fetch with Atomicity Requirement).
    DevRegFeature_Riscv32_Zicclsm = 185, // 'Zicclsm' (Main Memory Supports Misaligned Loads/Stores).
    DevRegFeature_Riscv32_Ziccrse = 186, // 'Ziccrse' (Main Memory Supports Forward Progress on LR/SC Sequences).
    DevRegFeature_Riscv32_Zicntr = 187, // 'Zicntr' (Base Counters and Timers).
    DevRegFeature_Riscv32_Zicond = 188, // 'Zicond' (Integer Conditional Operations).
    DevRegFeature_Riscv32_Zicsr = 189, // 'zicsr' (CSRs).
    DevRegFeature_Riscv32_Zifencei = 190, // 'Zifencei' (fence.i).
    DevRegFeature_Riscv32_Zihintntl = 191, // 'Zihintntl' (Non-Temporal Locality Hints).
    DevRegFeature_Riscv32_Zihintpause = 192, // 'Zihintpause' (Pause Hint).
    DevRegFeature_Riscv32_Zihpm = 193, // 'Zihpm' (Hardware Performance Counters).
    DevRegFeature_Riscv32_Zimop = 194, // 'Zimop' (May-Be-Operations).
    DevRegFeature_Riscv32_Zk = 195, // 'Zk' (Standard scalar cryptography extension).
    DevRegFeature_Riscv32_Zkn = 196, // 'Zkn' (NIST Algorithm Suite).
    DevRegFeature_Riscv32_Zknd = 197, // 'Zknd' (NIST Suite: AES Decryption).
    DevRegFeature_Riscv32_Zkne = 198, // 'Zkne' (NIST Suite: AES Encryption).
    DevRegFeature_Riscv32_Zknh = 199, // 'Zknh' (NIST Suite: Hash Function Instructions).
    DevRegFeature_Riscv32_Zkr = 200, // 'Zkr' (Entropy Source Extension).
    DevRegFeature_Riscv32_Zks = 201, // 'Zks' (ShangMi Algorithm Suite).
    DevRegFeature_Riscv32_Zksed = 202, // 'Zksed' (ShangMi Suite: SM4 Block Cipher Instructions).
    DevRegFeature_Riscv32_Zksh = 203, // 'Zksh' (ShangMi Suite: SM3 Hash Function Instructions).
    DevRegFeature_Riscv32_Zkt = 204, // 'Zkt' (Data Independent Execution Latency).
    DevRegFeature_Riscv32_Zmmul = 205, // 'Zmmul' (Integer Multiplication).
    DevRegFeature_Riscv32_Ztso = 206, // 'Ztso' (Memory Model
    DevRegFeature_Riscv32_Zvbb = 207, // 'Zvbb' (Vector basic bit-manipulation instructions).
    DevRegFeature_Riscv32_Zvbc = 208, // 'Zvbc' (Vector Carryless Multiplication).
    DevRegFeature_Riscv32_Zve32f = 209, // 'Zve32f' (Vector Extensions for Embedded Processors with maximal 32 EEW and F extension).
    DevRegFeature_Riscv32_Zve32x = 210, // 'Zve32x' (Vector Extensions for Embedded Processors with maximal 32 EEW).
    DevRegFeature_Riscv32_Zve64d = 211, // 'Zve64d' (Vector Extensions for Embedded Processors with maximal 64 EEW, F and D extension).
    DevRegFeature_Riscv32_Zve64f = 212, // 'Zve64f' (Vector Extensions for Embedded Processors with maximal 64 EEW and F extension).
    DevRegFeature_Riscv32_Zve64x = 213, // 'Zve64x' (Vector Extensions for Embedded Processors with maximal 64 EEW).
    DevRegFeature_Riscv32_Zvfbfmin = 214, // 'Zvbfmin' (Vector BF16 Converts).
    DevRegFeature_Riscv32_Zvfbfwma = 215, // 'Zvfbfwma' (Vector BF16 widening mul-add).
    DevRegFeature_Riscv32_Zvfh = 216, // 'Zvfh' (Vector Half-Precision Floating-Point).
    DevRegFeature_Riscv32_Zvfhmin = 217, // 'Zvfhmin' (Vector Half-Precision Floating-Point Minimal).
    DevRegFeature_Riscv32_Zvkb = 218, // 'Zvkb' (Vector Bit-manipulation used in Cryptography).
    DevRegFeature_Riscv32_Zvkg = 219, // 'Zvkg' (Vector GCM instructions for Cryptography).
    DevRegFeature_Riscv32_Zvkn = 220, // 'Zvkn' (shorthand for 'Zvkned', 'Zvknhb', 'Zvkb', and 'Zvkt').
    DevRegFeature_Riscv32_Zvknc = 221, // 'Zvknc' (shorthand for 'Zvknc' and 'Zvbc').
    DevRegFeature_Riscv32_Zvkned = 222, // 'Zvkned' (Vector AES Encryption & Decryption (Single Round)).
    DevRegFeature_Riscv32_Zvkng = 223, // 'zvkng' (shorthand for 'Zvkn' and 'Zvkg').
    DevRegFeature_Riscv32_Zvknha = 224, // 'Zvknha' (Vector SHA-2 (SHA-256 only)).
    DevRegFeature_Riscv32_Zvknhb = 225, // 'Zvknhb' (Vector SHA-2 (SHA-256 and SHA-512)).
    DevRegFeature_Riscv32_Zvks = 226, // 'Zvks' (shorthand for 'Zvksed', 'Zvksh', 'Zvkb', and 'Zvkt').
    DevRegFeature_Riscv32_Zvksc = 227, // 'Zvksc' (shorthand for 'Zvks' and 'Zvbc').
    DevRegFeature_Riscv32_Zvksed = 228, // 'Zvksed' (SM4 Block Cipher Instructions).
    DevRegFeature_Riscv32_Zvksg = 229, // 'Zvksg' (shorthand for 'Zvks' and 'Zvkg').
    DevRegFeature_Riscv32_Zvksh = 230, // 'Zvksh' (SM3 Hash Function Instructions).
    DevRegFeature_Riscv32_Zvkt = 231, // 'Zvkt' (Vector Data-Independent Execution Latency).
    DevRegFeature_Riscv32_Zvl1024b = 232, // 'Zvl' (Minimum Vector Length) 1024.
    DevRegFeature_Riscv32_Zvl128b = 233, // 'Zvl' (Minimum Vector Length) 128.
    DevRegFeature_Riscv32_Zvl16384b = 234, // 'Zvl' (Minimum Vector Length) 16384.
    DevRegFeature_Riscv32_Zvl2048b = 235, // 'Zvl' (Minimum Vector Length) 2048.
    DevRegFeature_Riscv32_Zvl256b = 236, // 'Zvl' (Minimum Vector Length) 256.
    DevRegFeature_Riscv32_Zvl32768b = 237, // 'Zvl' (Minimum Vector Length) 32768.
    DevRegFeature_Riscv32_Zvl32b = 238, // 'Zvl' (Minimum Vector Length) 32.
    DevRegFeature_Riscv32_Zvl4096b = 239, // 'Zvl' (Minimum Vector Length) 4096.
    DevRegFeature_Riscv32_Zvl512b = 240, // 'Zvl' (Minimum Vector Length) 512.
    DevRegFeature_Riscv32_Zvl64b = 241, // 'Zvl' (Minimum Vector Length) 64.
    DevRegFeature_Riscv32_Zvl65536b = 242, // 'Zvl' (Minimum Vector Length) 65536.
    DevRegFeature_Riscv32_Zvl8192b = 243, // 'Zvl' (Minimum Vector Length) 8192.
    DevRegFeature_Riscv32_Max = 0x7fffffff,
} DevRegFeature_Riscv32;

typedef enum DevRegFeature_Riscv64_ {
    DevRegFeature_Riscv64_32bit = 1, // Implements RV32.
    DevRegFeature_Riscv64_64bit = 2, // Implements RV64.
    DevRegFeature_Riscv64_A = 3, // 'A' (Atomic Instructions).
    DevRegFeature_Riscv64_AuipcAddiFusion = 4, // Enable AUIPC+ADDI macrofusion.
    DevRegFeature_Riscv64_B = 5, // 'B' (the collection of the Zba, Zbb, Zbs extensions).
    DevRegFeature_Riscv64_C = 6, // 'C' (Compressed Instructions).
    DevRegFeature_Riscv64_ConditionalCmvFusion = 7, // Enable branch+c.mv fusion.
    DevRegFeature_Riscv64_D = 8, // 'D' (Double-Precision Floating-Point).
    DevRegFeature_Riscv64_DlenFactor2 = 9, // Vector unit DLEN(data path width) is half of VLEN.
    DevRegFeature_Riscv64_E = 10, // Implements RV{32,64}E (provides 16 rather than 32 GPRs).
    DevRegFeature_Riscv64_Experimental = 11, // Experimental intrinsics.
    DevRegFeature_Riscv64_ExperimentalRva23s64 = 12, // RISC-V experimental-rva23s64 profile.
    DevRegFeature_Riscv64_ExperimentalRva23u64 = 13, // RISC-V experimental-rva23u64 profile.
    DevRegFeature_Riscv64_ExperimentalRvb23s64 = 14, // RISC-V experimental-rvb23s64 profile.
    DevRegFeature_Riscv64_ExperimentalRvb23u64 = 15, // RISC-V experimental-rvb23u64 profile.
    DevRegFeature_Riscv64_ExperimentalRvm23u32 = 16, // RISC-V experimental-rvm23u32 profile.
    DevRegFeature_Riscv64_ExperimentalSmmpm = 17, // 'Smmpm' (Machine-level Pointer Masking for M-mode).
    DevRegFeature_Riscv64_ExperimentalSmnpm = 18, // 'Smnpm' (Machine-level Pointer Masking for next lower privilege mode).
    DevRegFeature_Riscv64_ExperimentalSsnpm = 19, // 'Ssnpm' (Supervisor-level Pointer Masking for next lower privilege mode).
    DevRegFeature_Riscv64_ExperimentalSspm = 20, // 'Sspm' (Indicates Supervisor-mode Pointer Masking).
    DevRegFeature_Riscv64_ExperimentalSsqosid = 21, // 'Ssqosid' (Quality-of-Service (QoS) Identifiers).
    DevRegFeature_Riscv64_ExperimentalSupm = 22, // 'Supm' (Indicates User-mode Pointer Masking).
    DevRegFeature_Riscv64_ExperimentalZacas = 23, // 'Zacas' (Atomic Compare-And-Swap Instructions).
    DevRegFeature_Riscv64_ExperimentalZalasr = 24, // 'Zalasr' (Load-Acquire and Store-Release Instructions).
    DevRegFeature_Riscv64_ExperimentalZicfilp = 25, // 'Zicfilp' (Landing pad).
    DevRegFeature_Riscv64_ExperimentalZicfiss = 26, // 'Zicfiss' (Shadow stack).
    DevRegFeature_Riscv64_F = 27, // 'F' (Single-Precision Floating-Point).
    DevRegFeature_Riscv64_ForcedAtomics = 28, // Assume that lock-free native-width atomics are available.
    DevRegFeature_Riscv64_ForcedSwShadowStack = 29, // Implement shadow stack with software..
    DevRegFeature_Riscv64_H = 30, // 'H' (Hypervisor).
    DevRegFeature_Riscv64_I = 31, // 'I' (Base Integer Instruction Set).
    DevRegFeature_Riscv64_LdAddFusion = 32, // Enable LD+ADD macrofusion.
    DevRegFeature_Riscv64_LuiAddiFusion = 33, // Enable LUI+ADDI macro fusion.
    DevRegFeature_Riscv64_M = 34, // 'M' (Integer Multiplication and Division).
    DevRegFeature_Riscv64_NoDefaultUnroll = 35, // Disable default unroll preference..
    DevRegFeature_Riscv64_NoRvcHints = 36, // Disable RVC Hint Instructions..
    DevRegFeature_Riscv64_NoSinkSplatOperands = 37, // Disable sink splat operands to enable .vx, .vf,.wx, and .wf instructions.
    DevRegFeature_Riscv64_NoTrailingSeqCstFence = 38, // Disable trailing fence for seq-cst store..
    DevRegFeature_Riscv64_OptimizedZeroStrideLoad = 39, // Optimized (perform fewer memory operations)zero-stride vector load.
    DevRegFeature_Riscv64_PredictableSelectExpensive = 40, // Prefer likely predicted branches over selects.
    DevRegFeature_Riscv64_PreferWInst = 41, // Prefer instructions with W suffix.
    DevRegFeature_Riscv64_Relax = 42, // Enable Linker relaxation..
    DevRegFeature_Riscv64_ReserveX1 = 43, // Reserve X1.
    DevRegFeature_Riscv64_ReserveX10 = 44, // Reserve X10.
    DevRegFeature_Riscv64_ReserveX11 = 45, // Reserve X11.
    DevRegFeature_Riscv64_ReserveX12 = 46, // Reserve X12.
    DevRegFeature_Riscv64_ReserveX13 = 47, // Reserve X13.
    DevRegFeature_Riscv64_ReserveX14 = 48, // Reserve X14.
    DevRegFeature_Riscv64_ReserveX15 = 49, // Reserve X15.
    DevRegFeature_Riscv64_ReserveX16 = 50, // Reserve X16.
    DevRegFeature_Riscv64_ReserveX17 = 51, // Reserve X17.
    DevRegFeature_Riscv64_ReserveX18 = 52, // Reserve X18.
    DevRegFeature_Riscv64_ReserveX19 = 53, // Reserve X19.
    DevRegFeature_Riscv64_ReserveX2 = 54, // Reserve X2.
    DevRegFeature_Riscv64_ReserveX20 = 55, // Reserve X20.
    DevRegFeature_Riscv64_ReserveX21 = 56, // Reserve X21.
    DevRegFeature_Riscv64_ReserveX22 = 57, // Reserve X22.
    DevRegFeature_Riscv64_ReserveX23 = 58, // Reserve X23.
    DevRegFeature_Riscv64_ReserveX24 = 59, // Reserve X24.
    DevRegFeature_Riscv64_ReserveX25 = 60, // Reserve X25.
    DevRegFeature_Riscv64_ReserveX26 = 61, // Reserve X26.
    DevRegFeature_Riscv64_ReserveX27 = 62, // Reserve X27.
    DevRegFeature_Riscv64_ReserveX28 = 63, // Reserve X28.
    DevRegFeature_Riscv64_ReserveX29 = 64, // Reserve X29.
    DevRegFeature_Riscv64_ReserveX3 = 65, // Reserve X3.
    DevRegFeature_Riscv64_ReserveX30 = 66, // Reserve X30.
    DevRegFeature_Riscv64_ReserveX31 = 67, // Reserve X31.
    DevRegFeature_Riscv64_ReserveX4 = 68, // Reserve X4.
    DevRegFeature_Riscv64_ReserveX5 = 69, // Reserve X5.
    DevRegFeature_Riscv64_ReserveX6 = 70, // Reserve X6.
    DevRegFeature_Riscv64_ReserveX7 = 71, // Reserve X7.
    DevRegFeature_Riscv64_ReserveX8 = 72, // Reserve X8.
    DevRegFeature_Riscv64_ReserveX9 = 73, // Reserve X9.
    DevRegFeature_Riscv64_Rva20s64 = 74, // RISC-V rva20s64 profile.
    DevRegFeature_Riscv64_Rva20u64 = 75, // RISC-V rva20u64 profile.
    DevRegFeature_Riscv64_Rva22s64 = 76, // RISC-V rva22s64 profile.
    DevRegFeature_Riscv64_Rva22u64 = 77, // RISC-V rva22u64 profile.
    DevRegFeature_Riscv64_Rvi20u32 = 78, // RISC-V rvi20u32 profile.
    DevRegFeature_Riscv64_Rvi20u64 = 79, // RISC-V rvi20u64 profile.
    DevRegFeature_Riscv64_SaveRestore = 80, // Enable save/restore..
    DevRegFeature_Riscv64_Shcounterenw = 81, // 'Shcounterenw' (Support writeable hcounteren enable bit for any hpmcounter that is not read-only zero).
    DevRegFeature_Riscv64_Shgatpa = 82, // 'Sgatpa' (SvNNx4 mode supported for all modes supported by satp, as well as Bare).
    DevRegFeature_Riscv64_ShiftedZextwFusion = 83, // Enable SLLI+SRLI to be fused when computing (shifted) word zero extension.
    DevRegFeature_Riscv64_ShortForwardBranchOpt = 84, // Enable short forward branch optimization.
    DevRegFeature_Riscv64_Shtvala = 85, // 'Shtvala' (htval provides all needed values).
    DevRegFeature_Riscv64_Shvsatpa = 86, // 'Svsatpa' (vsatp supports all modes supported by satp).
    DevRegFeature_Riscv64_Shvstvala = 87, // 'Shvstvala' (vstval provides all needed values).
    DevRegFeature_Riscv64_Shvstvecd = 88, // 'Shvstvecd' (vstvec supports Direct mode).
    DevRegFeature_Riscv64_Sifive7 = 89, // SiFive 7-Series processors.
    DevRegFeature_Riscv64_Smaia = 90, // 'Smaia' (Advanced Interrupt Architecture Machine Level).
    DevRegFeature_Riscv64_Smcdeleg = 91, // 'Smcdeleg' (Counter Delegation Machine Level).
    DevRegFeature_Riscv64_Smcsrind = 92, // 'Smcsrind' (Indirect CSR Access Machine Level).
    DevRegFeature_Riscv64_Smepmp = 93, // 'Smepmp' (Enhanced Physical Memory Protection).
    DevRegFeature_Riscv64_Smstateen = 94, // 'Smstateen' (Machine-mode view of the state-enable extension).
    DevRegFeature_Riscv64_Ssaia = 95, // 'Ssaia' (Advanced Interrupt Architecture Supervisor Level).
    DevRegFeature_Riscv64_Ssccfg = 96, // 'Ssccfg' (Counter Configuration Supervisor Level).
    DevRegFeature_Riscv64_Ssccptr = 97, // 'Ssccptr' (Main memory supports page table reads).
    DevRegFeature_Riscv64_Sscofpmf = 98, // 'Sscofpmf' (Count Overflow and Mode-Based Filtering).
    DevRegFeature_Riscv64_Sscounterenw = 99, // 'Sscounterenw' (Support writeable scounteren enable bit for any hpmcounter that is not read-only zero).
    DevRegFeature_Riscv64_Sscsrind = 100, // 'Sscsrind' (Indirect CSR Access Supervisor Level).
    DevRegFeature_Riscv64_Ssstateen = 101, // 'Ssstateen' (Supervisor-mode view of the state-enable extension).
    DevRegFeature_Riscv64_Ssstrict = 102, // 'Ssstrict' (No non-conforming extensions are present).
    DevRegFeature_Riscv64_Sstc = 103, // 'Sstc' (Supervisor-mode timer interrupts).
    DevRegFeature_Riscv64_Sstvala = 104, // 'Sstvala' (stval provides all needed values).
    DevRegFeature_Riscv64_Sstvecd = 105, // 'Sstvecd' (stvec supports Direct mode).
    DevRegFeature_Riscv64_Ssu64xl = 106, // 'Ssu64xl' (UXLEN=64 supported).
    DevRegFeature_Riscv64_Svade = 107, // 'Svade' (Raise exceptions on improper A/D bits).
    DevRegFeature_Riscv64_Svadu = 108, // 'Svadu' (Hardware A/D updates).
    DevRegFeature_Riscv64_Svbare = 109, // 'Svbare' $(satp mode Bare supported).
    DevRegFeature_Riscv64_Svinval = 110, // 'Svinval' (Fine-Grained Address-Translation Cache Invalidation).
    DevRegFeature_Riscv64_Svnapot = 111, // 'Svnapot' (NAPOT Translation Contiguity).
    DevRegFeature_Riscv64_Svpbmt = 112, // 'Svpbmt' (Page-Based Memory Types).
    DevRegFeature_Riscv64_TaggedGlobals = 113, // Use an instruction sequence for taking the address of a global that allows a memory tag in the upper address bits.
    DevRegFeature_Riscv64_UnalignedScalarMem = 114, // Has reasonably performant unaligned scalar loads and stores.
    DevRegFeature_Riscv64_UnalignedVectorMem = 115, // Has reasonably performant unaligned vector loads and stores.
    DevRegFeature_Riscv64_UsePostraScheduler = 116, // Schedule again after register allocation.
    DevRegFeature_Riscv64_V = 117, // 'V' (Vector Extension for Application Processors).
    DevRegFeature_Riscv64_VentanaVeyron = 118, // Ventana Veyron-Series processors.
    DevRegFeature_Riscv64_Xcvalu = 119, // 'XCValu' (CORE-V ALU Operations).
    DevRegFeature_Riscv64_Xcvbi = 120, // 'XCVbi' (CORE-V Immediate Branching).
    DevRegFeature_Riscv64_Xcvbitmanip = 121, // 'XCVbitmanip' (CORE-V Bit Manipulation).
    DevRegFeature_Riscv64_Xcvelw = 122, // 'XCVelw' (CORE-V Event Load Word).
    DevRegFeature_Riscv64_Xcvmac = 123, // 'XCVmac' (CORE-V Multiply-Accumulate).
    DevRegFeature_Riscv64_Xcvmem = 124, // 'XCVmem' (CORE-V Post-incrementing Load & Store).
    DevRegFeature_Riscv64_Xcvsimd = 125, // 'XCVsimd' (CORE-V SIMD ALU).
    DevRegFeature_Riscv64_Xsfcease = 126, // 'XSfcease' (SiFive sf.cease Instruction).
    DevRegFeature_Riscv64_Xsfvcp = 127, // 'XSfvcp' (SiFive Custom Vector Coprocessor Interface Instructions).
    DevRegFeature_Riscv64_Xsfvfnrclipxfqf = 128, // 'XSfvfnrclipxfqf' (SiFive FP32-to-int8 Ranged Clip Instructions).
    DevRegFeature_Riscv64_Xsfvfwmaccqqq = 129, // 'XSfvfwmaccqqq' (SiFive Matrix Multiply Accumulate Instruction and 4-by-4)).
    DevRegFeature_Riscv64_Xsfvqmaccdod = 130, // 'XSfvqmaccdod' (SiFive Int8 Matrix Multiplication Instructions (2-by-8 and 8-by-2)).
    DevRegFeature_Riscv64_Xsfvqmaccqoq = 131, // 'XSfvqmaccqoq' (SiFive Int8 Matrix Multiplication Instructions (4-by-8 and 8-by-4)).
    DevRegFeature_Riscv64_Xsifivecdiscarddlone = 132, // 'XSiFivecdiscarddlone' (SiFive sf.cdiscard.d.l1 Instruction).
    DevRegFeature_Riscv64_Xsifivecflushdlone = 133, // 'XSiFivecflushdlone' (SiFive sf.cflush.d.l1 Instruction).
    DevRegFeature_Riscv64_Xtheadba = 134, // 'XTHeadBa' (T-Head address calculation instructions).
    DevRegFeature_Riscv64_Xtheadbb = 135, // 'XTHeadBb' (T-Head basic bit-manipulation instructions).
    DevRegFeature_Riscv64_Xtheadbs = 136, // 'XTHeadBs' (T-Head single-bit instructions).
    DevRegFeature_Riscv64_Xtheadcmo = 137, // 'XTHeadCmo' (T-Head cache management instructions).
    DevRegFeature_Riscv64_Xtheadcondmov = 138, // 'XTHeadCondMov' (T-Head conditional move instructions).
    DevRegFeature_Riscv64_Xtheadfmemidx = 139, // 'XTHeadFMemIdx' (T-Head FP Indexed Memory Operations).
    DevRegFeature_Riscv64_Xtheadmac = 140, // 'XTHeadMac' (T-Head Multiply-Accumulate Instructions).
    DevRegFeature_Riscv64_Xtheadmemidx = 141, // 'XTHeadMemIdx' (T-Head Indexed Memory Operations).
    DevRegFeature_Riscv64_Xtheadmempair = 142, // 'XTHeadMemPair' (T-Head two-GPR Memory Operations).
    DevRegFeature_Riscv64_Xtheadsync = 143, // 'XTHeadSync' (T-Head multicore synchronization instructions).
    DevRegFeature_Riscv64_Xtheadvdot = 144, // 'XTHeadVdot' (T-Head Vector Extensions for Dot).
    DevRegFeature_Riscv64_Xventanacondops = 145, // 'XVentanaCondOps' (Ventana Conditional Ops).
    DevRegFeature_Riscv64_Xwchc = 146, // 'Xwchc' (WCH/QingKe additional compressed opcodes).
    DevRegFeature_Riscv64_Za128rs = 147, // 'Za128rs' (Reservation Set Size of at Most 128 Bytes).
    DevRegFeature_Riscv64_Za64rs = 148, // 'Za64rs' (Reservation Set Size of at Most 64 Bytes).
    DevRegFeature_Riscv64_Zaamo = 149, // 'Zaamo' (Atomic Memory Operations).
    DevRegFeature_Riscv64_Zabha = 150, // 'Zabha' (Byte and Halfword Atomic Memory Operations).
    DevRegFeature_Riscv64_Zalrsc = 151, // 'Zalrsc' (Load-Reserved/Store-Conditional).
    DevRegFeature_Riscv64_Zama16b = 152, // 'Zama16b' (Atomic 16-byte misaligned loads, stores and AMOs).
    DevRegFeature_Riscv64_Zawrs = 153, // 'Zawrs' (Wait on Reservation Set).
    DevRegFeature_Riscv64_Zba = 154, // 'Zba' (Address Generation Instructions).
    DevRegFeature_Riscv64_Zbb = 155, // 'Zbb' (Basic Bit-Manipulation).
    DevRegFeature_Riscv64_Zbc = 156, // 'Zbc' (Carry-Less Multiplication).
    DevRegFeature_Riscv64_Zbkb = 157, // 'Zbkb' (Bitmanip instructions for Cryptography).
    DevRegFeature_Riscv64_Zbkc = 158, // 'Zbkc' (Carry-less multiply instructions for Cryptography).
    DevRegFeature_Riscv64_Zbkx = 159, // 'Zbkx' (Crossbar permutation instructions).
    DevRegFeature_Riscv64_Zbs = 160, // 'Zbs' (Single-Bit Instructions).
    DevRegFeature_Riscv64_Zca = 161, // 'Zca' (part of the C extension, excluding compressed floating point loads/stores).
    DevRegFeature_Riscv64_Zcb = 162, // 'Zcb' (Compressed basic bit manipulation instructions).
    DevRegFeature_Riscv64_Zcd = 163, // 'Zcd' (Compressed Double-Precision Floating-Point Instructions).
    DevRegFeature_Riscv64_Zce = 164, // 'Zce' (Compressed extensions for microcontrollers).
    DevRegFeature_Riscv64_Zcf = 165, // 'Zcf' (Compressed Single-Precision Floating-Point Instructions).
    DevRegFeature_Riscv64_Zcmop = 166, // 'Zcmop' (Compressed May-Be-Operations).
    DevRegFeature_Riscv64_Zcmp = 167, // 'Zcmp' (sequenced instructions for code-size reduction).
    DevRegFeature_Riscv64_Zcmt = 168, // 'Zcmt' (table jump instructions for code-size reduction).
    DevRegFeature_Riscv64_Zdinx = 169, // 'Zdinx' (Double in Integer).
    DevRegFeature_Riscv64_ZexthFusion = 170, // Enable SLLI+SRLI to be fused to zero extension of halfword.
    DevRegFeature_Riscv64_ZextwFusion = 171, // Enable SLLI+SRLI to be fused to zero extension of word.
    DevRegFeature_Riscv64_Zfa = 172, // 'Zfa' (Additional Floating-Point).
    DevRegFeature_Riscv64_Zfbfmin = 173, // 'Zfbfmin' (Scalar BF16 Converts).
    DevRegFeature_Riscv64_Zfh = 174, // 'Zfh' (Half-Precision Floating-Point).
    DevRegFeature_Riscv64_Zfhmin = 175, // 'Zfhmin' (Half-Precision Floating-Point Minimal).
    DevRegFeature_Riscv64_Zfinx = 176, // 'Zfinx' (Float in Integer).
    DevRegFeature_Riscv64_Zhinx = 177, // 'Zhinx' (Half Float in Integer).
    DevRegFeature_Riscv64_Zhinxmin = 178, // 'Zhinxmin' (Half Float in Integer Minimal).
    DevRegFeature_Riscv64_Zic64b = 179, // 'Zic64b' (Cache Block Size Is 64 Bytes).
    DevRegFeature_Riscv64_Zicbom = 180, // 'Zicbom' (Cache-Block Management Instructions).
    DevRegFeature_Riscv64_Zicbop = 181, // 'Zicbop' (Cache-Block Prefetch Instructions).
    DevRegFeature_Riscv64_Zicboz = 182, // 'Zicboz' (Cache-Block Zero Instructions).
    DevRegFeature_Riscv64_Ziccamoa = 183, // 'Ziccamoa' (Main Memory Supports All Atomics in A).
    DevRegFeature_Riscv64_Ziccif = 184, // 'Ziccif' (Main Memory Supports Instruction Fetch with Atomicity Requirement).
    DevRegFeature_Riscv64_Zicclsm = 185, // 'Zicclsm' (Main Memory Supports Misaligned Loads/Stores).
    DevRegFeature_Riscv64_Ziccrse = 186, // 'Ziccrse' (Main Memory Supports Forward Progress on LR/SC Sequences).
    DevRegFeature_Riscv64_Zicntr = 187, // 'Zicntr' (Base Counters and Timers).
    DevRegFeature_Riscv64_Zicond = 188, // 'Zicond' (Integer Conditional Operations).
    DevRegFeature_Riscv64_Zicsr = 189, // 'zicsr' (CSRs).
    DevRegFeature_Riscv64_Zifencei = 190, // 'Zifencei' (fence.i).
    DevRegFeature_Riscv64_Zihintntl = 191, // 'Zihintntl' (Non-Temporal Locality Hints).
    DevRegFeature_Riscv64_Zihintpause = 192, // 'Zihintpause' (Pause Hint).
    DevRegFeature_Riscv64_Zihpm = 193, // 'Zihpm' (Hardware Performance Counters).
    DevRegFeature_Riscv64_Zimop = 194, // 'Zimop' (May-Be-Operations).
    DevRegFeature_Riscv64_Zk = 195, // 'Zk' (Standard scalar cryptography extension).
    DevRegFeature_Riscv64_Zkn = 196, // 'Zkn' (NIST Algorithm Suite).
    DevRegFeature_Riscv64_Zknd = 197, // 'Zknd' (NIST Suite: AES Decryption).
    DevRegFeature_Riscv64_Zkne = 198, // 'Zkne' (NIST Suite: AES Encryption).
    DevRegFeature_Riscv64_Zknh = 199, // 'Zknh' (NIST Suite: Hash Function Instructions).
    DevRegFeature_Riscv64_Zkr = 200, // 'Zkr' (Entropy Source Extension).
    DevRegFeature_Riscv64_Zks = 201, // 'Zks' (ShangMi Algorithm Suite).
    DevRegFeature_Riscv64_Zksed = 202, // 'Zksed' (ShangMi Suite: SM4 Block Cipher Instructions).
    DevRegFeature_Riscv64_Zksh = 203, // 'Zksh' (ShangMi Suite: SM3 Hash Function Instructions).
    DevRegFeature_Riscv64_Zkt = 204, // 'Zkt' (Data Independent Execution Latency).
    DevRegFeature_Riscv64_Zmmul = 205, // 'Zmmul' (Integer Multiplication).
    DevRegFeature_Riscv64_Ztso = 206, // 'Ztso' (Memory Model
    DevRegFeature_Riscv64_Zvbb = 207, // 'Zvbb' (Vector basic bit-manipulation instructions).
    DevRegFeature_Riscv64_Zvbc = 208, // 'Zvbc' (Vector Carryless Multiplication).
    DevRegFeature_Riscv64_Zve32f = 209, // 'Zve32f' (Vector Extensions for Embedded Processors with maximal 32 EEW and F extension).
    DevRegFeature_Riscv64_Zve32x = 210, // 'Zve32x' (Vector Extensions for Embedded Processors with maximal 32 EEW).
    DevRegFeature_Riscv64_Zve64d = 211, // 'Zve64d' (Vector Extensions for Embedded Processors with maximal 64 EEW, F and D extension).
    DevRegFeature_Riscv64_Zve64f = 212, // 'Zve64f' (Vector Extensions for Embedded Processors with maximal 64 EEW and F extension).
    DevRegFeature_Riscv64_Zve64x = 213, // 'Zve64x' (Vector Extensions for Embedded Processors with maximal 64 EEW).
    DevRegFeature_Riscv64_Zvfbfmin = 214, // 'Zvbfmin' (Vector BF16 Converts).
    DevRegFeature_Riscv64_Zvfbfwma = 215, // 'Zvfbfwma' (Vector BF16 widening mul-add).
    DevRegFeature_Riscv64_Zvfh = 216, // 'Zvfh' (Vector Half-Precision Floating-Point).
    DevRegFeature_Riscv64_Zvfhmin = 217, // 'Zvfhmin' (Vector Half-Precision Floating-Point Minimal).
    DevRegFeature_Riscv64_Zvkb = 218, // 'Zvkb' (Vector Bit-manipulation used in Cryptography).
    DevRegFeature_Riscv64_Zvkg = 219, // 'Zvkg' (Vector GCM instructions for Cryptography).
    DevRegFeature_Riscv64_Zvkn = 220, // 'Zvkn' (shorthand for 'Zvkned', 'Zvknhb', 'Zvkb', and 'Zvkt').
    DevRegFeature_Riscv64_Zvknc = 221, // 'Zvknc' (shorthand for 'Zvknc' and 'Zvbc').
    DevRegFeature_Riscv64_Zvkned = 222, // 'Zvkned' (Vector AES Encryption & Decryption (Single Round)).
    DevRegFeature_Riscv64_Zvkng = 223, // 'zvkng' (shorthand for 'Zvkn' and 'Zvkg').
    DevRegFeature_Riscv64_Zvknha = 224, // 'Zvknha' (Vector SHA-2 (SHA-256 only)).
    DevRegFeature_Riscv64_Zvknhb = 225, // 'Zvknhb' (Vector SHA-2 (SHA-256 and SHA-512)).
    DevRegFeature_Riscv64_Zvks = 226, // 'Zvks' (shorthand for 'Zvksed', 'Zvksh', 'Zvkb', and 'Zvkt').
    DevRegFeature_Riscv64_Zvksc = 227, // 'Zvksc' (shorthand for 'Zvks' and 'Zvbc').
    DevRegFeature_Riscv64_Zvksed = 228, // 'Zvksed' (SM4 Block Cipher Instructions).
    DevRegFeature_Riscv64_Zvksg = 229, // 'Zvksg' (shorthand for 'Zvks' and 'Zvkg').
    DevRegFeature_Riscv64_Zvksh = 230, // 'Zvksh' (SM3 Hash Function Instructions).
    DevRegFeature_Riscv64_Zvkt = 231, // 'Zvkt' (Vector Data-Independent Execution Latency).
    DevRegFeature_Riscv64_Zvl1024b = 232, // 'Zvl' (Minimum Vector Length) 1024.
    DevRegFeature_Riscv64_Zvl128b = 233, // 'Zvl' (Minimum Vector Length) 128.
    DevRegFeature_Riscv64_Zvl16384b = 234, // 'Zvl' (Minimum Vector Length) 16384.
    DevRegFeature_Riscv64_Zvl2048b = 235, // 'Zvl' (Minimum Vector Length) 2048.
    DevRegFeature_Riscv64_Zvl256b = 236, // 'Zvl' (Minimum Vector Length) 256.
    DevRegFeature_Riscv64_Zvl32768b = 237, // 'Zvl' (Minimum Vector Length) 32768.
    DevRegFeature_Riscv64_Zvl32b = 238, // 'Zvl' (Minimum Vector Length) 32.
    DevRegFeature_Riscv64_Zvl4096b = 239, // 'Zvl' (Minimum Vector Length) 4096.
    DevRegFeature_Riscv64_Zvl512b = 240, // 'Zvl' (Minimum Vector Length) 512.
    DevRegFeature_Riscv64_Zvl64b = 241, // 'Zvl' (Minimum Vector Length) 64.
    DevRegFeature_Riscv64_Zvl65536b = 242, // 'Zvl' (Minimum Vector Length) 65536.
    DevRegFeature_Riscv64_Zvl8192b = 243, // 'Zvl' (Minimum Vector Length) 8192.
    DevRegFeature_Riscv64_Max = 0x7fffffff,
} DevRegFeature_Riscv64;

// Architecture Categories

typedef enum DevRegArchCategory_ {
    DevRegArchCategory_Cpu = 1, // Central processing unit
    DevRegArchCategory_Gpu = 2, // Graphics processing unit
    DevRegArchCategory_Npu = 3, // Neural processing unit (AI accelerator)
    DevRegArchCategory_Max = 0x7fffffff,
} DevRegArchCategory;

// Architecture Families

typedef enum DevRegArchFamily_Cpu_ {
    DevRegArchFamily_Cpu_Generic = 0, // Generic CPU
    DevRegArchFamily_Cpu_Intel = 1, // Intel main line of CPUs
    DevRegArchFamily_Cpu_IntelAtom = 2, // Intel Atom/Low-power line of CPUs
    DevRegArchFamily_Cpu_Amd = 3, // AMD CPU
    DevRegArchFamily_Cpu_ArmA = 4, // ARM Cortex-A CPU family
    DevRegArchFamily_Cpu_ArmM = 5, // ARM Cortex-M CPU family
    DevRegArchFamily_Cpu_ArmR = 6, // ARM Cortex-R CPU family
    DevRegArchFamily_Cpu_CodasipLp = 7, // Codasip low-power cores
    DevRegArchFamily_Cpu_CodasipHp = 8, // Codasip high-performance cores
    DevRegArchFamily_Cpu_CodasipAp = 9, // Codasip application cores
    DevRegArchFamily_Cpu_Sifive2 = 10, // SiFive Essential 2-series
    DevRegArchFamily_Cpu_Sifive6 = 11, // SiFive Essential 6-series
    DevRegArchFamily_Cpu_Sifive7 = 12, // SiFive Essential 7-series
    DevRegArchFamily_Cpu_SifiveX200 = 13, // SiFive Intelligence X200 Series
    DevRegArchFamily_Cpu_SifiveX300 = 14, // SiFive Intelligence X300 Series
    DevRegArchFamily_Cpu_SifiveXm = 15, // SiFive Intelligence XM Series
    DevRegArchFamily_Cpu_SifiveP400 = 16, // SiFive Performance P400 Series
    DevRegArchFamily_Cpu_SifiveP500 = 17, // SiFive Performance P500 Series
    DevRegArchFamily_Cpu_SifiveP600 = 18, // SiFive Performance P600 Series
    DevRegArchFamily_Cpu_SifiveP800 = 19, // SiFive Performance P800 Series
    DevRegArchFamily_Cpu_SifiveE6a = 20, // SiFive Automotive E6-A Series
    DevRegArchFamily_Cpu_SifiveE7a = 21, // SiFive Automotive E7-A Series
    DevRegArchFamily_Cpu_SifiveS7a = 22, // SiFive Automotive S7-A Series
    DevRegArchFamily_Cpu_Max = 0x7fffffff,
} DevRegArchFamily_Cpu;

typedef enum DevRegArchFamily_Gpu_ {
    DevRegArchFamily_Gpu_Generic = 0, // Generic GPU
    DevRegArchFamily_Gpu_Intel = 1, // Intel GPU
    DevRegArchFamily_Gpu_Amd = 2, // AMD GPU
    DevRegArchFamily_Gpu_Nvidia = 3, // NVIDIA GPU
    DevRegArchFamily_Gpu_Arm = 4, // Arm GPU
    DevRegArchFamily_Gpu_ImgA = 5, // Imagination A-Series GPU
    DevRegArchFamily_Gpu_ImgB = 6, // Imagination B-Series GPU
    DevRegArchFamily_Gpu_ImgC = 7, // Imagination C-Series GPU
    DevRegArchFamily_Gpu_ImgD = 8, // Imagination D-Series GPU
    DevRegArchFamily_Gpu_ImgE = 9, // Imagination E-Series GPU
    DevRegArchFamily_Gpu_Qualcomm = 10, // Qualcomm Adreno GPU
    DevRegArchFamily_Gpu_Max = 0x7fffffff,
} DevRegArchFamily_Gpu;

typedef enum DevRegArchFamily_Npu_ {
    DevRegArchFamily_Npu_Generic = 0, // Generic NPU
    DevRegArchFamily_Npu_Intel = 1, // Intel NPU
    DevRegArchFamily_Npu_AmdXdna = 2, // AMD XDNA NPU
    DevRegArchFamily_Npu_Max = 0x7fffffff,
} DevRegArchFamily_Npu;

// Architectures

typedef enum DevRegArch_Cpu_Generic_ {
    DevRegArch_Cpu_Generic_Any = 0, // Any CPU
    DevRegArch_Cpu_Generic_Max = 0x7fffffff,
} DevRegArch_Cpu_Generic;

typedef enum DevRegArch_Cpu_Intel_ {
    DevRegArch_Cpu_Intel_Any = 0, // Any Intel CPU
    DevRegArch_Cpu_Intel_Nhm = 1, // Intel Nehalem microarchitecture
    DevRegArch_Cpu_Intel_Wsm = 2, // Intel Westmere microarchitecture
    DevRegArch_Cpu_Intel_Sdb = 3, // Intel Sandy Bridge microarchitecture
    DevRegArch_Cpu_Intel_Ivb = 4, // Intel Ivy Bridge microarchitecture
    DevRegArch_Cpu_Intel_Hsw = 5, // Intel Haswell microarchitecture
    DevRegArch_Cpu_Intel_Bdw = 6, // Intel Broadwell microarchitecture
    DevRegArch_Cpu_Intel_Skl = 7, // Intel Skylake microarchitecture
    DevRegArch_Cpu_Intel_Pmc = 8, // Intel Palm Cove microarchitecture
    DevRegArch_Cpu_Intel_Snc = 9, // Intel Sunny Cove microarchitecture
    DevRegArch_Cpu_Intel_Wlc = 10, // Intel Willow Cove microarchitecture
    DevRegArch_Cpu_Intel_Cpc = 11, // Intel Cypress Cove microarchitecture
    DevRegArch_Cpu_Intel_Gdc = 12, // Intel Golden Cove microarchitecture
    DevRegArch_Cpu_Intel_Rpc = 13, // Intel Raptor Cove microarchitecture
    DevRegArch_Cpu_Intel_Rdc = 14, // Intel Redwood Cove microarchitecture
    DevRegArch_Cpu_Intel_Lnc = 15, // Intel Lion Cove microarchitecture
    DevRegArch_Cpu_Intel_Max = 0x7fffffff,
} DevRegArch_Cpu_Intel;

typedef enum DevRegArch_Cpu_IntelAtom_ {
    DevRegArch_Cpu_IntelAtom_Any = 0, // Any Intel Atom/Low-power CPU
    DevRegArch_Cpu_IntelAtom_Bnl = 1, // Intel Bonnell microarchitecture
    DevRegArch_Cpu_IntelAtom_Slw = 2, // Intel Saltwell microarchitecture
    DevRegArch_Cpu_IntelAtom_Svm = 3, // Intel Silvermont microarchitecture
    DevRegArch_Cpu_IntelAtom_Aim = 4, // Intel Airmont microarchitecture
    DevRegArch_Cpu_IntelAtom_Gdm = 5, // Intel Goldmont microarchitecture
    DevRegArch_Cpu_IntelAtom_GdmP = 6, // Intel Goldmont Plus microarchitecture
    DevRegArch_Cpu_IntelAtom_Trm = 7, // Intel Tremont microarchitecture
    DevRegArch_Cpu_IntelAtom_Gcm = 8, // Intel Gracemont microarchitecture
    DevRegArch_Cpu_IntelAtom_Csm = 9, // Intel Crestmont microarchitecture
    DevRegArch_Cpu_IntelAtom_Skm = 10, // Intel Skymont microarchitecture
    DevRegArch_Cpu_IntelAtom_Max = 0x7fffffff,
} DevRegArch_Cpu_IntelAtom;

typedef enum DevRegArch_Cpu_Amd_ {
    DevRegArch_Cpu_Amd_Any = 0, // Any AMD CPU
    DevRegArch_Cpu_Amd_Zen = 1, // AMD Zen microarchitecture
    DevRegArch_Cpu_Amd_Zenp = 2, // AMD Zen+ microarchitecture
    DevRegArch_Cpu_Amd_Zen2 = 3, // AMD Zen2 microarchitecture
    DevRegArch_Cpu_Amd_Zen3 = 4, // AMD Zen3 microarchitecture
    DevRegArch_Cpu_Amd_Zen3p = 5, // AMD Zen3+ microarchitecture
    DevRegArch_Cpu_Amd_Zen4 = 6, // AMD Zen4 microarchitecture
    DevRegArch_Cpu_Amd_Zen4c = 7, // AMD Zen4c microarchitecture
    DevRegArch_Cpu_Amd_Zen5 = 8, // AMD Zen5 microarchitecture
    DevRegArch_Cpu_Amd_Zen5c = 9, // AMD Zen5c microarchitecture
    DevRegArch_Cpu_Amd_Max = 0x7fffffff,
} DevRegArch_Cpu_Amd;

typedef enum DevRegArch_Cpu_ArmA_ {
    DevRegArch_Cpu_ArmA_Any = 0, // Any CPU microarchitecture from the ARM Cortex-A family
    DevRegArch_Cpu_ArmA_A8 = 1, // ARM Cortex-A8 (32-bit)
    DevRegArch_Cpu_ArmA_A9 = 2, // ARM Cortex-A9 (32-bit)
    DevRegArch_Cpu_ArmA_A5 = 3, // ARM Cortex-A5 (32-bit)
    DevRegArch_Cpu_ArmA_A15 = 4, // ARM Cortex-A15 (32-bit)
    DevRegArch_Cpu_ArmA_A7 = 5, // ARM Cortex-A7 (32-bit)
    DevRegArch_Cpu_ArmA_A53 = 6, // ARM Cortex-A53 (32/64-bit)
    DevRegArch_Cpu_ArmA_A57 = 7, // ARM Cortex-A57 (32/64-bit)
    DevRegArch_Cpu_ArmA_A12 = 8, // ARM Cortex-A12 (32-bit)
    DevRegArch_Cpu_ArmA_A17 = 9, // ARM Cortex-A17 (32-bit)
    DevRegArch_Cpu_ArmA_A32 = 10, // ARM Cortex-A32 (32-bit)
    DevRegArch_Cpu_ArmA_A34 = 11, // ARM Cortex-A34 (64-bit)
    DevRegArch_Cpu_ArmA_A73 = 12, // ARM Cortex-A73 (32/64-bit)
    DevRegArch_Cpu_ArmA_A55 = 13, // ARM Cortex-A55 (32/64-bit)
    DevRegArch_Cpu_ArmA_A75 = 14, // ARM Cortex-A75 (32/64-bit)
    DevRegArch_Cpu_ArmA_A65 = 15, // ARM Cortex-A65 (64-bit)
    DevRegArch_Cpu_ArmA_A76 = 16, // ARM Cortex-A76 (32/64-bit)
    DevRegArch_Cpu_ArmA_A77 = 17, // ARM Cortex-A77 (32/64-bit)
    DevRegArch_Cpu_ArmA_A78 = 18, // ARM Cortex-A78 (32/64-bit)
    DevRegArch_Cpu_ArmA_A78ae = 19, // ARM Cortex-A78AE (32/64-bit)
    DevRegArch_Cpu_ArmA_A510 = 20, // ARM Cortex-A510 (64-bit)
    DevRegArch_Cpu_ArmA_A710 = 21, // ARM Cortex-A710 (32/64-bit)
    DevRegArch_Cpu_ArmA_A510r = 22, // ARM Cortex-A510 (refresh) (32/64-bit)
    DevRegArch_Cpu_ArmA_A715 = 23, // ARM Cortex-A715 (64-bit)
    DevRegArch_Cpu_ArmA_A520 = 24, // ARM Cortex-A520 (64-bit)
    DevRegArch_Cpu_ArmA_A720 = 25, // ARM Cortex-A720 (64-bit)
    DevRegArch_Cpu_ArmA_A520ae = 26, // ARM Cortex-A520AE (64-bit)
    DevRegArch_Cpu_ArmA_A720ae = 27, // ARM Cortex-A720AE (64-bit)
    DevRegArch_Cpu_ArmA_A725 = 28, // ARM Cortex-A725 (64-bit)
    DevRegArch_Cpu_ArmA_A320 = 29, // ARM Cortex-A320 (64-bit)
    DevRegArch_Cpu_ArmA_A530 = 30, // ARM Cortex-A530 (64-bit)
    DevRegArch_Cpu_ArmA_A730 = 31, // ARM Cortex-A730 (64-bit)
    DevRegArch_Cpu_ArmA_Max = 0x7fffffff,
} DevRegArch_Cpu_ArmA;

typedef enum DevRegArch_Cpu_ArmM_ {
    DevRegArch_Cpu_ArmM_Any = 0, // Any CPU microarchitecture from the ARM Cortex-M family
    DevRegArch_Cpu_ArmM_M3 = 1, // ARM Cortex-M3
    DevRegArch_Cpu_ArmM_M1 = 2, // ARM Cortex-M1
    DevRegArch_Cpu_ArmM_M0 = 3, // ARM Cortex-M0
    DevRegArch_Cpu_ArmM_M4 = 4, // ARM Cortex-M4
    DevRegArch_Cpu_ArmM_M0p = 5, // ARM Cortex-M0+
    DevRegArch_Cpu_ArmM_M7 = 6, // ARM Cortex-M7
    DevRegArch_Cpu_ArmM_M23 = 7, // ARM Cortex-M23
    DevRegArch_Cpu_ArmM_M33 = 8, // ARM Cortex-M33
    DevRegArch_Cpu_ArmM_M35p = 9, // ARM Cortex-M35P
    DevRegArch_Cpu_ArmM_M55 = 10, // ARM Cortex-M55
    DevRegArch_Cpu_ArmM_M85 = 11, // ARM Cortex-M85
    DevRegArch_Cpu_ArmM_M52 = 12, // ARM Cortex-M52
    DevRegArch_Cpu_ArmM_Max = 0x7fffffff,
} DevRegArch_Cpu_ArmM;

typedef enum DevRegArch_Cpu_ArmR_ {
    DevRegArch_Cpu_ArmR_Any = 0, // Any CPU microarchitecture from the ARM Cortex-R family
    DevRegArch_Cpu_ArmR_R4 = 1, // ARM Cortex-R4 (32-bit)
    DevRegArch_Cpu_ArmR_R5 = 2, // ARM Cortex-R5 (32-bit)
    DevRegArch_Cpu_ArmR_R7 = 3, // ARM Cortex-R7 (32-bit)
    DevRegArch_Cpu_ArmR_R8 = 4, // ARM Cortex-R8 (32-bit)
    DevRegArch_Cpu_ArmR_R52 = 5, // ARM Cortex-R52 (32-bit)
    DevRegArch_Cpu_ArmR_R82 = 6, // ARM Cortex-R82 (64-bit)
    DevRegArch_Cpu_ArmR_R52p = 7, // ARM Cortex-R52+ (32-bit)
    DevRegArch_Cpu_ArmR_Max = 0x7fffffff,
} DevRegArch_Cpu_ArmR;

typedef enum DevRegArch_Cpu_CodasipLp_ {
    DevRegArch_Cpu_CodasipLp_Any = 0, // Any Codasip low-power CPU
    DevRegArch_Cpu_CodasipLp_L110 = 1, // Codasip L110
    DevRegArch_Cpu_CodasipLp_L150 = 2, // Codasip L150
    DevRegArch_Cpu_CodasipLp_L31 = 3, // Codasip L31
    DevRegArch_Cpu_CodasipLp_Max = 0x7fffffff,
} DevRegArch_Cpu_CodasipLp;

typedef enum DevRegArch_Cpu_CodasipHp_ {
    DevRegArch_Cpu_CodasipHp_Any = 0, // Any Codasip high-performance CPU
    DevRegArch_Cpu_CodasipHp_L730 = 1, // Codasip L730
    DevRegArch_Cpu_CodasipHp_Max = 0x7fffffff,
} DevRegArch_Cpu_CodasipHp;

typedef enum DevRegArch_Cpu_CodasipAp_ {
    DevRegArch_Cpu_CodasipAp_Any = 0, // Any Codasip application CPU
    DevRegArch_Cpu_CodasipAp_A70 = 1, // Codasip A70
    DevRegArch_Cpu_CodasipAp_A730 = 2, // Codasip A730
    DevRegArch_Cpu_CodasipAp_X730 = 3, // Codasip X730
    DevRegArch_Cpu_CodasipAp_Max = 0x7fffffff,
} DevRegArch_Cpu_CodasipAp;

typedef enum DevRegArch_Cpu_Sifive2_ {
    DevRegArch_Cpu_Sifive2_Any = 0, // Any SiFive Essential 2-series CPU
    DevRegArch_Cpu_Sifive2_Max = 0x7fffffff,
} DevRegArch_Cpu_Sifive2;

typedef enum DevRegArch_Cpu_Sifive6_ {
    DevRegArch_Cpu_Sifive6_Any = 0, // Any SiFive Essential 6-series CPU
    DevRegArch_Cpu_Sifive6_Max = 0x7fffffff,
} DevRegArch_Cpu_Sifive6;

typedef enum DevRegArch_Cpu_Sifive7_ {
    DevRegArch_Cpu_Sifive7_Any = 0, // Any SiFive Essential 7-series CPU
    DevRegArch_Cpu_Sifive7_Max = 0x7fffffff,
} DevRegArch_Cpu_Sifive7;

typedef enum DevRegArch_Cpu_SifiveX200_ {
    DevRegArch_Cpu_SifiveX200_Any = 0, // Any SiFive Essential X200 Series CPU
    DevRegArch_Cpu_SifiveX200_Max = 0x7fffffff,
} DevRegArch_Cpu_SifiveX200;

typedef enum DevRegArch_Cpu_SifiveX300_ {
    DevRegArch_Cpu_SifiveX300_Any = 0, // Any SiFive Essential X300 Series CPU
    DevRegArch_Cpu_SifiveX300_Max = 0x7fffffff,
} DevRegArch_Cpu_SifiveX300;

typedef enum DevRegArch_Cpu_SifiveXm_ {
    DevRegArch_Cpu_SifiveXm_Any = 0, // Any SiFive Essential XM Series CPU
    DevRegArch_Cpu_SifiveXm_Max = 0x7fffffff,
} DevRegArch_Cpu_SifiveXm;

typedef enum DevRegArch_Cpu_SifiveP400_ {
    DevRegArch_Cpu_SifiveP400_Any = 0, // Any SiFive Essential P400 Series CPU
    DevRegArch_Cpu_SifiveP400_Max = 0x7fffffff,
} DevRegArch_Cpu_SifiveP400;

typedef enum DevRegArch_Cpu_SifiveP500_ {
    DevRegArch_Cpu_SifiveP500_Any = 0, // Any SiFive Essential P500 Series CPU
    DevRegArch_Cpu_SifiveP500_Max = 0x7fffffff,
} DevRegArch_Cpu_SifiveP500;

typedef enum DevRegArch_Cpu_SifiveP600_ {
    DevRegArch_Cpu_SifiveP600_Any = 0, // Any SiFive Essential P600 Series CPU
    DevRegArch_Cpu_SifiveP600_Max = 0x7fffffff,
} DevRegArch_Cpu_SifiveP600;

typedef enum DevRegArch_Cpu_SifiveP800_ {
    DevRegArch_Cpu_SifiveP800_Any = 0, // Any SiFive Essential P800 Series CPU
    DevRegArch_Cpu_SifiveP800_Max = 0x7fffffff,
} DevRegArch_Cpu_SifiveP800;

typedef enum DevRegArch_Cpu_SifiveE6a_ {
    DevRegArch_Cpu_SifiveE6a_Any = 0, // Any SiFive Essential E6-A Series CPU
    DevRegArch_Cpu_SifiveE6a_Max = 0x7fffffff,
} DevRegArch_Cpu_SifiveE6a;

typedef enum DevRegArch_Cpu_SifiveE7a_ {
    DevRegArch_Cpu_SifiveE7a_Any = 0, // Any SiFive Essential E7-A Series CPU
    DevRegArch_Cpu_SifiveE7a_Max = 0x7fffffff,
} DevRegArch_Cpu_SifiveE7a;

typedef enum DevRegArch_Cpu_SifiveS7a_ {
    DevRegArch_Cpu_SifiveS7a_Any = 0, // Any SiFive Essential S7-A Series CPU
    DevRegArch_Cpu_SifiveS7a_Max = 0x7fffffff,
} DevRegArch_Cpu_SifiveS7a;

typedef enum DevRegArch_Gpu_Generic_ {
    DevRegArch_Gpu_Generic_Any = 0, // Any GPU
    DevRegArch_Gpu_Generic_Max = 0x7fffffff,
} DevRegArch_Gpu_Generic;

typedef enum DevRegArch_Gpu_Intel_ {
    DevRegArch_Gpu_Intel_Any = 0, // Any Intel GPU
    DevRegArch_Gpu_Intel_Bdw = 1, // Broadwell Intel graphics architecture
    DevRegArch_Gpu_Intel_V800 = 1, // Broadwell Intel graphics architecture
    DevRegArch_Gpu_Intel_Skl = 2, // Skylake Intel graphics architecture
    DevRegArch_Gpu_Intel_V909 = 2, // Skylake Intel graphics architecture
    DevRegArch_Gpu_Intel_Kbl = 3, // Kaby Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V919 = 3, // Kaby Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Cfl = 4, // Coffee Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V929 = 4, // Coffee Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Apl = 5, // Apollo Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V930 = 5, // Apollo Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Bxt = 5, // Broxton Intel graphics architecture
    DevRegArch_Gpu_Intel_Glk = 6, // Gemini Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V940 = 6, // Gemini Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Whl = 7, // Whiskey Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V950 = 7, // Whiskey Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Aml = 8, // Amber Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V960 = 8, // Amber Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Cml = 9, // Comet Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V970 = 9, // Comet Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Icllp = 10, // Ice Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Icl = 10, // Ice Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V1100 = 10, // Ice Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Ehl = 11, // Elkhart Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V1120 = 11, // Elkhart Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Jsl = 11, // Jasper Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Tgllp = 12, // Tiger Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Tgl = 12, // Tiger Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V1200 = 12, // Tiger Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_Rkl = 13, // Rocket Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V1210 = 13, // Rocket Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_AdlS = 14, // Alder Lake S Intel graphics architecture
    DevRegArch_Gpu_Intel_V1220 = 14, // Alder Lake S Intel graphics architecture
    DevRegArch_Gpu_Intel_RplS = 14, // Raptor Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_AdlP = 15, // Alder Lake P Intel graphics architecture
    DevRegArch_Gpu_Intel_V1230 = 15, // Alder Lake P Intel graphics architecture
    DevRegArch_Gpu_Intel_AdlN = 16, // Alder Lake N Intel graphics architecture
    DevRegArch_Gpu_Intel_V1240 = 16, // Alder Lake N Intel graphics architecture
    DevRegArch_Gpu_Intel_Dg1 = 17, // DG1 Intel graphics architecture
    DevRegArch_Gpu_Intel_V12100 = 17, // DG1 Intel graphics architecture
    DevRegArch_Gpu_Intel_AcmG10 = 18, // Alchemist G10 Intel graphics architecture
    DevRegArch_Gpu_Intel_Dg2G10 = 18, // Alchemist G10 Intel graphics architecture
    DevRegArch_Gpu_Intel_V12558 = 18, // Alchemist G10 Intel graphics architecture
    DevRegArch_Gpu_Intel_AcmG11 = 19, // Alchemist G11 Intel graphics architecture
    DevRegArch_Gpu_Intel_Dg2G11 = 19, // Alchemist G11 Intel graphics architecture
    DevRegArch_Gpu_Intel_V12565 = 19, // Alchemist G11 Intel graphics architecture
    DevRegArch_Gpu_Intel_AcmG12 = 20, // Alchemist G12 Intel graphics architecture
    DevRegArch_Gpu_Intel_Dg2G12 = 20, // Alchemist G12 Intel graphics architecture
    DevRegArch_Gpu_Intel_V12570 = 20, // Alchemist G12 Intel graphics architecture
    DevRegArch_Gpu_Intel_Pvc = 21, // Ponte Vecchio Intel graphics architecture
    DevRegArch_Gpu_Intel_V12607 = 21, // Ponte Vecchio Intel graphics architecture
    DevRegArch_Gpu_Intel_PvcVg = 22, // Ponte Vecchio VG Intel graphics architecture
    DevRegArch_Gpu_Intel_V12617 = 22, // Ponte Vecchio VG Intel graphics architecture
    DevRegArch_Gpu_Intel_MtlU = 23, // Meteor Lake U Intel graphics architecture
    DevRegArch_Gpu_Intel_MtlS = 23, // Meteor Lake S Intel graphics architecture
    DevRegArch_Gpu_Intel_ArlU = 23, // Arrow Lake U Intel graphics architecture
    DevRegArch_Gpu_Intel_ArlS = 23, // Arrow Lake S Intel graphics architecture
    DevRegArch_Gpu_Intel_V12704 = 23, // Meteor Lake U Intel graphics architecture
    DevRegArch_Gpu_Intel_MtlH = 24, // Meteor Lake H Intel graphics architecture
    DevRegArch_Gpu_Intel_V12714 = 24, // Meteor Lake H Intel graphics architecture
    DevRegArch_Gpu_Intel_ArlH = 25, // Arrow Lake H Intel graphics architecture
    DevRegArch_Gpu_Intel_V12744 = 25, // Arrow Lake H Intel graphics architecture
    DevRegArch_Gpu_Intel_BmgG21 = 26, // Battlemage G21 Intel graphics architecture
    DevRegArch_Gpu_Intel_V2014 = 26, // Battlemage G21 Intel graphics architecture
    DevRegArch_Gpu_Intel_LnlM = 27, // Lunar Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_V2044 = 27, // Lunar Lake Intel graphics architecture
    DevRegArch_Gpu_Intel_PtlH = 28, // Panther Lake H Intel graphics architecture
    DevRegArch_Gpu_Intel_V3004 = 28, // Panther Lake H Intel graphics architecture
    DevRegArch_Gpu_Intel_PtlU = 29, // Panther Lake U Intel graphics architecture
    DevRegArch_Gpu_Intel_V3011 = 29, // Panther Lake U Intel graphics architecture
    DevRegArch_Gpu_Intel_Max = 0x7fffffff,
} DevRegArch_Gpu_Intel;

typedef enum DevRegArch_Gpu_Amd_ {
    DevRegArch_Gpu_Amd_Any = 0, // Any AMD GPU
    DevRegArch_Gpu_Amd_Gfx700 = 1, // AMD GCN 2.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx701 = 1, // AMD GCN 2.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx702 = 1, // AMD GCN 2.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx703 = 1, // AMD GCN 2.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx704 = 1, // AMD GCN 2.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx705 = 1, // AMD GCN 2.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx801 = 2, // AMD GCN 3.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx802 = 2, // AMD GCN 3.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx803 = 3, // AMD GCN 4.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx805 = 4, // AMD GCN 3.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx810 = 4, // AMD GCN 3.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx900 = 5, // AMD GCN 5.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx902 = 5, // AMD GCN 5.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx904 = 5, // AMD GCN 5.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx906 = 6, // AMD GCN 5.1 microarchitecture
    DevRegArch_Gpu_Amd_Gfx908 = 7, // AMD CDNA 1 microarchitecture
    DevRegArch_Gpu_Amd_Gfx909 = 8, // AMD GCN 5.0 microarchitecture
    DevRegArch_Gpu_Amd_Gfx90a = 9, // AMD CDNA 2 microarchitecture
    DevRegArch_Gpu_Amd_Gfx90c = 10, // AMD GCN 5.1 microarchitecture
    DevRegArch_Gpu_Amd_Gfx940 = 11, // AMD CDNA 3 microarchitecture
    DevRegArch_Gpu_Amd_Gfx941 = 11, // AMD CDNA 3 microarchitecture
    DevRegArch_Gpu_Amd_Gfx942 = 11, // AMD CDNA 3 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1010 = 12, // AMD RDNA 1 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1011 = 12, // AMD RDNA 1 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1012 = 12, // AMD RDNA 1 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1013 = 12, // AMD RDNA 1 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1030 = 13, // AMD RDNA 2 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1031 = 13, // AMD RDNA 2 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1032 = 13, // AMD RDNA 2 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1033 = 13, // AMD RDNA 2 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1034 = 13, // AMD RDNA 2 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1035 = 13, // AMD RDNA 2 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1036 = 13, // AMD RDNA 2 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1100 = 14, // AMD RDNA 3 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1101 = 14, // AMD RDNA 3 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1102 = 14, // AMD RDNA 3 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1103 = 14, // AMD RDNA 3 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1150 = 15, // AMD RDNA 3.5 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1151 = 15, // AMD RDNA 3.5 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1200 = 16, // AMD RDNA 4 microarchitecture
    DevRegArch_Gpu_Amd_Gfx1201 = 16, // AMD RDNA 4 microarchitecture
    DevRegArch_Gpu_Amd_Max = 0x7fffffff,
} DevRegArch_Gpu_Amd;

typedef enum DevRegArch_Gpu_Nvidia_ {
    DevRegArch_Gpu_Nvidia_Any = 0, // Any NVIDIA GPU
    DevRegArch_Gpu_Nvidia_Sm50 = 1, // NVIDIA Maxwell microarchitecture (compute capability 5.0)
    DevRegArch_Gpu_Nvidia_Sm52 = 2, // NVIDIA Maxwell microarchitecture (compute capability 5.2)
    DevRegArch_Gpu_Nvidia_Sm53 = 3, // NVIDIA Maxwell microarchitecture (compute capability 5.3)
    DevRegArch_Gpu_Nvidia_Sm60 = 4, // NVIDIA Pascal microarchitecture (compute capability 6.0)
    DevRegArch_Gpu_Nvidia_Sm61 = 5, // NVIDIA Pascal microarchitecture (compute capability 6.1)
    DevRegArch_Gpu_Nvidia_Sm62 = 6, // NVIDIA Pascal microarchitecture (compute capability 6.2)
    DevRegArch_Gpu_Nvidia_Sm70 = 6, // NVIDIA Volta microarchitecture (compute capability 7.0)
    DevRegArch_Gpu_Nvidia_Sm72 = 7, // NVIDIA Volta microarchitecture (compute capability 7.2)
    DevRegArch_Gpu_Nvidia_Sm75 = 8, // NVIDIA Turing microarchitecture (compute capability 7.5)
    DevRegArch_Gpu_Nvidia_Sm80 = 9, // NVIDIA Ampere microarchitecture (compute capability 8.0)
    DevRegArch_Gpu_Nvidia_Sm86 = 10, // NVIDIA Ampere microarchitecture (compute capability 8.6)
    DevRegArch_Gpu_Nvidia_Sm87 = 11, // NVIDIA Jetson/Drive AGX Orin microarchitecture
    DevRegArch_Gpu_Nvidia_Sm89 = 12, // NVIDIA Ada Lovelace arhitecture
    DevRegArch_Gpu_Nvidia_Sm90 = 13, // NVIDIA Hopper arhitecture
    DevRegArch_Gpu_Nvidia_Sm90a = 13, // NVIDIA Hopper arhitecture
    DevRegArch_Gpu_Nvidia_Max = 0x7fffffff,
} DevRegArch_Gpu_Nvidia;

typedef enum DevRegArch_Gpu_Arm_ {
    DevRegArch_Gpu_Arm_Any = 0, // Any Arm GPU
    DevRegArch_Gpu_Arm_Mid1 = 1, // Midgard 1st generation
    DevRegArch_Gpu_Arm_Mid2 = 2, // Midgard 2nd generation
    DevRegArch_Gpu_Arm_Mid3 = 3, // Midgard 3rd generation
    DevRegArch_Gpu_Arm_Mid4 = 4, // Midgard 4th generation
    DevRegArch_Gpu_Arm_Bif1 = 5, // Bifrost 1st generation
    DevRegArch_Gpu_Arm_Bif2 = 6, // Bifrost 2nd generation
    DevRegArch_Gpu_Arm_Bif3 = 7, // Bifrost 3rd generation
    DevRegArch_Gpu_Arm_Val1 = 8, // Valhall 1st generation
    DevRegArch_Gpu_Arm_Val2 = 9, // Valhall 2nd generation
    DevRegArch_Gpu_Arm_Val3 = 10, // Valhall 3rd generation
    DevRegArch_Gpu_Arm_Val4 = 11, // Valhall 4th generation
    DevRegArch_Gpu_Arm_Gen5 = 12, // Arm 5th Gen architecture
    DevRegArch_Gpu_Arm_Max = 0x7fffffff,
} DevRegArch_Gpu_Arm;

typedef enum DevRegArch_Gpu_ImgA_ {
    DevRegArch_Gpu_ImgA_Any = 0, // Any Imagination A-Series GPU
    DevRegArch_Gpu_ImgA_Max = 0x7fffffff,
} DevRegArch_Gpu_ImgA;

typedef enum DevRegArch_Gpu_ImgB_ {
    DevRegArch_Gpu_ImgB_Any = 0, // Any Imagination B-Series GPU
    DevRegArch_Gpu_ImgB_Max = 0x7fffffff,
} DevRegArch_Gpu_ImgB;

typedef enum DevRegArch_Gpu_ImgC_ {
    DevRegArch_Gpu_ImgC_Any = 0, // Any Imagination C-Series GPU
    DevRegArch_Gpu_ImgC_Max = 0x7fffffff,
} DevRegArch_Gpu_ImgC;

typedef enum DevRegArch_Gpu_ImgD_ {
    DevRegArch_Gpu_ImgD_Any = 0, // Any Imagination D-Series GPU
    DevRegArch_Gpu_ImgD_Max = 0x7fffffff,
} DevRegArch_Gpu_ImgD;

typedef enum DevRegArch_Gpu_ImgE_ {
    DevRegArch_Gpu_ImgE_Any = 0, // Any Imagination E-Series GPU
    DevRegArch_Gpu_ImgE_Max = 0x7fffffff,
} DevRegArch_Gpu_ImgE;

typedef enum DevRegArch_Gpu_Qualcomm_ {
    DevRegArch_Gpu_Qualcomm_Any = 0, // Any Qualcomm Adreno GPU
    DevRegArch_Gpu_Qualcomm_Max = 0x7fffffff,
} DevRegArch_Gpu_Qualcomm;

typedef enum DevRegArch_Npu_Generic_ {
    DevRegArch_Npu_Generic_Any = 0, // Any NPU
    DevRegArch_Npu_Generic_Max = 0x7fffffff,
} DevRegArch_Npu_Generic;

typedef enum DevRegArch_Npu_Intel_ {
    DevRegArch_Npu_Intel_Any = 0, // Any Intel NPU
    DevRegArch_Npu_Intel_Mtl = 1, // Intel NPU used in Meteor Lake processors
    DevRegArch_Npu_Intel_Lnl = 2, // Intel NPU used in Lunar Lake processors
    DevRegArch_Npu_Intel_Max = 0x7fffffff,
} DevRegArch_Npu_Intel;

typedef enum DevRegArch_Npu_AmdXdna_ {
    DevRegArch_Npu_AmdXdna_Any = 0, // Any AMD XDNA architecture
    DevRegArch_Npu_AmdXdna_Max = 0x7fffffff,
} DevRegArch_Npu_AmdXdna;
