

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">lm3s_pwm.h File Reference</div>  </div>
</div>
<div class="contents">

<p>LM3S1968 PWM hardware definitions.  
<a href="#details">More...</a></p>

<p><a href="lm3s__pwm_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa60b14599b5d419fea968d932c4fb6c3"></a><!-- doxytag: member="lm3s_pwm.h::PWM_O_CTL" ref="aa60b14599b5d419fea968d932c4fb6c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#aa60b14599b5d419fea968d932c4fb6c3">PWM_O_CTL</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + 0x00000000)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the PWM register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abecab8c64092a4b17fdd433db6f56510"></a><!-- doxytag: member="lm3s_pwm.h::PWM_CTL_GLOBALSYNC3" ref="abecab8c64092a4b17fdd433db6f56510" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#abecab8c64092a4b17fdd433db6f56510">PWM_CTL_GLOBALSYNC3</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a547aa44810c0ab1d778173b923376b80"></a><!-- doxytag: member="lm3s_pwm.h::PWM_SYNC_SYNC3" ref="a547aa44810c0ab1d778173b923376b80" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a547aa44810c0ab1d778173b923376b80">PWM_SYNC_SYNC3</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_SYNC register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ce19300526527320f790dc9639415fa"></a><!-- doxytag: member="lm3s_pwm.h::PWM_ENABLE_PWM7EN" ref="a0ce19300526527320f790dc9639415fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a0ce19300526527320f790dc9639415fa">PWM_ENABLE_PWM7EN</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_ENABLE register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6273063908c289411b50dd6cca813ac5"></a><!-- doxytag: member="lm3s_pwm.h::PWM_INVERT_PWM7INV" ref="a6273063908c289411b50dd6cca813ac5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a6273063908c289411b50dd6cca813ac5">PWM_INVERT_PWM7INV</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_INVERT register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b35ad1661d441cfd6b76e720de35900"></a><!-- doxytag: member="lm3s_pwm.h::PWM_FAULT_FAULT7" ref="a1b35ad1661d441cfd6b76e720de35900" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a1b35ad1661d441cfd6b76e720de35900">PWM_FAULT_FAULT7</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_FAULT register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a393334531678ccb3d745964f072da2ac"></a><!-- doxytag: member="lm3s_pwm.h::PWM_INTEN_INTFAULT3" ref="a393334531678ccb3d745964f072da2ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a393334531678ccb3d745964f072da2ac">PWM_INTEN_INTFAULT3</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_INTEN register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74c89cd7b04a227043f4f0edae319d8e"></a><!-- doxytag: member="lm3s_pwm.h::PWM_RIS_INTFAULT3" ref="a74c89cd7b04a227043f4f0edae319d8e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a74c89cd7b04a227043f4f0edae319d8e">PWM_RIS_INTFAULT3</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4b01ee3ebc886acf4964365f8c8da67"></a><!-- doxytag: member="lm3s_pwm.h::PWM_ISC_INTFAULT3" ref="ab4b01ee3ebc886acf4964365f8c8da67" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#ab4b01ee3ebc886acf4964365f8c8da67">PWM_ISC_INTFAULT3</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_ISC register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5526cb0da840fa90436502d072c13c18"></a><!-- doxytag: member="lm3s_pwm.h::PWM_STATUS_FAULT3" ref="a5526cb0da840fa90436502d072c13c18" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a5526cb0da840fa90436502d072c13c18">PWM_STATUS_FAULT3</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_STATUS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb5095bf7edd35c532c322efdeb395c0"></a><!-- doxytag: member="lm3s_pwm.h::PWM_FAULTVAL_PWM7" ref="afb5095bf7edd35c532c322efdeb395c0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#afb5095bf7edd35c532c322efdeb395c0">PWM_FAULTVAL_PWM7</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_FAULTVAL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37b8c2e23f69d12a5370a564faba9859"></a><!-- doxytag: member="lm3s_pwm.h::PWM_ENUPD_ENUPD7_M" ref="a37b8c2e23f69d12a5370a564faba9859" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a37b8c2e23f69d12a5370a564faba9859">PWM_ENUPD_ENUPD7_M</a>&#160;&#160;&#160;0x0000C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_ENUPD register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b14e86b1b9377033b19cf2ed339067e"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_CTL_LATCH" ref="a1b14e86b1b9377033b19cf2ed339067e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a1b14e86b1b9377033b19cf2ed339067e">PWM_X_CTL_LATCH</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_CTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4accda5b2d79656b55ca81082f612f4d"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_INTEN_TRCMPBD" ref="a4accda5b2d79656b55ca81082f612f4d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a4accda5b2d79656b55ca81082f612f4d">PWM_X_INTEN_TRCMPBD</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_INTEN register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a785f400cb8a89fedc7efba5bde43dd8e"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_RIS_INTCMPBD" ref="a785f400cb8a89fedc7efba5bde43dd8e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a785f400cb8a89fedc7efba5bde43dd8e">PWM_X_RIS_INTCMPBD</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_RIS register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af597008a7deebfadeaf84811501e93e8"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_ISC_INTCMPBD" ref="af597008a7deebfadeaf84811501e93e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#af597008a7deebfadeaf84811501e93e8">PWM_X_ISC_INTCMPBD</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_ISC register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c9910c6d687eeb7fecf7a415af5dd97"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_LOAD_M" ref="a9c9910c6d687eeb7fecf7a415af5dd97" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a9c9910c6d687eeb7fecf7a415af5dd97">PWM_X_LOAD_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_LOAD register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc60243d168f2bbdc9f7c30579291644"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_COUNT_M" ref="adc60243d168f2bbdc9f7c30579291644" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#adc60243d168f2bbdc9f7c30579291644">PWM_X_COUNT_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_COUNT register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc676b0e0e81f4119b29bee4f75ee1da"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_CMPA_M" ref="afc676b0e0e81f4119b29bee4f75ee1da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#afc676b0e0e81f4119b29bee4f75ee1da">PWM_X_CMPA_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_CMPA register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c7c975c9e72a5bb8a04e63eccdd5073"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_CMPB_M" ref="a3c7c975c9e72a5bb8a04e63eccdd5073" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a3c7c975c9e72a5bb8a04e63eccdd5073">PWM_X_CMPB_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_CMPB register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c01a8b327f9c7f01bc73aa3cefceb5d"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_GENA_ACTCMPBD_M" ref="a3c01a8b327f9c7f01bc73aa3cefceb5d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a3c01a8b327f9c7f01bc73aa3cefceb5d">PWM_X_GENA_ACTCMPBD_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_GENA register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2daadcb1abcf2a67cb2637cce1f91048"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_GENB_ACTCMPBD_M" ref="a2daadcb1abcf2a67cb2637cce1f91048" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a2daadcb1abcf2a67cb2637cce1f91048">PWM_X_GENB_ACTCMPBD_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_GENB register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab163da9a3bbe119198faae71c507a08e"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_DBCTL_ENABLE" ref="ab163da9a3bbe119198faae71c507a08e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#ab163da9a3bbe119198faae71c507a08e">PWM_X_DBCTL_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_DBCTL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d92bb558f8d4104bbdcf0ce9af444cb"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_DBRISE_DELAY_M" ref="a4d92bb558f8d4104bbdcf0ce9af444cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a4d92bb558f8d4104bbdcf0ce9af444cb">PWM_X_DBRISE_DELAY_M</a>&#160;&#160;&#160;0x00000FFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_DBRISE register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b898071d5b0068c59454d86b1fd706e"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_DBFALL_DELAY_M" ref="a7b898071d5b0068c59454d86b1fd706e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a7b898071d5b0068c59454d86b1fd706e">PWM_X_DBFALL_DELAY_M</a>&#160;&#160;&#160;0x00000FFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_DBFALL register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e58927a0b0a40850adade0c2e472102"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_FLTSRC0_FAULT3" ref="a6e58927a0b0a40850adade0c2e472102" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a6e58927a0b0a40850adade0c2e472102">PWM_X_FLTSRC0_FAULT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_FLTSRC0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a656d408868d7f3e85654c1b61e551afb"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_FLTSRC1_DCMP7" ref="a656d408868d7f3e85654c1b61e551afb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a656d408868d7f3e85654c1b61e551afb">PWM_X_FLTSRC1_DCMP7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_FLTSRC1 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb2bf78fec61af1321f7062b25e56437"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_MINFLTPER_M" ref="afb2bf78fec61af1321f7062b25e56437" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#afb2bf78fec61af1321f7062b25e56437">PWM_X_MINFLTPER_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_MINFLTPER register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6529b11d567c5c82d2670a4689d0d25"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_FLTSEN_FAULT3" ref="ac6529b11d567c5c82d2670a4689d0d25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#ac6529b11d567c5c82d2670a4689d0d25">PWM_X_FLTSEN_FAULT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_FLTSEN register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60db0573b81db2e7a0820ae87ed95a7a"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_FLTSTAT0_FAULT3" ref="a60db0573b81db2e7a0820ae87ed95a7a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a60db0573b81db2e7a0820ae87ed95a7a">PWM_X_FLTSTAT0_FAULT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_FLTSTAT0 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99cb8e461dad9a45e7fe86dbf210c302"></a><!-- doxytag: member="lm3s_pwm.h::PWM_X_FLTSTAT1_DCMP7" ref="a99cb8e461dad9a45e7fe86dbf210c302" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#a99cb8e461dad9a45e7fe86dbf210c302">PWM_X_FLTSTAT1_DCMP7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the bit fields in the PWM_O_X_FLTSTAT1 register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af96aa7f8e14f7d260d7cb610e78162c7"></a><!-- doxytag: member="lm3s_pwm.h::PWM_O_X_CTL" ref="af96aa7f8e14f7d260d7cb610e78162c7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#af96aa7f8e14f7d260d7cb610e78162c7">PWM_O_X_CTL</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + 0x00000000)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the PWM Generator standard offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacb65de854609f47c23e0b6d76bfedea"></a><!-- doxytag: member="lm3s_pwm.h::PWM_O_X_FLTSEN" ref="aacb65de854609f47c23e0b6d76bfedea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__pwm_8h.html#aacb65de854609f47c23e0b6d76bfedea">PWM_O_X_FLTSEN</a>&#160;&#160;&#160;(*((reg32_t *)(PWMC_BASE + 0x00000000)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for the PWM Generator extended offsets. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>LM3S1968 PWM hardware definitions. </p>

<p>Definition in file <a class="el" href="lm3s__pwm_8h_source.html">lm3s_pwm.h</a>.</p>
</div></div>


