module tb_fsm_more_than_one_1_moore;
reg clk,reset,in_bit;
wire out;
fsm_more_than_one_1_moore uut(clk,reset,in_bit,out);
initial begin
clk=0;
forever #5 clk=~clk;
end
initial begin
$monitor("state_in=%b out=%b", in_bit, out);
reset=1;in_bit=0;
#10
reset=0;
in_bit=0;#10;
in_bit=1;#10;
in_bit=0;#10;
$finish();
end
endmodule
