INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/angel/Documents/VHDL/1st project- logic gate and mux/1st project continued/1st project continued.srcs/sim_1/imports/VHDL/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
