description = "System Trace Macrocell with multiple SW and HW stimulus ports for MIPI STPv2 traces"
[[bank]]
  name = "CORESIGHT_SOC_STM"
  address = "0xfe9c0000"
[[register]]
  name = "DMASTARTR"
  type = "wo"
  width = 32
  description = "This write-only register is used to start a DMA transfer.A write of one when the DMA peripheral request interface is idle starts a DMA transfer. A write of zero has no effect. A write of one when the DMA peripheral request interface is active has no effect."
  default = "0x00000000"
  offset = "0x00000C04"
  [[register.field]]
    name = "START"
    bits = "0"
    type = "wo"
[[register]]
  name = "DMASTOPR"
  type = "wo"
  width = 32
  description = "This write-only register is used to stop a DMA transfer.A write of one stops an active DMA transfer. A write of zero has no effect. A write of one when the DMA peripheral request interface is idle has no effect."
  default = "0x00000000"
  offset = "0x00000C08"
  [[register.field]]
    name = "STOP"
    bits = "0"
    type = "wo"
[[register]]
  name = "DMASTATR"
  type = "ro"
  width = 32
  description = "This read-only register is used to determine the status of the DMA peripheral request interface."
  default = "0x00000000"
  offset = "0x00000C0C"
  [[register.field]]
    name = "STATUS"
    bits = "0"
    type = "ro"
[[register]]
  name = "DMACTLR"
  type = "rw"
  width = 32
  description = "Controls the DMA transfer request mechanism."
  default = "0x00000000"
  offset = "0x00000C10"
  [[register.field]]
    name = "SENS"
    bits = "3:2"
    type = "rw"
[[register]]
  name = "DMAIDR"
  type = "ro"
  width = 32
  description = "This read-only register indicates the DMA features of the STM"
  default = "0x00000002"
  offset = "0x00000CFC"
  [[register.field]]
    name = "VENDSPEC"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "CLASSREV"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "CLASS"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "HEER"
  type = "rw"
  width = 32
  description = "This read/write register is used to enable hardware events to generate trace.The register defined one bit per hardware event. Writing 1 enables the appropriate hardware event, writing 0 disables the appropriate hardware event."
  default = "0x00000000"
  offset = "0x00000D00"
  [[register.field]]
    name = "HEE"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "HETER"
  type = "rw"
  width = 32
  description = "This register is used to enable trigger generation on hardware events."
  default = "0x00000000"
  offset = "0x00000D20"
  [[register.field]]
    name = "HETE"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Bit mask to enable trigger generation from the hardware events, with one bit per hardware event.'''
    longdesc = '''0 = disabled1 = enabled'''
[[register]]
  name = "HEBSR"
  type = "rw"
  width = 32
  description = "This register is used to select the Hardware Event bank"
  default = "0x00000000"
  offset = "0x00000D60"
  [[register.field]]
    name = "HEBS"
    bits = "0"
    type = "rw"
[[register]]
  name = "HEMCR"
  type = "mixed"
  width = 32
  description = "This register is used to control the primary functions of Hardware Event tracing."
  default = "0x00000000"
  offset = "0x00000D64"
  [[register.field]]
    name = "ATBTRIGEN"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "TRIGCLEAR"
    bits = "6"
    type = "wo"
    shortdesc = '''When TRIGCTL indicates single-shot mode, this bit is used to clear TRIGSTATUS.'''
    longdesc = '''Writing a b1 to this bit when in multi-shot mode is Unpredictable.'''
  [[register.field]]
    name = "TRIGSTATUS"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "TRIGCTL"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "ERRDETECT"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "COMPEN"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "HEEXTMUXR"
  type = "rw"
  width = 32
  description = "This register is used to control hardware event multiplexors external to the STM"
  default = "0x00000000"
  offset = "0x00000D68"
  [[register.field]]
    name = "EXTMUX"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Specifies the value that the optional external multiplexing logic uses to select the hardware events to connect to the STM.'''
    longdesc = '''The value of this register is an output from the STM on the HEEXTMUX[7:0] signals. The behavior of the multiplexing logic is IMPLEMENTATION DEFINED. This field is reset to zero.'''
[[register]]
  name = "HEMASTR"
  type = "ro"
  width = 32
  description = "Indicates the STPv2 master number of hardware event trace. This number is the master number presented in STPv2."
  default = "0x00000080"
  offset = "0x00000DF4"
  [[register.field]]
    name = "MASTER"
    bits = "15:0"
    type = "ro"
[[register]]
  name = "HEFEAT1R"
  type = "ro"
  width = 32
  description = "Indicates the features of the STM."
  default = "0x00200035"
  offset = "0x00000DF8"
  [[register.field]]
    name = "HEEXTMUXSIZE"
    bits = "30:28"
    type = "ro"
  [[register.field]]
    name = "NUMHE"
    bits = "23:15"
    type = "ro"
  [[register.field]]
    name = "HECOMP"
    bits = "5:4"
    type = "ro"
  [[register.field]]
    name = "HEMASTR"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "HEERR"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "HETER"
    bits = "0"
    type = "ro"
[[register]]
  name = "HEIDR"
  type = "ro"
  width = 32
  description = "Indicates the features of hardware event tracing in the STM."
  default = "0x00000011"
  offset = "0x00000DFC"
  [[register.field]]
    name = "VENDSPEC"
    bits = "11:8"
    type = "ro"
  [[register.field]]
    name = "CLASSREV"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "CLASS"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "SPER"
  type = "rw"
  width = 32
  description = "This read/write only register is used to enable the stimulus registers to generate trace.The register defines one bit per stimulus register. Writing 1 enables the appropriate stimulus port, writing 0 disables the appropriate stimulus port. This register is used in conjunction with the Software Enable Bank Select Register."
  default = "0x00000000"
  offset = "0x00000E00"
  [[register.field]]
    name = "SPE"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SPTER"
  type = "rw"
  width = 32
  description = "This register is used to enable trigger generation on writes to enabled stimulus port registers."
  default = "0x00000000"
  offset = "0x00000E20"
  [[register.field]]
    name = "SPTE"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SPSCR"
  type = "rw"
  width = 32
  description = "This register allows a debugger to program which stimulus ports the STMSPER and STMSPTER apply to."
  default = "0x00000000"
  offset = "0x00000E60"
  [[register.field]]
    name = "PORTSEL"
    bits = "31:20"
    type = "rw"
  [[register.field]]
    name = "PORTCTL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SPMSCR"
  type = "rw"
  width = 32
  description = "This register allows a debugger to program which masters the STMSPSCR applies to."
  default = "0x00000000"
  offset = "0x00000E64"
  [[register.field]]
    name = "MASTSEL"
    bits = "22:15"
    type = "rw"
  [[register.field]]
    name = "MASTCTL"
    bits = "0"
    type = "rw"
[[register]]
  name = "SPOVERRIDER"
  type = "rw"
  width = 32
  description = "This register allows a debugger to override various features of the STM."
  default = "0x00000000"
  offset = "0x00000E68"
  [[register.field]]
    name = "PORTSEL"
    bits = "31:15"
    type = "rw"
    shortdesc = '''This field defines which stimulus ports the override controls apply to.'''
    longdesc = '''This size of this field is defined by the number of implemented stimulus ports'''
  [[register.field]]
    name = "OVERTS"
    bits = "2"
    type = "rw"
    shortdesc = '''This override requests all stimulus port writes that cause trace to be traced with a timestamp (where possible).'''
    longdesc = '''As with normal operation, this does not ensure all packets are generated with timestamps. This field is independent of OVERCTL and PORTSEL.'''
  [[register.field]]
    name = "OVERCTL"
    bits = "1:0"
    type = "rw"
[[register]]
  name = "SPMOVERRIDER"
  type = "rw"
  width = 32
  description = "This register allows a debugger to choose which masters the STMSPOVERRIDERR applies to."
  default = "0x00000000"
  offset = "0x00000E6C"
  [[register.field]]
    name = "MASTSEL"
    bits = "22:15"
    type = "rw"
    shortdesc = '''This field defines which master ports the override controls apply to.'''
    longdesc = '''This size of this field is defined by the number of implemented masters'''
  [[register.field]]
    name = "MASTCTL"
    bits = "0"
    type = "rw"
[[register]]
  name = "SPTRIGCSR"
  type = "mixed"
  width = 32
  description = "This register is used to control the STM triggers caused by STMSPTER."
  default = "0x00000000"
  offset = "0x00000E70"
  [[register.field]]
    name = "ATBTRIGEN_DIR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "ATBTRIGEN_TE"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "TRIGCLEAR"
    bits = "2"
    type = "wo"
    shortdesc = '''When TRIGCTL indicates single-shot mode, this bit is used to clear TRIGSTATUS.'''
    longdesc = '''Writing a b1 to this bit when in multi-shot mode is Unpredictable.'''
  [[register.field]]
    name = "TRIGSTATUS"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "TRIGCTL"
    bits = "0"
    type = "rw"
[[register]]
  name = "TCSR"
  type = "mixed"
  width = 32
  description = "Controls the STM settings."
  default = "0x00000004"
  offset = "0x00000E80"
  [[register.field]]
    name = "BUSY"
    bits = "23"
    type = "ro"
  [[register.field]]
    name = "TRACEID"
    bits = "22:16"
    type = "rw"
  [[register.field]]
    name = "COMPEN"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "SYNCEN"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "TSEN"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EN"
    bits = "0"
    type = "rw"
[[register]]
  name = "TSSTIMR"
  type = "wo"
  width = 32
  description = "This write-only register is used to force the next packet caused by a stimulus port write to have a timestamp output."
  default = "0x00000000"
  offset = "0x00000E84"
  [[register.field]]
    name = "FORCETS"
    bits = "0"
    type = "wo"
    shortdesc = '''Force Timestamp Stimulus.'''
    longdesc = '''A write to this register with this bit as b1 requests the next stimulus port write which causes trace to be upgraded to have a timestamp.Writes with this bit b0 are ignored.'''
[[register]]
  name = "TSFREQR"
  type = "rw"
  width = 32
  description = "This read-write register is used to indicate the frequency of the timestamp counter. The unit of measurement is increments per second. When the STPv2 protocol is used, this register contains the value output in the FREQ and FREQ_TS packets. The timestamp frequency is output in the STPv2 protocol at every synchronization point when STMTCSR.TSEN is b1."
  default = "0x00000000"
  offset = "0x00000E8C"
  [[register.field]]
    name = "FREQ"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "SYNCR"
  type = "rw"
  width = 32
  description = "This register controls the interval between synchronization packets, in terms of the number of bytes of trace generated.This register only provides a hint of the desired synchronization frequency, implementations are permitted to be inaccurate.Writing a value of 0x00000000 to this register disables the synchronization counter however any other IMPLEMENTATION DEFINED synchronizations mechanism continue to operate independently."
  default = "0x00000000"
  offset = "0x00000E90"
  [[register.field]]
    name = "MODE"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "COUNT"
    bits = "11:3"
    type = "rw"
    shortdesc = '''Counter value for the number of bytes between synchronization packets.'''
    longdesc = '''Reads return the value of this register.'''
[[register]]
  name = "AUXCR"
  type = "rw"
  width = 32
  description = "Used for IMPLEMENTATION DEFINED STM controls."
  default = "0x00000000"
  offset = "0x00000E94"
  [[register.field]]
    name = "QHWEVOVERRIDE"
    bits = "7"
    type = "rw"
  [[register.field]]
    name = "PRIORINVDIS"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "ASYNCPE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "FIFOAF"
    bits = "0"
    type = "rw"
[[register]]
  name = "FEAT1R"
  type = "ro"
  width = 32
  description = "Indicates the features of the STM."
  default = "0x006587D1"
  offset = "0x00000EA0"
  [[register.field]]
    name = "SWOEN"
    bits = "23:22"
    type = "ro"
    shortdesc = '''STMTCSR.'''
    longdesc = '''SWOEN support.'''
  [[register.field]]
    name = "SYNCEN"
    bits = "21:20"
    type = "ro"
    shortdesc = '''STMTCSR.'''
    longdesc = '''SYNCEN support.'''
  [[register.field]]
    name = "HWTEN"
    bits = "19:18"
    type = "ro"
    shortdesc = '''STMTCSR.'''
    longdesc = '''HWTEN support.'''
  [[register.field]]
    name = "TSPRESCALE"
    bits = "17:16"
    type = "ro"
  [[register.field]]
    name = "TRIGCTL"
    bits = "15:14"
    type = "ro"
  [[register.field]]
    name = "TRACEBUS"
    bits = "13:10"
    type = "ro"
  [[register.field]]
    name = "SYNC"
    bits = "9:8"
    type = "ro"
  [[register.field]]
    name = "FORCETS"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "TSFREQ"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "TS"
    bits = "5:4"
    type = "ro"
  [[register.field]]
    name = "PROT"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "FEAT2R"
  type = "ro"
  width = 32
  description = "Indicates the features of the STM."
  default = "0x000114F2"
  offset = "0x00000EA4"
  [[register.field]]
    name = "SPTYPE"
    bits = "17:16"
    type = "ro"
  [[register.field]]
    name = "DSIZE"
    bits = "15:12"
    type = "ro"
  [[register.field]]
    name = "SPTRTYPE"
    bits = "10:9"
    type = "ro"
  [[register.field]]
    name = "PRIVMASK"
    bits = "8:7"
    type = "ro"
  [[register.field]]
    name = "SPOVERRIDE"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "SPCOMP"
    bits = "5:4"
    type = "ro"
  [[register.field]]
    name = "SPER"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "SPTER"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "FEAT3R"
  type = "ro"
  width = 32
  description = "Indicates the features of the STM."
  default = "0x0000007F"
  offset = "0x00000EA8"
  [[register.field]]
    name = "NUMMAST"
    bits = "6:0"
    type = "ro"
[[register]]
  name = "ITTRIGGER"
  type = "wo"
  width = 32
  description = "Integration Test for Cross-Trigger Outputs Register"
  default = "0x00000000"
  offset = "0x00000EE8"
  [[register.field]]
    name = "ASYNCOUT_W"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "TRIGOUTHETE_W"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "TRIGOUTSW_W"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "TRIGOUTSPTE_W"
    bits = "0"
    type = "wo"
[[register]]
  name = "ITATBDATA0"
  type = "wo"
  width = 32
  description = "Controls the value of the ATDATAM output in integration mode:"
  default = "0x00000000"
  offset = "0x00000EEC"
  [[register.field]]
    name = "ATDATAM63_W"
    bits = "8"
    type = "wo"
  [[register.field]]
    name = "ATDATAM55_W"
    bits = "7"
    type = "wo"
  [[register.field]]
    name = "ATDATAM47_W"
    bits = "6"
    type = "wo"
  [[register.field]]
    name = "ATDATAM39_W"
    bits = "5"
    type = "wo"
  [[register.field]]
    name = "ATDATAM31_W"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "ATDATAM23_W"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "ATDATAM15_W"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "ATDATAM7_W"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "ATDATAM0_W"
    bits = "0"
    type = "wo"
[[register]]
  name = "ITATBCTR2"
  type = "ro"
  width = 32
  description = "Returns the value of the ATREADYM and AFVALIDM inputs in integration mode."
  default = "0x00000000"
  offset = "0x00000EF0"
  [[register.field]]
    name = "AFVALIDM_R"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "ATREADYM_R"
    bits = "0"
    type = "ro"
[[register]]
  name = "ITATBID"
  type = "wo"
  width = 32
  description = "Controls the value of the ATIDM output in integration mode."
  default = "0x00000000"
  offset = "0x00000EF4"
  [[register.field]]
    name = "ATIDM_W"
    bits = "6:0"
    type = "wo"
[[register]]
  name = "ITATBCTR0"
  type = "wo"
  width = 32
  description = "Controls the value of the ATVALIDM, AFREADYM, and ATBYTESM outputs in integration mode."
  default = "0x00000000"
  offset = "0x00000EF8"
  [[register.field]]
    name = "ATBYTESM_W"
    bits = "10:8"
    type = "wo"
  [[register.field]]
    name = "AFREADYM_W"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "ATVALIDM_W"
    bits = "0"
    type = "wo"
[[register]]
  name = "ITCTRL"
  type = "rw"
  width = 32
  description = "Used to enable topology detection. See the CoreSight Architecture Specification for more information. This register enables the component to switch between functional mode and integration mode. The default behavior is functional mode. In integration mode the inputs and outputs of the STM can be directly controlled for integration testing and topology solving. Note: When a device has been in integration mode, it might not function with the original behavior. After performing integration or topology detection, you must reset the system to ensure correct behavior of CoreSight and other connected system components that are affected by the integration or topology detection."
  default = "0x00000000"
  offset = "0x00000F00"
  [[register.field]]
    name = "IME"
    bits = "0"
    type = "rw"
[[register]]
  name = "CLAIMSET"
  type = "wo"
  width = 32
  description = "This is used in conjunction with Claim Tag Clear Register, STMCLAIMCLR. This register forms one half of the Claim Tag value. This location allows individual bits to be set, write, and returns the number of bits that can be set, read."
  default = "0x0000000F"
  offset = "0x00000FA0"
  [[register.field]]
    name = "SET_W"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "CLAIMCLR"
  type = "wo"
  width = 32
  description = "This register is used in conjunction with Claim Tag Set Register, STMCLAIMSET. This register forms one half of the Claim Tag value. This location enables individual bits to be cleared, write, and returns the current Claim Tag value, read."
  default = "0x00000000"
  offset = "0x00000FA4"
  [[register.field]]
    name = "CLR_W"
    bits = "3:0"
    type = "wo"
[[register]]
  name = "LAR"
  type = "wo"
  width = 32
  description = "Enables write access to device registers."
  default = "0x00000000"
  offset = "0x00000FB0"
  [[register.field]]
    name = "KEY"
    bits = "31:0"
    type = "wo"
    shortdesc = '''A write of 0xC5ACCE55 enables further write access to this device.'''
    longdesc = '''An invalid write has the affect of removing write access.'''
[[register]]
  name = "LSR"
  type = "ro"
  width = 32
  description = "Indicates the status of the lock control mechanism. This lock prevents accidental writes by code under debug. The lock mechanism does not impact accesses to the extended stimulus port registers. This register must always be present although there might not be any lock access control mechanism. The lock mechanism, where present and locked, blocks write accesses to any register, except the STMLAR. The lock mechanism is only present for accesses with the PADDRDBG31 signal LOW."
  default = "0x00000003"
  offset = "0x00000FB4"
  [[register.field]]
    name = "NTT"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "SLK"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "SLI"
    bits = "0"
    type = "ro"
[[register]]
  name = "AUTHSTATUS"
  type = "ro"
  width = 32
  description = "Reports the required security level and current status of the authentication interface."
  default = "0x000000AA"
  offset = "0x00000FB8"
  [[register.field]]
    name = "SNID"
    bits = "7:6"
    type = "ro"
  [[register.field]]
    name = "SID"
    bits = "5:4"
    type = "ro"
  [[register.field]]
    name = "NSNID"
    bits = "3:2"
    type = "ro"
  [[register.field]]
    name = "NSID"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "DEVARCH"
  type = "ro"
  width = 32
  description = "Indicates the architect and architecture of the STM. For the STM-500, the architect is ARM, and the architecture is STMv1.1"
  default = "0x47710A63"
  offset = "0x00000FBC"
  [[register.field]]
    name = "ARCHITECT"
    bits = "31:21"
    type = "ro"
    shortdesc = '''Defines the architect of the component.'''
    longdesc = '''Bits[31:28] indicate the DEP106 continuation code of the architect. Bits[27:21] indicate the JEP106 identification code of the architect. See the Standard Manufacturers Identification Code for information about JEP106.'''
  [[register.field]]
    name = "PRESENT"
    bits = "20"
    type = "ro"
  [[register.field]]
    name = "REVISION"
    bits = "19:16"
    type = "ro"
    shortdesc = '''Architecture revision.'''
    longdesc = '''Returns the revision of the architecture that the ARCHID field specifies. For the STM-500, this value is 0x1, indicating the STMv1.1 architecture.'''
  [[register.field]]
    name = "ARCHID"
    bits = "14:0"
    type = "ro"
    shortdesc = '''Architecture ID.'''
    longdesc = '''Returns a value that identifies the architecture of the component. For the STM-500, this value is 0x0A63, indicating the STMv1 architecture.'''
[[register]]
  name = "DEVID"
  type = "ro"
  width = 32
  description = "Indicates the capabilities of the CoreSight STM."
  default = "0x00010000"
  offset = "0x00000FC8"
  [[register.field]]
    name = "NUMSP"
    bits = "16:0"
    type = "ro"
[[register]]
  name = "DEVTYPE"
  type = "ro"
  width = 32
  description = "Provides a debugger with information about the component when the part number is not recognized. The debugger can then report this information."
  default = "0x00000063"
  offset = "0x00000FCC"
  [[register.field]]
    name = "SUB"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "MAJOR"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "PIDR4"
  type = "ro"
  width = 32
  description = "Part of the set of Peripheral Identification registers. Contains part of the designer identity and the memory footprint indicator."
  default = "0x00000004"
  offset = "0x00000FD0"
  [[register.field]]
    name = "SIZE"
    bits = "7:4"
    type = "ro"
    shortdesc = '''This 4-bit value indicates the total contiguous size of the memory window used by the component in powers of two from the standard 4KB.'''
    longdesc = '''If a component only requires the standard 4KB, this bit field must read as 0x0, 4KB only. For 8KB set to 0x1, for 16KB set to 0x2, for 32KB set to 0x3, and so on.'''
  [[register.field]]
    name = "DES_2"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "PIDR5"
  type = "ro"
  width = 32
  description = "Reserved"
  default = "0x00000000"
  offset = "0x00000FD4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIDR6"
  type = "ro"
  width = 32
  description = "Reserved"
  default = "0x00000000"
  offset = "0x00000FD8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIDR7"
  type = "ro"
  width = 32
  description = "Reserved"
  default = "0x00000000"
  offset = "0x00000FDC"
  [[register.field]]
    name = "RESERVED"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PIDR0"
  type = "ro"
  width = 32
  description = "Part of the set of Peripheral Identification registers. Contains part of the designer specific part number."
  default = "0x00000063"
  offset = "0x00000FE0"
  [[register.field]]
    name = "PART_0"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "PIDR1"
  type = "ro"
  width = 32
  description = "Part of the set of Peripheral Identification registers. Contains part of the designer specific part number and part of the designer identity."
  default = "0x000000B9"
  offset = "0x00000FE4"
  [[register.field]]
    name = "DES_0"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "PART_1"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "PIDR2"
  type = "ro"
  width = 32
  description = "Part of the set of Peripheral Identification registers. Contains part of the designer identity and the product revision."
  default = "0x0000001B"
  offset = "0x00000FE8"
  [[register.field]]
    name = "REVISION"
    bits = "7:4"
    type = "ro"
    shortdesc = '''An incremental value starting at 0x0 for the first design of this component.'''
    longdesc = '''The value increases by one for both major and minor revisions and is used as a look-up to establish the exact major and minor revision.'''
  [[register.field]]
    name = "JEDEC"
    bits = "3"
    type = "ro"
    shortdesc = '''Indicates the use of a JEDEC assigned value.'''
    longdesc = '''This bit is always set.'''
  [[register.field]]
    name = "DES_1"
    bits = "2:0"
    type = "ro"
[[register]]
  name = "PIDR3"
  type = "ro"
  width = 32
  description = "Part of the set of Peripheral Identification registers. Contains the RevAnd and Customer_Modified bit fields."
  default = "0x00000000"
  offset = "0x00000FEC"
  [[register.field]]
    name = "REVAND"
    bits = "7:4"
    type = "ro"
    shortdesc = '''Indicates minor errata fixes specific to the design, for example metal fixes after implementation.'''
    longdesc = '''In most cases this field is zero. ARM recommendeds that the component designers ensure that the bit field can be changed by a metal fix if required, for example by driving the bit field from registers that reset to zero.'''
  [[register.field]]
    name = "CMOD"
    bits = "3:0"
    type = "ro"
    shortdesc = '''Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component.'''
    longdesc = '''In most cases this field is zero.'''
[[register]]
  name = "CIDR0"
  type = "ro"
  width = 32
  description = "A component identification register, that indicates that the identification registers are present."
  default = "0x0000000D"
  offset = "0x00000FF0"
  [[register.field]]
    name = "PRMBL_0"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "CIDR1"
  type = "ro"
  width = 32
  description = "A component identification register, that indicates that the identification registers are present. This register also indicates the component class."
  default = "0x00000090"
  offset = "0x00000FF4"
  [[register.field]]
    name = "CLASS"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "PRMBL_1"
    bits = "3:0"
    type = "ro"
[[register]]
  name = "CIDR2"
  type = "ro"
  width = 32
  description = "A component identification register, that indicates that the identification registers are present."
  default = "0x00000005"
  offset = "0x00000FF8"
  [[register.field]]
    name = "PRMBL_2"
    bits = "7:0"
    type = "ro"
[[register]]
  name = "CIDR3"
  type = "ro"
  width = 32
  description = "A component identification register, that indicates that the identification registers are present."
  default = "0x000000B1"
  offset = "0x00000FFC"
  [[register.field]]
    name = "PRMBL_3"
    bits = "7:0"
    type = "ro"
