Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 18:52:11 2023


Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  119 uses
GTP_DFF_E                     6 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      3 uses
GTP_LUT2                    122 uses
GTP_LUT3                     11 uses
GTP_LUT4                     31 uses
GTP_LUT5                     59 uses
GTP_LUT5CARRY               113 uses
GTP_MUX2LUT6                  5 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 339 of 17536 (1.93%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 339
Total Registers: 179 of 26304 (0.68%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 16
  CLK(nt_sys_clk), C(N373)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N285)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N290)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N357)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N361)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N381)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N388)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N395)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N402)      : 2
  CLK(nt_sys_clk), CE(N367)                        : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  CLK(nt_sys_clk), CP(~nt_sys_rst_n), CE(_N1366)         : 3
      CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(_N1366)      : 2
      CLK(nt_sys_clk), P(~nt_sys_rst_n), CE(_N1366)      : 1
  G(N373), C(N372)                                 : 1
  G(N405)                                          : 2
  G(N408)                                          : 2


Number of DFF:CE Signals : 11
  N285(from GTP_LUT2:Z)                            : 21
  N290(from GTP_LUT2:Z)                            : 21
  N357(from GTP_LUT3:Z)                            : 24
  N361(from GTP_LUT5:Z)                            : 5
  N367(from GTP_LUT5:Z)                            : 2
  N381(from GTP_LUT4:Z)                            : 21
  N388(from GTP_LUT4:Z)                            : 2
  N395(from GTP_LUT4:Z)                            : 21
  N402(from GTP_LUT4:Z)                            : 2
  _N1366(from GTP_LUT5:Z)                          : 3
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 179

Number of DFF:CP Signals : 2
  N373(from GTP_LUT4:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 172

Number of DLATCH:CP Signals : 1
  N372(from GTP_LUT4:Z)                            : 1

Number of DLATCH:G Signals : 3
  N373(from GTP_LUT4:Z)                            : 1
  N405(from GTP_LUT2:Z)                            : 2
  N408(from GTP_LUT2:Z)                            : 2

Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF      | ADC     | APM     | CRYSTAL     | DLL     | DQSL     | DRM     | FLSIF     | FUSECODE     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | Distributed RAM     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| smart_car            | 344     | 179     | 0       | 0       | 0           | 0       | 0        | 0       | 0         | 0            | 0         | 0        | 26     | 0           | 0           | 0            | 0        | 0                   | 0       | 0        | 0          | 0             | 1         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     183.688 MHz       1000.000          5.444        994.556
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.556       0.000              0            294
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            294
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.935       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.834       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[4]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1358           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N954            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N956            
                                                                                   N18_23/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_23/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1535           
                                                                                   N18_24/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_24/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N357_9/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N357_9/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N357             
                                                                           r       counter_rgb_t[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[18]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1358           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N954            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N956            
                                                                                   N18_23/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_23/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1535           
                                                                                   N18_24/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_24/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N357_9/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N357_9/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N357             
                                                                           r       counter_rgb_t[18]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[18]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[20]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1358           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N954            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N956            
                                                                                   N18_23/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_23/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1535           
                                                                                   N18_24/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_24/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N357_9/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N357_9/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N357             
                                                                           r       counter_rgb_t[20]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[20]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[16]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[16]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[16]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[16]  
                                                                           f       dis_reg_a[16]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[16]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[11]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[11]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[11]  
                                                                           f       dis_reg_b[11]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[11]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[9]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[9]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[9]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[9]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[9]   
                                                                           f       dis_reg_b[9]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[1]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.597       4.688         counter_p[1]     
                                                                                   N117_mux5_2/I0 (GTP_LUT2)
                                   td                    0.206       4.894 f       N117_mux5_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.465       5.359         _N1526           
                                                                                   N117_mux5_6/I4 (GTP_LUT5)
                                   td                    0.174       5.533 f       N117_mux5_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.013         _N817            
                                                                                   N165_mux9/I4 (GTP_LUT5)
                                   td                    0.174       6.187 f       N165_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.652         _N952            
                                                                                   N165_mux13_5/I4 (GTP_LUT5)
                                   td                    0.174       6.826 f       N165_mux13_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.291         _N997            
                                                                                   N165_mux17_9/I4 (GTP_LUT5)
                                   td                    0.174       7.465 f       N165_mux17_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.945         _N1056           
                                                                                   N373/I0 (GTP_LUT4)
                                   td                    0.164       8.109 r       N373/Z (GTP_LUT4)
                                   net (fanout=2)        0.395       8.504         N373             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   8.504         Logic Levels: 6  
                                                                                   Logic: 1.391ns(29.358%), Route: 3.347ns(70.642%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.935                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[18]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[18]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[18]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.734         counter_p[18]    
                                                                                   N373/I1 (GTP_LUT4)
                                   td                    0.248       4.982 r       N373/Z (GTP_LUT4)
                                   net (fanout=2)        0.395       5.377         N373             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.377         Logic Levels: 1  
                                                                                   Logic: 0.565ns(35.071%), Route: 1.046ns(64.929%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.223       3.543                          

 Data required time                                                  3.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.543                          
 Data arrival time                                                  -5.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[8]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[8]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[8]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.661       4.752         counter_p[8]     
                                                                                   N135_mux6_4/I0 (GTP_LUT5)
                                   td                    0.280       5.032 r       N135_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.497         _N1581           
                                                                                   N135_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.671 f       N135_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.136         _N825            
                                                                                   N135_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.310 f       N135_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.775         _N987            
                                                                                   N135_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.949 f       N135_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.429         _N907            
                                                                                   N140/I3 (GTP_LUT4)
                                   td                    0.174       7.603 f       N140/Z (GTP_LUT4)
                                   net (fanout=1)        0.749       8.352         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.761 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.761         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.761         Logic Levels: 6  
                                                                                   Logic: 3.710ns(53.038%), Route: 3.285ns(46.962%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[6]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[6]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[6]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[6]     
                                                                                   N125_mux3/I3 (GTP_LUT4)
                                   td                    0.259       4.990 f       N125_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.470         _N877            
                                                                                   N146_mux7_4/I4 (GTP_LUT5)
                                   td                    0.174       5.644 f       N146_mux7_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.109         _N911            
                                                                                   N146_mux13_6/I4 (GTP_LUT5)
                                   td                    0.174       6.283 f       N146_mux13_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.748         _N1571           
                                                                                   N146_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.922 f       N146_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.402         _N910            
                                                                                   N161_6/I4 (GTP_LUT5)
                                   td                    0.174       7.576 f       N161_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.325         _N1103           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.734 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.734         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.734         Logic Levels: 6  
                                                                                   Logic: 3.689ns(52.942%), Route: 3.279ns(47.058%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[8]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[8]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[8]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.661       4.752         counter_p[8]     
                                                                                   N135_mux6_4/I0 (GTP_LUT5)
                                   td                    0.280       5.032 r       N135_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.497         _N1581           
                                                                                   N135_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.671 f       N135_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.136         _N825            
                                                                                   N135_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.310 f       N135_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.775         _N987            
                                                                                   N135_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.949 f       N135_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.949         _N907            
                                                                                   N148/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.949 f       N148/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.698         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.107 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.107         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.107         Logic Levels: 6  
                                                                                   Logic: 3.536ns(55.764%), Route: 2.805ns(44.236%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=8)        0.000       1.211         nt_echo_en_n     
                                                                                   N223_0/I (GTP_INV)
                                   td                    0.000       1.211 f       N223_0/Z (GTP_INV)
                                   net (fanout=4)        1.560       2.771         N223_0           
                                                                           f       nr_a/CE (GTP_DFF_E)

 Data arrival time                                                   2.771         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.703%), Route: 1.560ns(56.297%)
====================================================================================================

{sys_clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.279     499.899         0.620           Low Pulse Width                           counter_rgb_t[21]/CLK
 499.279     499.899         0.620           Low Pulse Width                           counter_e_a[0]/CLK
 499.279     499.899         0.620           Low Pulse Width                           state_rgb_2/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------+
| Type       | File Name                                                 
+-------------------------------------------------------------------------+
| Input      | D:/VERILOG/smart_car/prj/compile/smart_car_comp.adf       
| Output     | D:/VERILOG/smart_car/prj/synthesize/smart_car_syn.adf     
|            | D:/VERILOG/smart_car/prj/synthesize/smart_car_syn.vm      
|            | D:/VERILOG/smart_car/prj/synthesize/smart_car.snr         
+-------------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 236,056,576 bytes
Total CPU  time to synthesize completion : 7.531 sec
Total real time to synthesize completion : 9.000 sec
