#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* RX_1 */
RX_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
RX_1__0__MASK EQU 0x40
RX_1__0__PC EQU CYREG_PRT0_PC6
RX_1__0__PORT EQU 0
RX_1__0__SHIFT EQU 6
RX_1__AG EQU CYREG_PRT0_AG
RX_1__AMUX EQU CYREG_PRT0_AMUX
RX_1__BIE EQU CYREG_PRT0_BIE
RX_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RX_1__BYP EQU CYREG_PRT0_BYP
RX_1__CTL EQU CYREG_PRT0_CTL
RX_1__DM0 EQU CYREG_PRT0_DM0
RX_1__DM1 EQU CYREG_PRT0_DM1
RX_1__DM2 EQU CYREG_PRT0_DM2
RX_1__DR EQU CYREG_PRT0_DR
RX_1__INP_DIS EQU CYREG_PRT0_INP_DIS
RX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RX_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RX_1__LCD_EN EQU CYREG_PRT0_LCD_EN
RX_1__MASK EQU 0x40
RX_1__PORT EQU 0
RX_1__PRT EQU CYREG_PRT0_PRT
RX_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RX_1__PS EQU CYREG_PRT0_PS
RX_1__SHIFT EQU 6
RX_1__SLW EQU CYREG_PRT0_SLW

/* TX_1 */
TX_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
TX_1__0__MASK EQU 0x80
TX_1__0__PC EQU CYREG_PRT0_PC7
TX_1__0__PORT EQU 0
TX_1__0__SHIFT EQU 7
TX_1__AG EQU CYREG_PRT0_AG
TX_1__AMUX EQU CYREG_PRT0_AMUX
TX_1__BIE EQU CYREG_PRT0_BIE
TX_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TX_1__BYP EQU CYREG_PRT0_BYP
TX_1__CTL EQU CYREG_PRT0_CTL
TX_1__DM0 EQU CYREG_PRT0_DM0
TX_1__DM1 EQU CYREG_PRT0_DM1
TX_1__DM2 EQU CYREG_PRT0_DM2
TX_1__DR EQU CYREG_PRT0_DR
TX_1__INP_DIS EQU CYREG_PRT0_INP_DIS
TX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TX_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TX_1__LCD_EN EQU CYREG_PRT0_LCD_EN
TX_1__MASK EQU 0x80
TX_1__PORT EQU 0
TX_1__PRT EQU CYREG_PRT0_PRT
TX_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TX_1__PS EQU CYREG_PRT0_PS
TX_1__SHIFT EQU 7
TX_1__SLW EQU CYREG_PRT0_SLW

/* RX_CAN_CanIP */
RX_CAN_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
RX_CAN_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
RX_CAN_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
RX_CAN_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
RX_CAN_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
RX_CAN_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
RX_CAN_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
RX_CAN_CanIP__PM_ACT_MSK EQU 0x01
RX_CAN_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
RX_CAN_CanIP__PM_STBY_MSK EQU 0x01
RX_CAN_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
RX_CAN_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
RX_CAN_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
RX_CAN_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
RX_CAN_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
RX_CAN_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
RX_CAN_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
RX_CAN_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
RX_CAN_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
RX_CAN_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
RX_CAN_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
RX_CAN_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
RX_CAN_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
RX_CAN_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
RX_CAN_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
RX_CAN_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
RX_CAN_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
RX_CAN_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
RX_CAN_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
RX_CAN_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
RX_CAN_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
RX_CAN_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
RX_CAN_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
RX_CAN_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
RX_CAN_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
RX_CAN_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
RX_CAN_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
RX_CAN_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
RX_CAN_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
RX_CAN_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
RX_CAN_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
RX_CAN_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
RX_CAN_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
RX_CAN_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
RX_CAN_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
RX_CAN_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
RX_CAN_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
RX_CAN_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
RX_CAN_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
RX_CAN_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
RX_CAN_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
RX_CAN_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
RX_CAN_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
RX_CAN_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
RX_CAN_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
RX_CAN_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
RX_CAN_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
RX_CAN_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
RX_CAN_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
RX_CAN_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
RX_CAN_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
RX_CAN_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
RX_CAN_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
RX_CAN_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
RX_CAN_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
RX_CAN_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
RX_CAN_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
RX_CAN_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
RX_CAN_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
RX_CAN_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
RX_CAN_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
RX_CAN_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
RX_CAN_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
RX_CAN_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
RX_CAN_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
RX_CAN_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
RX_CAN_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
RX_CAN_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
RX_CAN_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
RX_CAN_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
RX_CAN_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
RX_CAN_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
RX_CAN_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
RX_CAN_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
RX_CAN_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
RX_CAN_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
RX_CAN_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
RX_CAN_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
RX_CAN_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
RX_CAN_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
RX_CAN_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
RX_CAN_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
RX_CAN_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
RX_CAN_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
RX_CAN_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
RX_CAN_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
RX_CAN_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
RX_CAN_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
RX_CAN_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
RX_CAN_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
RX_CAN_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
RX_CAN_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
RX_CAN_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
RX_CAN_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
RX_CAN_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
RX_CAN_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
RX_CAN_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
RX_CAN_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
RX_CAN_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
RX_CAN_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
RX_CAN_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
RX_CAN_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
RX_CAN_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
RX_CAN_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
RX_CAN_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
RX_CAN_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
RX_CAN_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
RX_CAN_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
RX_CAN_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
RX_CAN_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
RX_CAN_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
RX_CAN_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
RX_CAN_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
RX_CAN_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
RX_CAN_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
RX_CAN_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
RX_CAN_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
RX_CAN_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
RX_CAN_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
RX_CAN_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
RX_CAN_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
RX_CAN_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
RX_CAN_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
RX_CAN_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
RX_CAN_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
RX_CAN_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
RX_CAN_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
RX_CAN_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
RX_CAN_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
RX_CAN_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
RX_CAN_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
RX_CAN_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
RX_CAN_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
RX_CAN_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
RX_CAN_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
RX_CAN_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
RX_CAN_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
RX_CAN_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
RX_CAN_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
RX_CAN_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
RX_CAN_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
RX_CAN_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
RX_CAN_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
RX_CAN_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
RX_CAN_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
RX_CAN_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
RX_CAN_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
RX_CAN_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
RX_CAN_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
RX_CAN_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
RX_CAN_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
RX_CAN_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
RX_CAN_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
RX_CAN_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
RX_CAN_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
RX_CAN_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
RX_CAN_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
RX_CAN_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
RX_CAN_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
RX_CAN_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

/* RX_CAN_isr */
RX_CAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RX_CAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RX_CAN_isr__INTC_MASK EQU 0x10000
RX_CAN_isr__INTC_NUMBER EQU 16
RX_CAN_isr__INTC_PRIOR_NUM EQU 7
RX_CAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
RX_CAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RX_CAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LCD_Char_1_LCDPort */
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
