# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vga_controller_copy.srcs/sources_1/new/sim_file.vhd" \
"../../../../../VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_TB.vhd" \

# Do not sort compile order
nosort
