{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733015195562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733015195574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 02:06:35 2024 " "Processing started: Sun Dec 01 02:06:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733015195574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015195574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_Computer -c DE10_Lite_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Lite_Computer -c DE10_Lite_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015195574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733015196343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733015196343 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Computer_System.qsys " "Elaborating Platform Designer system entity \"Computer_System.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733015207628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:52 Progress: Loading DE10_Lite_Computer_YD/Computer_System.qsys " "2024.12.01.02:06:52 Progress: Loading DE10_Lite_Computer_YD/Computer_System.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015212499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Reading input file " "2024.12.01.02:06:53 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Adding Arduino_GPIO \[altera_avalon_pio 18.1\] " "2024.12.01.02:06:53 Progress: Adding Arduino_GPIO \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Parameterizing module Arduino_GPIO " "2024.12.01.02:06:53 Progress: Parameterizing module Arduino_GPIO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Adding Arduino_Reset_N \[altera_avalon_pio 18.1\] " "2024.12.01.02:06:53 Progress: Adding Arduino_Reset_N \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Parameterizing module Arduino_Reset_N " "2024.12.01.02:06:53 Progress: Parameterizing module Arduino_Reset_N" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\] " "2024.12.01.02:06:53 Progress: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Parameterizing module HEX3_HEX0 " "2024.12.01.02:06:53 Progress: Parameterizing module HEX3_HEX0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\] " "2024.12.01.02:06:53 Progress: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Parameterizing module HEX5_HEX4 " "2024.12.01.02:06:53 Progress: Parameterizing module HEX5_HEX4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Adding Interval_Timer \[altera_avalon_timer 18.1\] " "2024.12.01.02:06:53 Progress: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Parameterizing module Interval_Timer " "2024.12.01.02:06:53 Progress: Parameterizing module Interval_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\] " "2024.12.01.02:06:53 Progress: Adding Interval_Timer_2 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Parameterizing module Interval_Timer_2 " "2024.12.01.02:06:53 Progress: Parameterizing module Interval_Timer_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\] " "2024.12.01.02:06:53 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Parameterizing module JTAG_UART " "2024.12.01.02:06:53 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\] " "2024.12.01.02:06:53 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Parameterizing module JTAG_to_FPGA_Bridge " "2024.12.01.02:06:53 Progress: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Adding LEDs \[altera_avalon_pio 18.1\] " "2024.12.01.02:06:53 Progress: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Parameterizing module LEDs " "2024.12.01.02:06:53 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:53 Progress: Adding Nios2 \[altera_nios2_gen2 18.1\] " "2024.12.01.02:06:53 Progress: Adding Nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015213998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Parameterizing module Nios2 " "2024.12.01.02:06:55 Progress: Parameterizing module Nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\] " "2024.12.01.02:06:55 Progress: Adding Nios2_Floating_Point \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Parameterizing module Nios2_Floating_Point " "2024.12.01.02:06:55 Progress: Parameterizing module Nios2_Floating_Point" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\] " "2024.12.01.02:06:55 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Parameterizing module Onchip_SRAM " "2024.12.01.02:06:55 Progress: Parameterizing module Onchip_SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Adding Pushbuttons \[altera_avalon_pio 18.1\] " "2024.12.01.02:06:55 Progress: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Parameterizing module Pushbuttons " "2024.12.01.02:06:55 Progress: Parameterizing module Pushbuttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\] " "2024.12.01.02:06:55 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Parameterizing module SDRAM " "2024.12.01.02:06:55 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Adding Slider_Switches \[altera_avalon_pio 18.1\] " "2024.12.01.02:06:55 Progress: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Parameterizing module Slider_Switches " "2024.12.01.02:06:55 Progress: Parameterizing module Slider_Switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Adding SysID \[altera_avalon_sysid_qsys 18.1\] " "2024.12.01.02:06:55 Progress: Adding SysID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Parameterizing module SysID " "2024.12.01.02:06:55 Progress: Parameterizing module SysID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\] " "2024.12.01.02:06:55 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Parameterizing module System_PLL " "2024.12.01.02:06:55 Progress: Parameterizing module System_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:55 Progress: Adding VGA_Subsystem \[VGA_Subsystem 1.0\] " "2024.12.01.02:06:55 Progress: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015215787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:56 Progress: Reading input file " "2024.12.01.02:06:56 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015216289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:56 Progress: Adding Char_Buf_Subsystem \[Char_Buf_Subsystem 1.0\] " "2024.12.01.02:06:56 Progress: Adding Char_Buf_Subsystem \[Char_Buf_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015216289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:56 Progress: Reading input file " "2024.12.01.02:06:56 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015216710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:56 Progress: Adding ASCII_to_Image \[altera_up_avalon_video_ascii_to_image 18.0\] " "2024.12.01.02:06:56 Progress: Adding ASCII_to_Image \[altera_up_avalon_video_ascii_to_image 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015216713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Parameterizing module ASCII_to_Image " "2024.12.01.02:06:57 Progress: Parameterizing module ASCII_to_Image" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Adding Char_Buf_DMA \[altera_up_avalon_video_dma_controller 18.0\] " "2024.12.01.02:06:57 Progress: Adding Char_Buf_DMA \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Parameterizing module Char_Buf_DMA " "2024.12.01.02:06:57 Progress: Parameterizing module Char_Buf_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Adding Char_Buf_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2024.12.01.02:06:57 Progress: Adding Char_Buf_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Parameterizing module Char_Buf_RGB_Resampler " "2024.12.01.02:06:57 Progress: Parameterizing module Char_Buf_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Adding Char_Buf_Scaler \[altera_up_avalon_video_scaler 18.0\] " "2024.12.01.02:06:57 Progress: Adding Char_Buf_Scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Parameterizing module Char_Buf_Scaler " "2024.12.01.02:06:57 Progress: Parameterizing module Char_Buf_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\] " "2024.12.01.02:06:57 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Parameterizing module Onchip_SRAM " "2024.12.01.02:06:57 Progress: Parameterizing module Onchip_SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Adding Set_Black_Transparent \[altera_up_avalon_video_change_alpha 18.0\] " "2024.12.01.02:06:57 Progress: Adding Set_Black_Transparent \[altera_up_avalon_video_change_alpha 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Parameterizing module Set_Black_Transparent " "2024.12.01.02:06:57 Progress: Parameterizing module Set_Black_Transparent" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2024.12.01.02:06:57 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Parameterizing module Sys_Clk " "2024.12.01.02:06:57 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Building connections " "2024.12.01.02:06:57 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Parameterizing connections " "2024.12.01.02:06:57 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Validating " "2024.12.01.02:06:57 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:57 Progress: Done reading input file " "2024.12.01.02:06:57 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015217716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Parameterizing module Char_Buf_Subsystem " "2024.12.01.02:06:58 Progress: Parameterizing module Char_Buf_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Adding Sys_Clk \[clock_source 18.1\] " "2024.12.01.02:06:58 Progress: Adding Sys_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Parameterizing module Sys_Clk " "2024.12.01.02:06:58 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 18.0\] " "2024.12.01.02:06:58 Progress: Adding VGA_Alpha_Blender \[altera_up_avalon_video_alpha_blender 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Alpha_Blender " "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Alpha_Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Adding VGA_Clk \[clock_source 18.1\] " "2024.12.01.02:06:58 Progress: Adding VGA_Clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Clk " "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 18.1\] " "2024.12.01.02:06:58 Progress: Adding VGA_Controller \[altera_up_avalon_video_vga_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218409 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "VGA_Controller: Used altera_up_avalon_video_vga_controller 18.0 (instead of 18.1) " "VGA_Controller: Used altera_up_avalon_video_vga_controller 18.0 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Controller " "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2024.12.01.02:06:58 Progress: Adding VGA_Dual_Clock_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Dual_Clock_FIFO " "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Dual_Clock_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_dma_controller 18.0\] " "2024.12.01.02:06:58 Progress: Adding VGA_Pixel_DMA \[altera_up_avalon_video_dma_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Pixel_DMA " "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Pixel_DMA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\] " "2024.12.01.02:06:58 Progress: Adding VGA_Pixel_FIFO \[altera_up_avalon_video_dual_clock_buffer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Pixel_FIFO " "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Pixel_FIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\] " "2024.12.01.02:06:58 Progress: Adding VGA_Pixel_RGB_Resampler \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Pixel_RGB_Resampler " "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Pixel_RGB_Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 18.0\] " "2024.12.01.02:06:58 Progress: Adding VGA_Pixel_Scaler \[altera_up_avalon_video_scaler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Pixel_Scaler " "2024.12.01.02:06:58 Progress: Parameterizing module VGA_Pixel_Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Building connections " "2024.12.01.02:06:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Parameterizing connections " "2024.12.01.02:06:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Validating " "2024.12.01.02:06:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:58 Progress: Done reading input file " "2024.12.01.02:06:58 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015218783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:59 Progress: Parameterizing module VGA_Subsystem " "2024.12.01.02:06:59 Progress: Parameterizing module VGA_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015219959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:59 Progress: Adding Video_PLL \[altera_up_avalon_video_pll 18.0\] " "2024.12.01.02:06:59 Progress: Adding Video_PLL \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015219961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:59 Progress: Parameterizing module Video_PLL " "2024.12.01.02:06:59 Progress: Parameterizing module Video_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015219986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:06:59 Progress: Adding avalon_telemetre \[avalon_telemetre 1.0\] " "2024.12.01.02:06:59 Progress: Adding avalon_telemetre \[avalon_telemetre 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015219986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:07:00 Progress: Parameterizing module avalon_telemetre " "2024.12.01.02:07:00 Progress: Parameterizing module avalon_telemetre" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015220052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:07:00 Progress: Building connections " "2024.12.01.02:07:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015220052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:07:00 Progress: Parameterizing connections " "2024.12.01.02:07:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015220097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:07:00 Progress: Validating " "2024.12.01.02:07:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015220100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.12.01.02:07:03 Progress: Done reading input file " "2024.12.01.02:07:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015223029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.SysID: Time stamp will be automatically updated when this component is generated. " "Computer_System.SysID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.System_PLL: Refclk Freq: 50.0 " "Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes) " "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: RGB Resampling: 1 (bits) x 1 (planes) -> 10 (bits) x 4 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_Scaler: Change in Resolution: 80 x 60 -> 640 x 480 " "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_Scaler: Change in Resolution: 80 x 60 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228090 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: Char_Buf_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master " "Computer_System.VGA_Subsystem.Char_Buf_Subsystem.Char_Buf_RGB_Resampler: Char_Buf_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane " "Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes) " "Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 160 x 120 -> 640 x 480 " "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 160 x 120 -> 640 x 480" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 4 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 4 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015228090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH " "Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015229241 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015245636 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Computer_System: \"No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015245636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_GPIO: Starting RTL generation for module 'Computer_System_Arduino_GPIO' " "Arduino_GPIO: Starting RTL generation for module 'Computer_System_Arduino_GPIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015246589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_GPIO:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_GPIO --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0002_Arduino_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0002_Arduino_GPIO_gen//Computer_System_Arduino_GPIO_component_configuration.pl  --do_build_sim=0  \] " "Arduino_GPIO:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_GPIO --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0002_Arduino_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0002_Arduino_GPIO_gen//Computer_System_Arduino_GPIO_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015246589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_GPIO: Done RTL generation for module 'Computer_System_Arduino_GPIO' " "Arduino_GPIO: Done RTL generation for module 'Computer_System_Arduino_GPIO'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015246948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_GPIO: \"Computer_System\" instantiated altera_avalon_pio \"Arduino_GPIO\" " "Arduino_GPIO: \"Computer_System\" instantiated altera_avalon_pio \"Arduino_GPIO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015246970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_Reset_N: Starting RTL generation for module 'Computer_System_Arduino_Reset_N' " "Arduino_Reset_N: Starting RTL generation for module 'Computer_System_Arduino_Reset_N'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015246973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_Reset_N:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_Reset_N --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0003_Arduino_Reset_N_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0003_Arduino_Reset_N_gen//Computer_System_Arduino_Reset_N_component_configuration.pl  --do_build_sim=0  \] " "Arduino_Reset_N:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Arduino_Reset_N --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0003_Arduino_Reset_N_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0003_Arduino_Reset_N_gen//Computer_System_Arduino_Reset_N_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015246973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_Reset_N: Done RTL generation for module 'Computer_System_Arduino_Reset_N' " "Arduino_Reset_N: Done RTL generation for module 'Computer_System_Arduino_Reset_N'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Arduino_Reset_N: \"Computer_System\" instantiated altera_avalon_pio \"Arduino_Reset_N\" " "Arduino_Reset_N: \"Computer_System\" instantiated altera_avalon_pio \"Arduino_Reset_N\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0' " "HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0004_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0004_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  \] " "HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0004_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0004_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0' " "HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\" " "HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4' " "HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0005_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0005_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  \] " "HEX5_HEX4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0005_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0005_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4' " "HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\" " "HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer' " "Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0006_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0006_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  \] " "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0006_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0006_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015247710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer' " "Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015248013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: \"Computer_System\" instantiated altera_avalon_timer \"Interval_Timer\" " "Interval_Timer: \"Computer_System\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015248029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015248032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0007_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0007_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0007_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0007_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015248032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015248370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"Computer_System\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"Computer_System\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015248377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\" " "JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015249377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'Computer_System_LEDs' " "LEDs: Starting RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015249387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0008_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0008_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0008_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0008_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015249387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'Computer_System_LEDs' " "LEDs: Done RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015249602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015249604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2\" " "Nios2: \"Computer_System\" instantiated altera_nios2_gen2 \"Nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015250503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_Floating_Point: \"Computer_System\" instantiated altera_nios_custom_instr_floating_point \"Nios2_Floating_Point\" " "Nios2_Floating_Point: \"Computer_System\" instantiated altera_nios_custom_instr_floating_point \"Nios2_Floating_Point\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015250517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM' " "Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015250528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0009_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0009_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \] " "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0009_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0009_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015250528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM' " "Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\" " "Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons' " "Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0010_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0010_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  \] " "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0010_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0010_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons' " "Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\" " "Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'Computer_System_SDRAM' " "SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0011_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0011_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0011_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0011_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'Computer_System_SDRAM' " "SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches' " "Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0012_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0012_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  \] " "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0012_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0012_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015251815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches' " "Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015252065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\" " "Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015252080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\" " "SysID: \"Computer_System\" instantiated altera_avalon_sysid_qsys \"SysID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015252087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\" " "System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015253048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015254506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\" " "VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015255897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_PLL: \"Computer_System\" instantiated altera_up_avalon_video_pll \"Video_PLL\" " "Video_PLL: \"Computer_System\" instantiated altera_up_avalon_video_pll \"Video_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015256791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_telemetre: \"Computer_System\" instantiated avalon_telemetre \"avalon_telemetre\" " "Avalon_telemetre: \"Computer_System\" instantiated avalon_telemetre \"avalon_telemetre\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015256793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_translator: \"Computer_System\" instantiated altera_customins_master_translator \"Nios2_custom_instruction_master_translator\" " "Nios2_custom_instruction_master_translator: \"Computer_System\" instantiated altera_customins_master_translator \"Nios2_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015256795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_multi_xconnect: \"Computer_System\" instantiated altera_customins_xconnect \"Nios2_custom_instruction_master_multi_xconnect\" " "Nios2_custom_instruction_master_multi_xconnect: \"Computer_System\" instantiated altera_customins_xconnect \"Nios2_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015256806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_custom_instruction_master_multi_slave_translator0: \"Computer_System\" instantiated altera_customins_slave_translator \"Nios2_custom_instruction_master_multi_slave_translator0\" " "Nios2_custom_instruction_master_multi_slave_translator0: \"Computer_System\" instantiated altera_customins_slave_translator \"Nios2_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015256808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015270369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015271009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015271544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015272034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015272512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015273002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015273463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015273933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015274455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015275003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015275628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015276224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015276795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015277366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015277933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015278522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015279109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015279727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015280390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015281061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Computer_System_Nios2_cpu' " "Cpu: Starting RTL generation for module 'Computer_System_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0028_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0028_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0028_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0028_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015291934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:12 (*) Starting Nios II generation " "Cpu: # 2024.12.01 02:08:12 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:12 (*)   Checking for plaintext license. " "Cpu: # 2024.12.01 02:08:12 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.12.01 02:08:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.12.01 02:08:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:13 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.12.01 02:08:13 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:13 (*)   Plaintext license not found. " "Cpu: # 2024.12.01 02:08:13 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:13 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.12.01 02:08:13 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:13 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.12.01 02:08:13 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:13 (*)   Creating all objects for CPU " "Cpu: # 2024.12.01 02:08:13 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:14 (*)   Generating RTL from CPU objects " "Cpu: # 2024.12.01 02:08:14 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:14 (*)   Creating plain-text RTL " "Cpu: # 2024.12.01 02:08:14 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.12.01 02:08:15 (*) Done Nios II generation " "Cpu: # 2024.12.01 02:08:15 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Computer_System_Nios2_cpu' " "Cpu: Done RTL generation for module 'Computer_System_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"System_PLL\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"System_PLL\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015295432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide. " "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015296539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015296539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has lock signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015296539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015296542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide. " "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015296542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master Char_Buf_DMA.avalon_dma_master and slave Onchip_SRAM.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015296542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_Buf_Subsystem: \"VGA_Subsystem\" instantiated Char_Buf_Subsystem \"Char_Buf_Subsystem\" " "Char_Buf_Subsystem: \"VGA_Subsystem\" instantiated Char_Buf_Subsystem \"Char_Buf_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Alpha_Blender: Starting Generation of the Alpha Blender " "VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\" " "VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Controller: Starting Generation of VGA Controller " "VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\" " "VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer " "VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\" " "VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_DMA: Starting Generation of Video DMA Controller " "VGA_Pixel_DMA: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"VGA_Pixel_DMA\" " "VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"VGA_Pixel_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer " "VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\" " "VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler " "VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\" " "VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_Scaler: Starting Generation of Video Scaler " "VGA_Pixel_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_Pixel_Scaler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_scaler \"VGA_Pixel_Scaler\" " "VGA_Pixel_Scaler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_scaler \"VGA_Pixel_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015298636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"VGA_Subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"VGA_Subsystem\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015299808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015299809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\" " "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015299809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015299809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\" " "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015299809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015299842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015299889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015299919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015299951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015299967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\" " "Router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_023: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_023\" " "Router_023: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_023\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_to_FPGA_Bridge_master_limiter\" " "JTAG_to_FPGA_Bridge_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_to_FPGA_Bridge_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\" " "SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_008\" " "Cmd_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\" " "Rsp_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\" " "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Nios2_data_master_to_SDRAM_s1_cmd_width_adapter\" " "Nios2_data_master_to_SDRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Nios2_data_master_to_SDRAM_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015300356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015301456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_008\" " "Avalon_st_adapter_008: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015302823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ASCII_to_Image: Starting Generation of ASCII to Image Stream Converter " "ASCII_to_Image: Starting Generation of ASCII to Image Stream Converter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015302825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ASCII_to_Image: \"Char_Buf_Subsystem\" instantiated altera_up_avalon_video_ascii_to_image \"ASCII_to_Image\" " "ASCII_to_Image: \"Char_Buf_Subsystem\" instantiated altera_up_avalon_video_ascii_to_image \"ASCII_to_Image\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015302863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_Buf_DMA: Starting Generation of Video DMA Controller " "Char_Buf_DMA: Starting Generation of Video DMA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015302867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_Buf_DMA: \"Char_Buf_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Char_Buf_DMA\" " "Char_Buf_DMA: \"Char_Buf_Subsystem\" instantiated altera_up_avalon_video_dma_controller \"Char_Buf_DMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015302895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_dma_control_slave.v " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_dma_control_slave.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015302911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_dma_to_memory.v " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_dma_to_memory.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015302927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_dma_to_stream.v " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_dma_to_stream.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015302930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_Buf_RGB_Resampler: Starting Generation of Video RGB Resampler " "Char_Buf_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015302930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_Buf_RGB_Resampler: \"Char_Buf_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Char_Buf_RGB_Resampler\" " "Char_Buf_RGB_Resampler: \"Char_Buf_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"Char_Buf_RGB_Resampler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015302990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_Buf_Scaler: Starting Generation of Video Scaler " "Char_Buf_Scaler: Starting Generation of Video Scaler" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015302993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_Buf_Scaler: \"Char_Buf_Subsystem\" instantiated altera_up_avalon_video_scaler \"Char_Buf_Scaler\" " "Char_Buf_Scaler: \"Char_Buf_Subsystem\" instantiated altera_up_avalon_video_scaler \"Char_Buf_Scaler\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015303012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_scaler_shrink.v " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_scaler_shrink.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015303012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_width.v " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_width.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015303012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_height.v " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_height.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015303030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM' " "Onchip_SRAM: Starting RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015303030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0069_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0069_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \] " "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM --dir=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0069_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vladi/AppData/Local/Temp/alt0058_7520429553226631401.dir/0069_Onchip_SRAM_gen//Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015303030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM' " "Onchip_SRAM: Done RTL generation for module 'Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015303355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: \"Char_Buf_Subsystem\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\" " "Onchip_SRAM: \"Char_Buf_Subsystem\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015303371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Set_Black_Transparent: Starting Generation of Video Change Alpha Value IP Core " "Set_Black_Transparent: Starting Generation of Video Change Alpha Value IP Core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015303374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Set_Black_Transparent: \"Char_Buf_Subsystem\" instantiated altera_up_avalon_video_change_alpha \"Set_Black_Transparent\" " "Set_Black_Transparent: \"Char_Buf_Subsystem\" instantiated altera_up_avalon_video_change_alpha \"Set_Black_Transparent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015303387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015305810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Char_Buf_Subsystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Char_Buf_Subsystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_008\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_008\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System: Done \"Computer_System\" with 90 modules, 136 files " "Computer_System: Done \"Computer_System\" with 90 modules, 136 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015306914 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Computer_System.qsys " "Finished elaborating Platform Designer system entity \"Computer_System.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733015308501 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" Computer_System_inst.vhd(1) " "VHDL syntax error at Computer_System_inst.vhd(1) near text \"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "Computer_System/Computer_System_inst.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/Computer_System/Computer_System_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/computer_system_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file computer_system/computer_system_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310153 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" Computer_System_inst.v(1) " "Verilog HDL syntax error at Computer_System_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Computer_System/Computer_System_inst.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/Computer_System/Computer_System_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1733015310164 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Computer_System_inst.v(1) " "Verilog HDL error at Computer_System_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "Computer_System/Computer_System_inst.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/Computer_System/Computer_System_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1733015310167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/computer_system_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file computer_system/computer_system_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/computer_system_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/computer_system_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/Computer_System_bb.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/Computer_System/Computer_System_bb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vladi/desktop/elec/architecture se/radar_2d_vlad/src/de10_lite_telemetre_us_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vladi/desktop/elec/architecture se/radar_2d_vlad/src/de10_lite_telemetre_us_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite_Telemetre_us_Avalon-RTL " "Found design unit 1: DE10_Lite_Telemetre_us_Avalon-RTL" {  } { { "../src/DE10_Lite_Telemetre_us_Avalon.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/src/DE10_Lite_Telemetre_us_Avalon.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310193 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_Telemetre_us_Avalon " "Found entity 1: DE10_Lite_Telemetre_us_Avalon" {  } { { "../src/DE10_Lite_Telemetre_us_Avalon.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/src/DE10_Lite_Telemetre_us_Avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "db/ip/computer_system/computer_system.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/computer_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arduino_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arduino_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Arduino_GPIO " "Found entity 1: Computer_System_Arduino_GPIO" {  } { { "db/ip/computer_system/submodules/computer_system_arduino_gpio.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_arduino_gpio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arduino_reset_n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arduino_reset_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Arduino_Reset_N " "Found entity 1: Computer_System_Arduino_Reset_N" {  } { { "db/ip/computer_system/submodules/computer_system_arduino_reset_n.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_arduino_reset_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX3_HEX0 " "Found entity 1: Computer_System_HEX3_HEX0" {  } { { "db/ip/computer_system/submodules/computer_system_hex3_hex0.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_hex3_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX5_HEX4 " "Found entity 1: Computer_System_HEX5_HEX4" {  } { { "db/ip/computer_system/submodules/computer_system_hex5_hex4.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_hex5_hex4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Interval_Timer " "Found entity 1: Computer_System_Interval_Timer" {  } { { "db/ip/computer_system/submodules/computer_system_interval_timer.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_UART_sim_scfifo_w " "Found entity 1: Computer_System_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310338 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_JTAG_UART_scfifo_w " "Found entity 2: Computer_System_JTAG_UART_scfifo_w" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310338 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_JTAG_UART_sim_scfifo_r " "Found entity 3: Computer_System_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310338 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_JTAG_UART_scfifo_r " "Found entity 4: Computer_System_JTAG_UART_scfifo_r" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310338 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_JTAG_UART " "Found entity 5: Computer_System_JTAG_UART" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_uart.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_LEDs " "Found entity 1: Computer_System_LEDs" {  } { { "db/ip/computer_system/submodules/computer_system_leds.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2 " "Found entity 1: Computer_System_Nios2" {  } { { "db/ip/computer_system/submodules/computer_system_nios2.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_register_bank_a_module " "Found entity 1: Computer_System_Nios2_cpu_register_bank_a_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_cpu_register_bank_b_module " "Found entity 2: Computer_System_Nios2_cpu_register_bank_b_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_cpu_nios2_oci_debug " "Found entity 3: Computer_System_Nios2_cpu_nios2_oci_debug" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_cpu_nios2_oci_break " "Found entity 4: Computer_System_Nios2_cpu_nios2_oci_break" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_cpu_nios2_oci_xbrk " "Found entity 5: Computer_System_Nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_cpu_nios2_oci_dbrk " "Found entity 6: Computer_System_Nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_cpu_nios2_oci_itrace " "Found entity 7: Computer_System_Nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_cpu_nios2_oci_td_mode " "Found entity 8: Computer_System_Nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_cpu_nios2_oci_dtrace " "Found entity 9: Computer_System_Nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_cpu_nios2_oci_fifo " "Found entity 13: Computer_System_Nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_cpu_nios2_oci_pib " "Found entity 14: Computer_System_Nios2_cpu_nios2_oci_pib" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_cpu_nios2_oci_im " "Found entity 15: Computer_System_Nios2_cpu_nios2_oci_im" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_cpu_nios2_performance_monitors " "Found entity 16: Computer_System_Nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_cpu_nios2_avalon_reg " "Found entity 17: Computer_System_Nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_cpu_ociram_sp_ram_module " "Found entity 18: Computer_System_Nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_cpu_nios2_ocimem " "Found entity 19: Computer_System_Nios2_cpu_nios2_ocimem" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_cpu_nios2_oci " "Found entity 20: Computer_System_Nios2_cpu_nios2_oci" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_cpu " "Found entity 21: Computer_System_Nios2_cpu" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_tck" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_test_bench " "Found entity 1: Computer_System_Nios2_cpu_test_bench" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_custom_instruction_master_multi_xconnect " "Found entity 1: Computer_System_Nios2_custom_instruction_master_multi_xconnect" {  } { { "db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Onchip_SRAM " "Found entity 1: Computer_System_Onchip_SRAM" {  } { { "db/ip/computer_system/submodules/computer_system_onchip_sram.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_onchip_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Pushbuttons " "Found entity 1: Computer_System_Pushbuttons" {  } { { "db/ip/computer_system/submodules/computer_system_pushbuttons.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_input_efifo_module " "Found entity 1: Computer_System_SDRAM_input_efifo_module" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310708 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM " "Found entity 2: Computer_System_SDRAM" {  } { { "db/ip/computer_system/submodules/computer_system_sdram.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310708 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "computer_system_sdram_test_component.v(236) " "Verilog HDL warning at computer_system_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733015310727 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "computer_system_sdram_test_component.v(237) " "Verilog HDL warning at computer_system_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733015310727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_test_component_ram_module " "Found entity 1: Computer_System_SDRAM_test_component_ram_module" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310733 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM_test_component " "Found entity 2: Computer_System_SDRAM_test_component" {  } { { "db/ip/computer_system/submodules/computer_system_sdram_test_component.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Slider_Switches " "Found entity 1: Computer_System_Slider_Switches" {  } { { "db/ip/computer_system/submodules/computer_system_slider_switches.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_slider_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SysID " "Found entity 1: Computer_System_SysID" {  } { { "db/ip/computer_system/submodules/computer_system_sysid.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "db/ip/computer_system/submodules/computer_system_system_pll.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_system_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0 " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015310966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015310966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310972 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router " "Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015310972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015310972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310972 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 " "Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015310972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015310972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Controller " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_Scaler" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_PLL " "Found entity 1: Computer_System_Video_PLL" {  } { { "db/ip/computer_system/submodules/computer_system_video_pll.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_video_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "db/ip/computer_system/submodules/computer_system_irq_mapper.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_008.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_008.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_008 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_008" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_008.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_008.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_003 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_008 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_008" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_008.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311639 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_001_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311683 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_001 " "Found entity 2: Computer_System_mm_interconnect_0_router_001" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311730 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311764 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311790 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_004 " "Found entity 2: Computer_System_mm_interconnect_0_router_004" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_009_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311808 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_009 " "Found entity 2: Computer_System_mm_interconnect_0_router_009" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_012_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_012_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311850 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_012 " "Found entity 2: Computer_System_mm_interconnect_0_router_012" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_023.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_023.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_023.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_023.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015311860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_023_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_023_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_023.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311867 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_023 " "Found entity 2: Computer_System_mm_interconnect_0_router_023" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_023.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_023.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_008 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_008" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_008.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015311968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015311968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_003 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_003" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/de10_lite_telemetre_us_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/computer_system/submodules/de10_lite_telemetre_us_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite_Telemetre_us_Avalon-RTL " "Found design unit 1: DE10_Lite_Telemetre_us_Avalon-RTL" {  } { { "db/ip/computer_system/submodules/de10_lite_telemetre_us_avalon.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/de10_lite_telemetre_us_avalon.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312094 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_Telemetre_us_Avalon " "Found entity 1: DE10_Lite_Telemetre_us_Avalon" {  } { { "db/ip/computer_system/submodules/de10_lite_telemetre_us_avalon.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/de10_lite_telemetre_us_avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312160 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312160 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312160 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312160 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312160 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312160 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/computer_system/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/computer_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312490 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312490 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312571 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312651 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312651 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312651 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312651 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015312699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/computer_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/computer_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312842 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/computer_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015312994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015312994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/computer_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/computer_system/submodules/altera_up_altpll.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_ascii_rom_128.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_ascii_rom_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_ascii_rom_128 " "Found entity 1: altera_up_video_ascii_rom_128" {  } { { "db/ip/computer_system/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_video_ascii_rom_128.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733015313300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file db/ip/computer_system/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "db/ip/computer_system/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/computer_system/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "db/ip/computer_system/submodules/fpoint_qsys.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "db/ip/computer_system/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/db/ip/computer_system/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733015313726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313726 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/DE10_Lite_Computer.map.smsg " "Generated suppressed messages file C:/Users/vladi/Desktop/Elec/Architecture SE/Radar_2D_Vlad/DE10_Lite_Computer_YD/DE10_Lite_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015313926 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733015314791 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 01 02:08:34 2024 " "Processing ended: Sun Dec 01 02:08:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733015314791 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733015314791 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733015314791 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015314791 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733015315637 ""}
