
---------- Begin Simulation Statistics ----------
final_tick                               16909915053439                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               13942343                       # Simulator instruction rate (inst/s)
host_mem_usage                                9454732                       # Number of bytes of host memory used
host_op_rate                                 14029620                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   278.29                       # Real time elapsed on the host
host_tick_rate                            60763896871                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3879996633                       # Number of instructions simulated
sim_ops                                    3904286355                       # Number of ops (including micro ops) simulated
sim_seconds                                 16.909915                       # Number of seconds simulated
sim_ticks                                16909915053439                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.atomicCpu0.committedInsts                    0                       # Number of instructions committed
system.atomicCpu0.committedOps                      0                       # Number of ops (including micro ops) committed
system.atomicCpu0.dtb.rdAccesses                    0                       # TLB accesses on read requests
system.atomicCpu0.dtb.rdMisses                      0                       # TLB misses on read requests
system.atomicCpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.atomicCpu0.dtb.wrAccesses                    0                       # TLB accesses on write requests
system.atomicCpu0.dtb.wrMisses                      0                       # TLB misses on write requests
system.atomicCpu0.idle_fraction                     1                       # Percentage of idle cycles
system.atomicCpu0.itb.rdAccesses                    0                       # TLB accesses on read requests
system.atomicCpu0.itb.rdMisses                      0                       # TLB misses on read requests
system.atomicCpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.atomicCpu0.itb.wrAccesses                    0                       # TLB accesses on write requests
system.atomicCpu0.itb.wrMisses                      0                       # TLB misses on write requests
system.atomicCpu0.kern.inst.arm                     0                       # number of arm instructions executed
system.atomicCpu0.kern.inst.quiesce                 0                       # number of quiesce instructions executed
system.atomicCpu0.not_idle_fraction                 0                       # Percentage of non-idle cycles
system.atomicCpu0.numCycles                         0                       # number of cpu cycles simulated
system.atomicCpu0.numWorkItemsCompleted             0                       # number of work items this cpu completed
system.atomicCpu0.numWorkItemsStarted               0                       # number of work items this cpu started
system.atomicCpu0.num_busy_cycles                   0                       # Number of busy cycles
system.atomicCpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.atomicCpu0.num_fp_alu_accesses               0                       # Number of float alu accesses
system.atomicCpu0.num_fp_insts                      0                       # number of float instructions
system.atomicCpu0.num_fp_register_reads             0                       # number of times the floating registers were read
system.atomicCpu0.num_fp_register_writes            0                       # number of times the floating registers were written
system.atomicCpu0.num_func_calls                    0                       # number of times a function call or return occured
system.atomicCpu0.num_idle_cycles                   0                       # Number of idle cycles
system.atomicCpu0.num_int_alu_accesses              0                       # Number of integer alu accesses
system.atomicCpu0.num_int_insts                     0                       # number of integer instructions
system.atomicCpu0.num_int_register_reads            0                       # number of times the integer registers were read
system.atomicCpu0.num_int_register_writes            0                       # number of times the integer registers were written
system.atomicCpu0.num_load_insts                    0                       # Number of load instructions
system.atomicCpu0.num_mem_refs                      0                       # number of memory refs
system.atomicCpu0.num_store_insts                   0                       # Number of store instructions
system.atomicCpu0.num_vec_alu_accesses              0                       # Number of vector alu accesses
system.atomicCpu0.num_vec_insts                     0                       # number of vector instructions
system.atomicCpu0.num_vec_register_reads            0                       # number of times the vector registers were read
system.atomicCpu0.num_vec_register_writes            0                       # number of times the vector registers were written
system.atomicCpu0.op_class::No_OpClass              0                       # Class of executed instruction
system.atomicCpu0.op_class::IntAlu                  0                       # Class of executed instruction
system.atomicCpu0.op_class::IntMult                 0                       # Class of executed instruction
system.atomicCpu0.op_class::IntDiv                  0                       # Class of executed instruction
system.atomicCpu0.op_class::FloatAdd                0                       # Class of executed instruction
system.atomicCpu0.op_class::FloatCmp                0                       # Class of executed instruction
system.atomicCpu0.op_class::FloatCvt                0                       # Class of executed instruction
system.atomicCpu0.op_class::FloatMult               0                       # Class of executed instruction
system.atomicCpu0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.atomicCpu0.op_class::FloatDiv                0                       # Class of executed instruction
system.atomicCpu0.op_class::FloatMisc               0                       # Class of executed instruction
system.atomicCpu0.op_class::FloatSqrt               0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdAdd                 0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdAddAcc              0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdAlu                 0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdCmp                 0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdCvt                 0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdMisc                0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdMult                0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdMultAcc             0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdShift               0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdDiv                 0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdSqrt                0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdAes                 0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdAesMix              0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.atomicCpu0.op_class::SimdPredAlu             0                       # Class of executed instruction
system.atomicCpu0.op_class::MemRead                 0                       # Class of executed instruction
system.atomicCpu0.op_class::MemWrite                0                       # Class of executed instruction
system.atomicCpu0.op_class::FloatMemRead            0                       # Class of executed instruction
system.atomicCpu0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.atomicCpu0.op_class::IprAccess               0                       # Class of executed instruction
system.atomicCpu0.op_class::InstPrefetch            0                       # Class of executed instruction
system.atomicCpu0.op_class::total                   0                       # Class of executed instruction
system.atomicCpu0.pwrStateResidencyTicks::OFF 16909915053439                       # Cumulative time (in ticks) in various power states
system.atomicCpu1.committedInsts                    0                       # Number of instructions committed
system.atomicCpu1.committedOps                      0                       # Number of ops (including micro ops) committed
system.atomicCpu1.dtb.rdAccesses                    0                       # TLB accesses on read requests
system.atomicCpu1.dtb.rdMisses                      0                       # TLB misses on read requests
system.atomicCpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.atomicCpu1.dtb.wrAccesses                    0                       # TLB accesses on write requests
system.atomicCpu1.dtb.wrMisses                      0                       # TLB misses on write requests
system.atomicCpu1.idle_fraction                     1                       # Percentage of idle cycles
system.atomicCpu1.itb.rdAccesses                    0                       # TLB accesses on read requests
system.atomicCpu1.itb.rdMisses                      0                       # TLB misses on read requests
system.atomicCpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.atomicCpu1.itb.wrAccesses                    0                       # TLB accesses on write requests
system.atomicCpu1.itb.wrMisses                      0                       # TLB misses on write requests
system.atomicCpu1.kern.inst.arm                     0                       # number of arm instructions executed
system.atomicCpu1.kern.inst.quiesce                 0                       # number of quiesce instructions executed
system.atomicCpu1.not_idle_fraction                 0                       # Percentage of non-idle cycles
system.atomicCpu1.numCycles                         0                       # number of cpu cycles simulated
system.atomicCpu1.numWorkItemsCompleted             0                       # number of work items this cpu completed
system.atomicCpu1.numWorkItemsStarted               0                       # number of work items this cpu started
system.atomicCpu1.num_busy_cycles                   0                       # Number of busy cycles
system.atomicCpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.atomicCpu1.num_fp_alu_accesses               0                       # Number of float alu accesses
system.atomicCpu1.num_fp_insts                      0                       # number of float instructions
system.atomicCpu1.num_fp_register_reads             0                       # number of times the floating registers were read
system.atomicCpu1.num_fp_register_writes            0                       # number of times the floating registers were written
system.atomicCpu1.num_func_calls                    0                       # number of times a function call or return occured
system.atomicCpu1.num_idle_cycles                   0                       # Number of idle cycles
system.atomicCpu1.num_int_alu_accesses              0                       # Number of integer alu accesses
system.atomicCpu1.num_int_insts                     0                       # number of integer instructions
system.atomicCpu1.num_int_register_reads            0                       # number of times the integer registers were read
system.atomicCpu1.num_int_register_writes            0                       # number of times the integer registers were written
system.atomicCpu1.num_load_insts                    0                       # Number of load instructions
system.atomicCpu1.num_mem_refs                      0                       # number of memory refs
system.atomicCpu1.num_store_insts                   0                       # Number of store instructions
system.atomicCpu1.num_vec_alu_accesses              0                       # Number of vector alu accesses
system.atomicCpu1.num_vec_insts                     0                       # number of vector instructions
system.atomicCpu1.num_vec_register_reads            0                       # number of times the vector registers were read
system.atomicCpu1.num_vec_register_writes            0                       # number of times the vector registers were written
system.atomicCpu1.op_class::No_OpClass              0                       # Class of executed instruction
system.atomicCpu1.op_class::IntAlu                  0                       # Class of executed instruction
system.atomicCpu1.op_class::IntMult                 0                       # Class of executed instruction
system.atomicCpu1.op_class::IntDiv                  0                       # Class of executed instruction
system.atomicCpu1.op_class::FloatAdd                0                       # Class of executed instruction
system.atomicCpu1.op_class::FloatCmp                0                       # Class of executed instruction
system.atomicCpu1.op_class::FloatCvt                0                       # Class of executed instruction
system.atomicCpu1.op_class::FloatMult               0                       # Class of executed instruction
system.atomicCpu1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.atomicCpu1.op_class::FloatDiv                0                       # Class of executed instruction
system.atomicCpu1.op_class::FloatMisc               0                       # Class of executed instruction
system.atomicCpu1.op_class::FloatSqrt               0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdAdd                 0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdAddAcc              0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdAlu                 0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdCmp                 0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdCvt                 0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdMisc                0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdMult                0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdMultAcc             0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdShift               0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdDiv                 0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdSqrt                0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdAes                 0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdAesMix              0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.atomicCpu1.op_class::SimdPredAlu             0                       # Class of executed instruction
system.atomicCpu1.op_class::MemRead                 0                       # Class of executed instruction
system.atomicCpu1.op_class::MemWrite                0                       # Class of executed instruction
system.atomicCpu1.op_class::FloatMemRead            0                       # Class of executed instruction
system.atomicCpu1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.atomicCpu1.op_class::IprAccess               0                       # Class of executed instruction
system.atomicCpu1.op_class::InstPrefetch            0                       # Class of executed instruction
system.atomicCpu1.op_class::total                   0                       # Class of executed instruction
system.atomicCpu1.pwrStateResidencyTicks::OFF 16909915053439                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           333                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.committedInsts                 2245299512                       # Number of instructions committed
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 29672.736053                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total 29672.736053                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher    643037863                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total    643037863                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher        21671                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total        21671                       # number of HardPFReq MSHR misses
system.cpu0.dcache.ReadReq_accesses::.timingCpu0.data      3722583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3722583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_avg_miss_latency::.timingCpu0.data 25436.899123                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25436.899123                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.timingCpu0.data 25575.970220                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25575.970220                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.timingCpu0.data 167317.264706                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167317.264706                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_hits::.timingCpu0.data      3599522                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3599522                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_miss_latency::.timingCpu0.data   3130290243                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3130290243                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_rate::.timingCpu0.data     0.033058                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033058                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_misses::.timingCpu0.data       123061                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       123061                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_mshr_hits::.timingCpu0.data        63087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        63087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_miss_latency::.timingCpu0.data   1533893238                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1533893238                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.timingCpu0.data     0.016111                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016111                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_misses::.timingCpu0.data        59974                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        59974                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.timingCpu0.data          306                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          306                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.timingCpu0.data     51199083                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     51199083                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.SoftPFReq_accesses::.timingCpu0.data         4999                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         4999                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.timingCpu0.data 34406.617293                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 34406.617293                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.timingCpu0.data          647                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          647                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_miss_rate::.timingCpu0.data     0.870574                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.870574                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_misses::.timingCpu0.data         4352                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         4352                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.timingCpu0.data    145643211                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    145643211                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.timingCpu0.data     0.846769                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.846769                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.timingCpu0.data         4233                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         4233                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.WriteReq_accesses::.timingCpu0.data      2126710                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2126710                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_avg_miss_latency::.timingCpu0.data 23648.948401                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23648.948401                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.timingCpu0.data 23311.353889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23311.353889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.timingCpu0.data      2084500                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2084500                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_miss_latency::.timingCpu0.data    998222112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    998222112                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_rate::.timingCpu0.data     0.019848                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019848                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_misses::.timingCpu0.data        42210                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        42210                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_mshr_hits::.timingCpu0.data         1135                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1135                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_miss_latency::.timingCpu0.data    957513861                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    957513861                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.timingCpu0.data     0.019314                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019314                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_misses::.timingCpu0.data        41075                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        41075                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.timingCpu0.data         2625                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         2625                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    97.031250                       # average number of cycles each access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             64                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6210                       # number of cycles access was blocked
system.cpu0.dcache.demand_accesses::.timingCpu0.data      5849293                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5849293                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_avg_miss_latency::.timingCpu0.data 24980.258817                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24980.258817                       # average overall miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.timingCpu0.data 24655.435472                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24655.435472                       # average overall mshr miss latency
system.cpu0.dcache.demand_hits::.timingCpu0.data      5684022                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5684022                       # number of demand (read+write) hits
system.cpu0.dcache.demand_miss_latency::.timingCpu0.data   4128512355                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4128512355                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_rate::.timingCpu0.data     0.028255                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028255                       # miss rate for demand accesses
system.cpu0.dcache.demand_misses::.timingCpu0.data       165271                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        165271                       # number of demand (read+write) misses
system.cpu0.dcache.demand_mshr_hits::.timingCpu0.data        64222                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        64222                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_miss_latency::.timingCpu0.data   2491407099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2491407099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.timingCpu0.data     0.017275                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017275                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_misses::.timingCpu0.data       101049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       101049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_accesses::.timingCpu0.data      5854292                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5854292                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_avg_miss_latency::.timingCpu0.data 24339.342866                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24339.342866                       # average overall miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 29672.736053                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.timingCpu0.data 25047.494443                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25837.027664                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.timingCpu0.data 17468.127943                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 17468.127943                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_hits::.timingCpu0.data      5684669                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5684669                       # number of overall hits
system.cpu0.dcache.overall_miss_latency::.timingCpu0.data   4128512355                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4128512355                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_rate::.timingCpu0.data     0.028974                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028974                       # miss rate for overall accesses
system.cpu0.dcache.overall_misses::.timingCpu0.data       169623                       # number of overall misses
system.cpu0.dcache.overall_misses::total       169623                       # number of overall misses
system.cpu0.dcache.overall_mshr_hits::.timingCpu0.data        64222                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        64222                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher    643037863                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.timingCpu0.data   2637050310                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3280088173                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.timingCpu0.data     0.017984                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.021685                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher        21671                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.timingCpu0.data       105282                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       126953                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_latency::.timingCpu0.data     51199083                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     51199083                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_misses::.timingCpu0.data         2931                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         2931                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.prefetcher.num_hwpf_issued        76676                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit        16673                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified        99492                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage         7272                       # number of prefetches that crossed the page
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.replacements                 92880                       # number of replacements
system.cpu0.dcache.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu0.dcache.tags.avg_refs            58.745077                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.data_accesses        46933307                       # Number of data accesses
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher     1.731936                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.timingCpu0.data    58.235037                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.003383                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.timingCpu0.data     0.113740                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.117123                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.033203                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.sampled_refs            98971                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.tag_accesses         46933307                       # Number of tag accesses
system.cpu0.dcache.tags.tagsinuse           59.966972                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5814059                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14896324194237                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.unused_prefetches             3273                       # number of HardPF blocks evicted w/o reference
system.cpu0.dcache.writebacks::.writebacks        92880                       # number of writebacks
system.cpu0.dcache.writebacks::total            92880                       # number of writebacks
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.icache.ReadReq_accesses::.timingCpu0.inst      2975869                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2975869                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_avg_miss_latency::.timingCpu0.inst 23210.411419                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23210.411419                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.timingCpu0.inst 21854.822035                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21854.822035                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_hits::.timingCpu0.inst      2823387                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2823387                       # number of ReadReq hits
system.cpu0.icache.ReadReq_miss_latency::.timingCpu0.inst   3539169954                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3539169954                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_rate::.timingCpu0.inst     0.051239                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.051239                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_misses::.timingCpu0.inst       152482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       152482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_mshr_hits::.timingCpu0.inst        33251                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        33251                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_miss_latency::.timingCpu0.inst   2605772286                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2605772286                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.timingCpu0.inst     0.040066                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.040066                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_misses::.timingCpu0.inst       119231                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119231                       # number of ReadReq MSHR misses
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.demand_accesses::.timingCpu0.inst      2975869                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2975869                       # number of demand (read+write) accesses
system.cpu0.icache.demand_avg_miss_latency::.timingCpu0.inst 23210.411419                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23210.411419                       # average overall miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.timingCpu0.inst 21854.822035                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21854.822035                       # average overall mshr miss latency
system.cpu0.icache.demand_hits::.timingCpu0.inst      2823387                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2823387                       # number of demand (read+write) hits
system.cpu0.icache.demand_miss_latency::.timingCpu0.inst   3539169954                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3539169954                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_rate::.timingCpu0.inst     0.051239                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.051239                       # miss rate for demand accesses
system.cpu0.icache.demand_misses::.timingCpu0.inst       152482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        152482                       # number of demand (read+write) misses
system.cpu0.icache.demand_mshr_hits::.timingCpu0.inst        33251                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        33251                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_miss_latency::.timingCpu0.inst   2605772286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2605772286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.timingCpu0.inst     0.040066                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.040066                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_misses::.timingCpu0.inst       119231                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119231                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_accesses::.timingCpu0.inst      2975869                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2975869                       # number of overall (read+write) accesses
system.cpu0.icache.overall_avg_miss_latency::.timingCpu0.inst 23210.411419                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23210.411419                       # average overall miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.timingCpu0.inst 21854.822035                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21854.822035                       # average overall mshr miss latency
system.cpu0.icache.overall_hits::.timingCpu0.inst      2823387                       # number of overall hits
system.cpu0.icache.overall_hits::total        2823387                       # number of overall hits
system.cpu0.icache.overall_miss_latency::.timingCpu0.inst   3539169954                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3539169954                       # number of overall miss cycles
system.cpu0.icache.overall_miss_rate::.timingCpu0.inst     0.051239                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.051239                       # miss rate for overall accesses
system.cpu0.icache.overall_misses::.timingCpu0.inst       152482                       # number of overall misses
system.cpu0.icache.overall_misses::total       152482                       # number of overall misses
system.cpu0.icache.overall_mshr_hits::.timingCpu0.inst        33251                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        33251                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_miss_latency::.timingCpu0.inst   2605772286                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2605772286                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_rate::.timingCpu0.inst     0.040066                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.040066                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_misses::.timingCpu0.inst       119231                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119231                       # number of overall MSHR misses
system.cpu0.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.replacements                118719                       # number of replacements
system.cpu0.icache.tags.age_task_id_blocks_1024::1          508                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.avg_refs            24.679974                       # Average number of references to valid blocks.
system.cpu0.icache.tags.data_accesses        23926183                       # Number of data accesses
system.cpu0.icache.tags.occ_blocks::.timingCpu0.inst    60.967100                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.timingCpu0.inst     0.119076                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.119076                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.sampled_refs           119231                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.tag_accesses         23926183                       # Number of tag accesses
system.cpu0.icache.tags.tagsinuse           60.967100                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2942618                       # Total number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14896324977453                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.writebacks::.writebacks       118719                       # number of writebacks
system.cpu0.icache.writebacks::total           118719                       # number of writebacks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       357186                       # Packet count per connected master and slave (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       600504                       # Packet count per connected master and slave (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.mmucache.mem_side::system.cpu0.l2cache.cpu_side         6380                       # Packet count per connected master and slave (bytes)
system.cpu0.l2bus.pkt_count::total             964070                       # Packet count per connected master and slave (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     15229120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     13605855                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.mmucache.mem_side::system.cpu0.l2cache.cpu_side       251264                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.l2bus.pkt_size::total            29086239                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.l2bus.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       298383846                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      119179165                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      109492563                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer2.occupancy        2453870                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.snoopLayer0.occupancy      17165991                       # Layer occupancy (ticks)
system.cpu0.l2bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.snoopTraffic                8035776                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        396995                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.081976                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.274723                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              364494     91.81%     91.81% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               32458      8.18%     99.99% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                  43      0.01%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          396995                       # Request fanout histogram
system.cpu0.l2bus.snoop_filter.hit_multi_requests         2085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops           43                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       241426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        30283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       462580                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        30326                       # Total number of snoops made to the snoop filter.
system.cpu0.l2bus.snoops                       163774                       # Total snoops (count)
system.cpu0.l2bus.trans_dist::ReadReq           59598                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadResp         283144                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WriteReq          57756                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WriteResp         57756                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty        84605                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       237290                       # Transaction distribution
system.cpu0.l2bus.trans_dist::HardPFReq          3773                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        34153                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        30155                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         13845                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        13690                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       233833                       # Transaction distribution
system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 34802.904840                       # average HardPFReq mshr miss latency
system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 34802.904840                       # average HardPFReq mshr miss latency
system.cpu0.l2cache.HardPFReq_mshr_miss_latency::.cpu0.l2cache.prefetcher    106427283                       # number of HardPFReq MSHR miss cycles
system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total    106427283                       # number of HardPFReq MSHR miss cycles
system.cpu0.l2cache.HardPFReq_mshr_miss_rate::.cpu0.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.l2cache.HardPFReq_mshr_misses::.cpu0.l2cache.prefetcher         3058                       # number of HardPFReq MSHR misses
system.cpu0.l2cache.HardPFReq_mshr_misses::total         3058                       # number of HardPFReq MSHR misses
system.cpu0.l2cache.ReadExReq_accesses::.timingCpu0.data        13095                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        13095                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.timingCpu0.data 49984.799634                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 49984.799634                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.timingCpu0.data 49651.799634                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 49651.799634                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.timingCpu0.data         3258                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         3258                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_miss_latency::.timingCpu0.data    491700474                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    491700474                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_rate::.timingCpu0.data     0.751203                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.751203                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_misses::.timingCpu0.data         9837                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         9837                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.timingCpu0.data    488424753                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    488424753                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.timingCpu0.data     0.751203                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.751203                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_misses::.timingCpu0.data         9837                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         9837                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::.timingCpu0.data 165977.647059                       # average ReadReq mshr uncacheable latency
system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 165977.647059                       # average ReadReq mshr uncacheable latency
system.cpu0.l2cache.ReadReq_mshr_uncacheable::.timingCpu0.data          306                       # number of ReadReq MSHR uncacheable
system.cpu0.l2cache.ReadReq_mshr_uncacheable::total          306                       # number of ReadReq MSHR uncacheable
system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::.timingCpu0.data     50789160                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total     50789160                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.dcache.prefetcher        21662                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.timingCpu0.dtb.walker         1524                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.timingCpu0.itb.walker          557                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.timingCpu0.inst       119228                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.timingCpu0.data        64071                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       207042                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 33883.712378                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.timingCpu0.dtb.walker 53641.414671                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.timingCpu0.itb.walker 53398.360743                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.timingCpu0.inst 49099.875123                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.timingCpu0.data 39504.403367                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 42913.081970                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 33144.954660                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.dtb.walker 53308.414671                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.itb.walker 53065.360743                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.inst 48766.875123                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.data 39171.546880                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 42625.973551                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.cpu0.dcache.prefetcher         3767                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.timingCpu0.dtb.walker          856                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.timingCpu0.itb.walker          180                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.timingCpu0.inst        73439                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.timingCpu0.data        25104                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       103346                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher    606349033                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.timingCpu0.dtb.walker     35832465                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.timingCpu0.itb.walker     20131182                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.timingCpu0.inst   2248234182                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.timingCpu0.data   1539368086                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4449914948                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.826101                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.timingCpu0.dtb.walker     0.438320                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.timingCpu0.itb.walker     0.676840                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.timingCpu0.inst     0.384046                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.timingCpu0.data     0.608185                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.500845                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.dcache.prefetcher        17895                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.timingCpu0.dtb.walker          668                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.timingCpu0.itb.walker          377                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.timingCpu0.inst        45789                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.timingCpu0.data        38967                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       103696                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.cpu0.dcache.prefetcher         1265                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.timingCpu0.data            6                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total         1271                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher    551200596                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.timingCpu0.dtb.walker     35610021                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.timingCpu0.itb.walker     20005641                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.timingCpu0.inst   2232986445                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.timingCpu0.data   1526162638                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4365965341                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.767704                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.timingCpu0.dtb.walker     0.438320                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.timingCpu0.itb.walker     0.676840                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.timingCpu0.inst     0.384046                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.timingCpu0.data     0.608091                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.494706                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher        16630                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.timingCpu0.dtb.walker          668                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.timingCpu0.itb.walker          377                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.timingCpu0.inst        45789                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.timingCpu0.data        38961                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       102425                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.UpgradeReq_accesses::.timingCpu0.data        28399                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        28399                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.timingCpu0.data 22481.262945                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 22481.262945                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.timingCpu0.data 22923.326338                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 22923.326338                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_hits::.timingCpu0.data        12293                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        12293                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_miss_latency::.timingCpu0.data    362083221                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total    362083221                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_rate::.timingCpu0.data     0.567133                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.567133                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_misses::.timingCpu0.data        16106                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total        16106                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.timingCpu0.data    369203094                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total    369203094                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.timingCpu0.data     0.567133                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.567133                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.timingCpu0.data        16106                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total        16106                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.WriteReq_mshr_uncacheable::.timingCpu0.data         2625                       # number of WriteReq MSHR uncacheable
system.cpu0.l2cache.WriteReq_mshr_uncacheable::total         2625                       # number of WriteReq MSHR uncacheable
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       162769                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       162769                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       162769                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       162769                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks        50067                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        50067                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_hits::.writebacks        50067                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        50067                       # number of WritebackDirty hits
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.demand_accesses::.cpu0.dcache.prefetcher        21662                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.timingCpu0.dtb.walker         1524                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.timingCpu0.itb.walker          557                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.timingCpu0.inst       119228                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.timingCpu0.data        77166                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       220137                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_avg_miss_latency::.cpu0.dcache.prefetcher 33883.712378                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.timingCpu0.dtb.walker 53641.414671                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.timingCpu0.itb.walker 53398.360743                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.timingCpu0.inst 49099.875123                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.timingCpu0.data 41616.846160                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 43525.806787                       # average overall miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 33144.954660                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.timingCpu0.dtb.walker 53308.414671                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.timingCpu0.itb.walker 53065.360743                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.timingCpu0.inst 48766.875123                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.timingCpu0.data 41284.220480                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 43241.614206                       # average overall mshr miss latency
system.cpu0.l2cache.demand_hits::.cpu0.dcache.prefetcher         3767                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.timingCpu0.dtb.walker          856                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.timingCpu0.itb.walker          180                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.timingCpu0.inst        73439                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.timingCpu0.data        28362                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         106604                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_miss_latency::.cpu0.dcache.prefetcher    606349033                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.timingCpu0.dtb.walker     35832465                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.timingCpu0.itb.walker     20131182                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.timingCpu0.inst   2248234182                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.timingCpu0.data   2031068560                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   4941615422                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_rate::.cpu0.dcache.prefetcher     0.826101                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.timingCpu0.dtb.walker     0.438320                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.timingCpu0.itb.walker     0.676840                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.timingCpu0.inst     0.384046                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.timingCpu0.data     0.632455                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.515738                       # miss rate for demand accesses
system.cpu0.l2cache.demand_misses::.cpu0.dcache.prefetcher        17895                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.timingCpu0.dtb.walker          668                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.timingCpu0.itb.walker          377                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.timingCpu0.inst        45789                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.timingCpu0.data        48804                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       113533                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_mshr_hits::.cpu0.dcache.prefetcher         1265                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::.timingCpu0.data            6                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total         1271                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_miss_latency::.cpu0.dcache.prefetcher    551200596                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.timingCpu0.dtb.walker     35610021                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.timingCpu0.itb.walker     20005641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.timingCpu0.inst   2232986445                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.timingCpu0.data   2014587391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   4854390094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.767704                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.timingCpu0.dtb.walker     0.438320                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.timingCpu0.itb.walker     0.676840                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.timingCpu0.inst     0.384046                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.timingCpu0.data     0.632377                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.509964                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_misses::.cpu0.dcache.prefetcher        16630                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.timingCpu0.dtb.walker          668                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.timingCpu0.itb.walker          377                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.timingCpu0.inst        45789                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.timingCpu0.data        48798                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       112262                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_accesses::.cpu0.dcache.prefetcher        21662                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.timingCpu0.dtb.walker         1524                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.timingCpu0.itb.walker          557                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.timingCpu0.inst       119228                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.timingCpu0.data        77166                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       220137                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_avg_miss_latency::.cpu0.dcache.prefetcher 33883.712378                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.timingCpu0.dtb.walker 53641.414671                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.timingCpu0.itb.walker 53398.360743                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.timingCpu0.inst 49099.875123                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.timingCpu0.data 41616.846160                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 43525.806787                       # average overall miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 33144.954660                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 34802.904840                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.timingCpu0.dtb.walker 53308.414671                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.timingCpu0.itb.walker 53065.360743                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.timingCpu0.inst 48766.875123                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.timingCpu0.data 41284.220480                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 43017.840591                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::.timingCpu0.data 17328.270215                       # average overall mshr uncacheable latency
system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 17328.270215                       # average overall mshr uncacheable latency
system.cpu0.l2cache.overall_hits::.cpu0.dcache.prefetcher         3767                       # number of overall hits
system.cpu0.l2cache.overall_hits::.timingCpu0.dtb.walker          856                       # number of overall hits
system.cpu0.l2cache.overall_hits::.timingCpu0.itb.walker          180                       # number of overall hits
system.cpu0.l2cache.overall_hits::.timingCpu0.inst        73439                       # number of overall hits
system.cpu0.l2cache.overall_hits::.timingCpu0.data        28362                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        106604                       # number of overall hits
system.cpu0.l2cache.overall_miss_latency::.cpu0.dcache.prefetcher    606349033                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.timingCpu0.dtb.walker     35832465                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.timingCpu0.itb.walker     20131182                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.timingCpu0.inst   2248234182                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.timingCpu0.data   2031068560                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   4941615422                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_rate::.cpu0.dcache.prefetcher     0.826101                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.timingCpu0.dtb.walker     0.438320                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.timingCpu0.itb.walker     0.676840                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.timingCpu0.inst     0.384046                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.timingCpu0.data     0.632455                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.515738                       # miss rate for overall accesses
system.cpu0.l2cache.overall_misses::.cpu0.dcache.prefetcher        17895                       # number of overall misses
system.cpu0.l2cache.overall_misses::.timingCpu0.dtb.walker          668                       # number of overall misses
system.cpu0.l2cache.overall_misses::.timingCpu0.itb.walker          377                       # number of overall misses
system.cpu0.l2cache.overall_misses::.timingCpu0.inst        45789                       # number of overall misses
system.cpu0.l2cache.overall_misses::.timingCpu0.data        48804                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       113533                       # number of overall misses
system.cpu0.l2cache.overall_mshr_hits::.cpu0.dcache.prefetcher         1265                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.timingCpu0.data            6                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total         1271                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher    551200596                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.cpu0.l2cache.prefetcher    106427283                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.timingCpu0.dtb.walker     35610021                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.timingCpu0.itb.walker     20005641                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.timingCpu0.inst   2232986445                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.timingCpu0.data   2014587391                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   4960817377                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.767704                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.cpu0.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.timingCpu0.dtb.walker     0.438320                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.timingCpu0.itb.walker     0.676840                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.timingCpu0.inst     0.384046                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.timingCpu0.data     0.632377                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.523856                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_misses::.cpu0.dcache.prefetcher        16630                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.cpu0.l2cache.prefetcher         3058                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.timingCpu0.dtb.walker          668                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.timingCpu0.itb.walker          377                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.timingCpu0.inst        45789                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.timingCpu0.data        48798                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       115320                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_uncacheable_latency::.timingCpu0.data     50789160                       # number of overall MSHR uncacheable cycles
system.cpu0.l2cache.overall_mshr_uncacheable_latency::total     50789160                       # number of overall MSHR uncacheable cycles
system.cpu0.l2cache.overall_mshr_uncacheable_misses::.timingCpu0.data         2931                       # number of overall MSHR uncacheable misses
system.cpu0.l2cache.overall_mshr_uncacheable_misses::total         2931                       # number of overall MSHR uncacheable misses
system.cpu0.l2cache.prefetcher.num_hwpf_issued         4120                       # number of hwpf issued
system.cpu0.l2cache.prefetcher.pfBufferHit          149                       # number of redundant prefetches already in prefetch queue
system.cpu0.l2cache.prefetcher.pfIdentified         4801                       # number of prefetch candidates identified
system.cpu0.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.l2cache.prefetcher.pfSpanPage          591                       # number of prefetches that crossed the page
system.cpu0.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.replacements               108457                       # number of replacements
system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::2           87                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1042                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2930                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.l2cache.tags.avg_refs            3.889953                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.data_accesses        7500981                       # Number of data accesses
system.cpu0.l2cache.tags.occ_blocks::.writebacks    20.798413                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.dcache.prefetcher    11.676148                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.l2cache.prefetcher     2.953591                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.timingCpu0.dtb.walker     2.944981                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.timingCpu0.itb.walker     2.029082                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.timingCpu0.inst   207.771218                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.timingCpu0.data   237.522031                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.005078                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.dcache.prefetcher     0.002851                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.l2cache.prefetcher     0.000721                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.timingCpu0.dtb.walker     0.000719                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.timingCpu0.itb.walker     0.000495                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.timingCpu0.inst     0.050725                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.timingCpu0.data     0.057989                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.118578                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1022          104                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         3985                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.025391                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.972900                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.sampled_refs          118949                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.tag_accesses         7500981                       # Number of tag accesses
system.cpu0.l2cache.tags.tagsinuse         485.695465                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            462706                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14896323833265                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.unused_prefetches             168                       # number of HardPF blocks evicted w/o reference
system.cpu0.l2cache.writebacks::.writebacks       108457                       # number of writebacks
system.cpu0.l2cache.writebacks::total          108457                       # number of writebacks
system.cpu0.mmucache.ReadReq_accesses::.timingCpu0.dtb.walker        71131                       # number of ReadReq accesses(hits+misses)
system.cpu0.mmucache.ReadReq_accesses::.timingCpu0.itb.walker        12162                       # number of ReadReq accesses(hits+misses)
system.cpu0.mmucache.ReadReq_accesses::total        83293                       # number of ReadReq accesses(hits+misses)
system.cpu0.mmucache.ReadReq_avg_miss_latency::.timingCpu0.dtb.walker 23234.186275                       # average ReadReq miss latency
system.cpu0.mmucache.ReadReq_avg_miss_latency::.timingCpu0.itb.walker 35087.458065                       # average ReadReq miss latency
system.cpu0.mmucache.ReadReq_avg_miss_latency::total 26226.461726                       # average ReadReq miss latency
system.cpu0.mmucache.ReadReq_avg_mshr_miss_latency::.timingCpu0.dtb.walker 22834.830425                       # average ReadReq mshr miss latency
system.cpu0.mmucache.ReadReq_avg_mshr_miss_latency::.timingCpu0.itb.walker 34754.458065                       # average ReadReq mshr miss latency
system.cpu0.mmucache.ReadReq_avg_mshr_miss_latency::total 25846.309291                       # average ReadReq mshr miss latency
system.cpu0.mmucache.ReadReq_hits::.timingCpu0.dtb.walker        69295                       # number of ReadReq hits
system.cpu0.mmucache.ReadReq_hits::.timingCpu0.itb.walker        11542                       # number of ReadReq hits
system.cpu0.mmucache.ReadReq_hits::total        80837                       # number of ReadReq hits
system.cpu0.mmucache.ReadReq_miss_latency::.timingCpu0.dtb.walker     42657966                       # number of ReadReq miss cycles
system.cpu0.mmucache.ReadReq_miss_latency::.timingCpu0.itb.walker     21754224                       # number of ReadReq miss cycles
system.cpu0.mmucache.ReadReq_miss_latency::total     64412190                       # number of ReadReq miss cycles
system.cpu0.mmucache.ReadReq_miss_rate::.timingCpu0.dtb.walker     0.025812                       # miss rate for ReadReq accesses
system.cpu0.mmucache.ReadReq_miss_rate::.timingCpu0.itb.walker     0.050978                       # miss rate for ReadReq accesses
system.cpu0.mmucache.ReadReq_miss_rate::total     0.029486                       # miss rate for ReadReq accesses
system.cpu0.mmucache.ReadReq_misses::.timingCpu0.dtb.walker         1836                       # number of ReadReq misses
system.cpu0.mmucache.ReadReq_misses::.timingCpu0.itb.walker          620                       # number of ReadReq misses
system.cpu0.mmucache.ReadReq_misses::total         2456                       # number of ReadReq misses
system.cpu0.mmucache.ReadReq_mshr_hits::.timingCpu0.dtb.walker            2                       # number of ReadReq MSHR hits
system.cpu0.mmucache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.mmucache.ReadReq_mshr_miss_latency::.timingCpu0.dtb.walker     41879079                       # number of ReadReq MSHR miss cycles
system.cpu0.mmucache.ReadReq_mshr_miss_latency::.timingCpu0.itb.walker     21547764                       # number of ReadReq MSHR miss cycles
system.cpu0.mmucache.ReadReq_mshr_miss_latency::total     63426843                       # number of ReadReq MSHR miss cycles
system.cpu0.mmucache.ReadReq_mshr_miss_rate::.timingCpu0.dtb.walker     0.025783                       # mshr miss rate for ReadReq accesses
system.cpu0.mmucache.ReadReq_mshr_miss_rate::.timingCpu0.itb.walker     0.050978                       # mshr miss rate for ReadReq accesses
system.cpu0.mmucache.ReadReq_mshr_miss_rate::total     0.029462                       # mshr miss rate for ReadReq accesses
system.cpu0.mmucache.ReadReq_mshr_misses::.timingCpu0.dtb.walker         1834                       # number of ReadReq MSHR misses
system.cpu0.mmucache.ReadReq_mshr_misses::.timingCpu0.itb.walker          620                       # number of ReadReq MSHR misses
system.cpu0.mmucache.ReadReq_mshr_misses::total         2454                       # number of ReadReq MSHR misses
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.demand_accesses::.timingCpu0.dtb.walker        71131                       # number of demand (read+write) accesses
system.cpu0.mmucache.demand_accesses::.timingCpu0.itb.walker        12162                       # number of demand (read+write) accesses
system.cpu0.mmucache.demand_accesses::total        83293                       # number of demand (read+write) accesses
system.cpu0.mmucache.demand_avg_miss_latency::.timingCpu0.dtb.walker 23234.186275                       # average overall miss latency
system.cpu0.mmucache.demand_avg_miss_latency::.timingCpu0.itb.walker 35087.458065                       # average overall miss latency
system.cpu0.mmucache.demand_avg_miss_latency::total 26226.461726                       # average overall miss latency
system.cpu0.mmucache.demand_avg_mshr_miss_latency::.timingCpu0.dtb.walker 22834.830425                       # average overall mshr miss latency
system.cpu0.mmucache.demand_avg_mshr_miss_latency::.timingCpu0.itb.walker 34754.458065                       # average overall mshr miss latency
system.cpu0.mmucache.demand_avg_mshr_miss_latency::total 25846.309291                       # average overall mshr miss latency
system.cpu0.mmucache.demand_hits::.timingCpu0.dtb.walker        69295                       # number of demand (read+write) hits
system.cpu0.mmucache.demand_hits::.timingCpu0.itb.walker        11542                       # number of demand (read+write) hits
system.cpu0.mmucache.demand_hits::total         80837                       # number of demand (read+write) hits
system.cpu0.mmucache.demand_miss_latency::.timingCpu0.dtb.walker     42657966                       # number of demand (read+write) miss cycles
system.cpu0.mmucache.demand_miss_latency::.timingCpu0.itb.walker     21754224                       # number of demand (read+write) miss cycles
system.cpu0.mmucache.demand_miss_latency::total     64412190                       # number of demand (read+write) miss cycles
system.cpu0.mmucache.demand_miss_rate::.timingCpu0.dtb.walker     0.025812                       # miss rate for demand accesses
system.cpu0.mmucache.demand_miss_rate::.timingCpu0.itb.walker     0.050978                       # miss rate for demand accesses
system.cpu0.mmucache.demand_miss_rate::total     0.029486                       # miss rate for demand accesses
system.cpu0.mmucache.demand_misses::.timingCpu0.dtb.walker         1836                       # number of demand (read+write) misses
system.cpu0.mmucache.demand_misses::.timingCpu0.itb.walker          620                       # number of demand (read+write) misses
system.cpu0.mmucache.demand_misses::total         2456                       # number of demand (read+write) misses
system.cpu0.mmucache.demand_mshr_hits::.timingCpu0.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.cpu0.mmucache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.mmucache.demand_mshr_miss_latency::.timingCpu0.dtb.walker     41879079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.mmucache.demand_mshr_miss_latency::.timingCpu0.itb.walker     21547764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.mmucache.demand_mshr_miss_latency::total     63426843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.mmucache.demand_mshr_miss_rate::.timingCpu0.dtb.walker     0.025783                       # mshr miss rate for demand accesses
system.cpu0.mmucache.demand_mshr_miss_rate::.timingCpu0.itb.walker     0.050978                       # mshr miss rate for demand accesses
system.cpu0.mmucache.demand_mshr_miss_rate::total     0.029462                       # mshr miss rate for demand accesses
system.cpu0.mmucache.demand_mshr_misses::.timingCpu0.dtb.walker         1834                       # number of demand (read+write) MSHR misses
system.cpu0.mmucache.demand_mshr_misses::.timingCpu0.itb.walker          620                       # number of demand (read+write) MSHR misses
system.cpu0.mmucache.demand_mshr_misses::total         2454                       # number of demand (read+write) MSHR misses
system.cpu0.mmucache.mmubus.pkt_count_system.cpu0.itb.walker.port::system.cpu0.mmucache.cpu_side        24324                       # Packet count per connected master and slave (bytes)
system.cpu0.mmucache.mmubus.pkt_count_system.cpu0.dtb.walker.port::system.cpu0.mmucache.cpu_side       142262                       # Packet count per connected master and slave (bytes)
system.cpu0.mmucache.mmubus.pkt_count::total       166586                       # Packet count per connected master and slave (bytes)
system.cpu0.mmucache.mmubus.pkt_size_system.cpu0.itb.walker.port::system.cpu0.mmucache.cpu_side        97296                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.mmucache.mmubus.pkt_size_system.cpu0.dtb.walker.port::system.cpu0.mmucache.cpu_side       569048                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.mmucache.mmubus.pkt_size::total       666344                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.mmucache.mmubus.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.mmubus.reqLayer0.occupancy     27736569                       # Layer occupancy (ticks)
system.cpu0.mmucache.mmubus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.mmucache.mmubus.respLayer0.occupancy      8100224                       # Layer occupancy (ticks)
system.cpu0.mmucache.mmubus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.mmucache.mmubus.respLayer1.occupancy     47376234                       # Layer occupancy (ticks)
system.cpu0.mmucache.mmubus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.mmucache.mmubus.snoopTraffic       192512                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples        87996                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0        87996    100.00%    100.00% # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total        87996                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoops               4703                       # Total snoops (count)
system.cpu0.mmucache.mmubus.trans_dist::ReadReq        83293                       # Transaction distribution
system.cpu0.mmucache.mmubus.trans_dist::ReadResp        83293                       # Transaction distribution
system.cpu0.mmucache.mmubus.trans_dist::WritebackDirty          695                       # Transaction distribution
system.cpu0.mmucache.mmubus.trans_dist::WritebackClean         2313                       # Transaction distribution
system.cpu0.mmucache.mmubus.trans_dist::HardPFReq           25                       # Transaction distribution
system.cpu0.mmucache.mmubus.trans_dist::UpgradeReq          617                       # Transaction distribution
system.cpu0.mmucache.mmubus.trans_dist::ReadExReq           40                       # Transaction distribution
system.cpu0.mmucache.mmubus.trans_dist::ReadSharedReq         1013                       # Transaction distribution
system.cpu0.mmucache.overall_accesses::.timingCpu0.dtb.walker        71131                       # number of overall (read+write) accesses
system.cpu0.mmucache.overall_accesses::.timingCpu0.itb.walker        12162                       # number of overall (read+write) accesses
system.cpu0.mmucache.overall_accesses::total        83293                       # number of overall (read+write) accesses
system.cpu0.mmucache.overall_avg_miss_latency::.timingCpu0.dtb.walker 23234.186275                       # average overall miss latency
system.cpu0.mmucache.overall_avg_miss_latency::.timingCpu0.itb.walker 35087.458065                       # average overall miss latency
system.cpu0.mmucache.overall_avg_miss_latency::total 26226.461726                       # average overall miss latency
system.cpu0.mmucache.overall_avg_mshr_miss_latency::.timingCpu0.dtb.walker 22834.830425                       # average overall mshr miss latency
system.cpu0.mmucache.overall_avg_mshr_miss_latency::.timingCpu0.itb.walker 34754.458065                       # average overall mshr miss latency
system.cpu0.mmucache.overall_avg_mshr_miss_latency::total 25846.309291                       # average overall mshr miss latency
system.cpu0.mmucache.overall_hits::.timingCpu0.dtb.walker        69295                       # number of overall hits
system.cpu0.mmucache.overall_hits::.timingCpu0.itb.walker        11542                       # number of overall hits
system.cpu0.mmucache.overall_hits::total        80837                       # number of overall hits
system.cpu0.mmucache.overall_miss_latency::.timingCpu0.dtb.walker     42657966                       # number of overall miss cycles
system.cpu0.mmucache.overall_miss_latency::.timingCpu0.itb.walker     21754224                       # number of overall miss cycles
system.cpu0.mmucache.overall_miss_latency::total     64412190                       # number of overall miss cycles
system.cpu0.mmucache.overall_miss_rate::.timingCpu0.dtb.walker     0.025812                       # miss rate for overall accesses
system.cpu0.mmucache.overall_miss_rate::.timingCpu0.itb.walker     0.050978                       # miss rate for overall accesses
system.cpu0.mmucache.overall_miss_rate::total     0.029486                       # miss rate for overall accesses
system.cpu0.mmucache.overall_misses::.timingCpu0.dtb.walker         1836                       # number of overall misses
system.cpu0.mmucache.overall_misses::.timingCpu0.itb.walker          620                       # number of overall misses
system.cpu0.mmucache.overall_misses::total         2456                       # number of overall misses
system.cpu0.mmucache.overall_mshr_hits::.timingCpu0.dtb.walker            2                       # number of overall MSHR hits
system.cpu0.mmucache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.mmucache.overall_mshr_miss_latency::.timingCpu0.dtb.walker     41879079                       # number of overall MSHR miss cycles
system.cpu0.mmucache.overall_mshr_miss_latency::.timingCpu0.itb.walker     21547764                       # number of overall MSHR miss cycles
system.cpu0.mmucache.overall_mshr_miss_latency::total     63426843                       # number of overall MSHR miss cycles
system.cpu0.mmucache.overall_mshr_miss_rate::.timingCpu0.dtb.walker     0.025783                       # mshr miss rate for overall accesses
system.cpu0.mmucache.overall_mshr_miss_rate::.timingCpu0.itb.walker     0.050978                       # mshr miss rate for overall accesses
system.cpu0.mmucache.overall_mshr_miss_rate::total     0.029462                       # mshr miss rate for overall accesses
system.cpu0.mmucache.overall_mshr_misses::.timingCpu0.dtb.walker         1834                       # number of overall MSHR misses
system.cpu0.mmucache.overall_mshr_misses::.timingCpu0.itb.walker          620                       # number of overall MSHR misses
system.cpu0.mmucache.overall_mshr_misses::total         2454                       # number of overall MSHR misses
system.cpu0.mmucache.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.replacements                1836                       # number of replacements
system.cpu0.mmucache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu0.mmucache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu0.mmucache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu0.mmucache.tags.avg_refs          33.940913                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.data_accesses        335626                       # Number of data accesses
system.cpu0.mmucache.tags.occ_blocks::.timingCpu0.dtb.walker     8.988211                       # Average occupied blocks per requestor
system.cpu0.mmucache.tags.occ_blocks::.timingCpu0.itb.walker     6.038661                       # Average occupied blocks per requestor
system.cpu0.mmucache.tags.occ_percent::.timingCpu0.dtb.walker     0.070220                       # Average percentage of cache occupancy
system.cpu0.mmucache.tags.occ_percent::.timingCpu0.itb.walker     0.047177                       # Average percentage of cache occupancy
system.cpu0.mmucache.tags.occ_percent::total     0.117397                       # Average percentage of cache occupancy
system.cpu0.mmucache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.mmucache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.mmucache.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.sampled_refs           2454                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.tag_accesses         335626                       # Number of tag accesses
system.cpu0.mmucache.tags.tagsinuse         15.026872                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs            83291                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle   14896323833931                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.writebacks::.writebacks         1836                       # number of writebacks
system.cpu0.mmucache.writebacks::total           1836                       # number of writebacks
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                     47451115224                       # number of cpu cycles simulated
system.cpu0.numExitSignal                       25255                       # exits due to signal delivery
system.cpu0.numHalt                              8021                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                               96697                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                       19796                       # number of interrupts delivered
system.cpu0.numMMIO                             33412                       # number of VM exits due to memory mapped IO
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.numVMExits                         173967                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.pwrStateResidencyTicks::ON   14896297733725                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  2013617319714                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.committedInsts                 1617349691                       # Number of instructions committed
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 47954.488269                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::total 47954.488269                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_mshr_miss_latency::.cpu1.dcache.prefetcher    141034150                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_latency::total    141034150                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_misses::.cpu1.dcache.prefetcher         2941                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_misses::total         2941                       # number of HardPFReq MSHR misses
system.cpu1.dcache.ReadReq_accesses::.timingCpu1.data      2426068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2426068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_avg_miss_latency::.timingCpu1.data 22835.197662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22835.197662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.timingCpu1.data 25976.423467                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25976.423467                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.timingCpu1.data 205385.761506                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 205385.761506                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_hits::.timingCpu1.data      2340518                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2340518                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_miss_latency::.timingCpu1.data   1953551160                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1953551160                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_rate::.timingCpu1.data     0.035263                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035263                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_misses::.timingCpu1.data        85550                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85550                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_mshr_hits::.timingCpu1.data        47351                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        47351                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_miss_latency::.timingCpu1.data    992273400                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    992273400                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.timingCpu1.data     0.015745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_misses::.timingCpu1.data        38199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.timingCpu1.data          717                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          717                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.timingCpu1.data    147261591                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    147261591                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.SoftPFReq_accesses::.timingCpu1.data         1323                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1323                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.timingCpu1.data 39414.910714                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 39414.910714                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.timingCpu1.data          648                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          648                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_miss_rate::.timingCpu1.data     0.510204                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.510204                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_misses::.timingCpu1.data          675                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          675                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.timingCpu1.data     26486820                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     26486820                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.timingCpu1.data     0.507937                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.507937                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.timingCpu1.data          672                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          672                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.WriteReq_accesses::.timingCpu1.data      1457059                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1457059                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_avg_miss_latency::.timingCpu1.data 32014.812694                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32014.812694                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.timingCpu1.data 31796.446432                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31796.446432                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.timingCpu1.data      1441886                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1441886                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_miss_latency::.timingCpu1.data    485760753                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    485760753                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_rate::.timingCpu1.data     0.010413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_misses::.timingCpu1.data        15173                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        15173                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_mshr_hits::.timingCpu1.data          248                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_miss_latency::.timingCpu1.data    474561963                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    474561963                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.timingCpu1.data     0.010243                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.010243                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_misses::.timingCpu1.data        14925                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14925                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.timingCpu1.data         2661                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         2661                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    41.317073                       # average number of cycles each access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            205                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         8470                       # number of cycles access was blocked
system.cpu1.dcache.demand_accesses::.timingCpu1.data      3883127                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3883127                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_avg_miss_latency::.timingCpu1.data 24218.022825                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24218.022825                       # average overall miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.timingCpu1.data 27611.538344                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27611.538344                       # average overall mshr miss latency
system.cpu1.dcache.demand_hits::.timingCpu1.data      3782404                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3782404                       # number of demand (read+write) hits
system.cpu1.dcache.demand_miss_latency::.timingCpu1.data   2439311913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2439311913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_rate::.timingCpu1.data     0.025939                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025939                       # miss rate for demand accesses
system.cpu1.dcache.demand_misses::.timingCpu1.data       100723                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        100723                       # number of demand (read+write) misses
system.cpu1.dcache.demand_mshr_hits::.timingCpu1.data        47599                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        47599                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_miss_latency::.timingCpu1.data   1466835363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1466835363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.timingCpu1.data     0.013681                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013681                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_misses::.timingCpu1.data        53124                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53124                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_accesses::.timingCpu1.data      3884450                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3884450                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_avg_miss_latency::.timingCpu1.data 24056.804996                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24056.804996                       # average overall miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 47954.488269                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.timingCpu1.data 27758.981764                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28805.829230                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.timingCpu1.data 43594.313499                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 43594.313499                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_hits::.timingCpu1.data      3783052                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3783052                       # number of overall hits
system.cpu1.dcache.overall_miss_latency::.timingCpu1.data   2439311913                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2439311913                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_rate::.timingCpu1.data     0.026104                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026104                       # miss rate for overall accesses
system.cpu1.dcache.overall_misses::.timingCpu1.data       101398                       # number of overall misses
system.cpu1.dcache.overall_misses::total       101398                       # number of overall misses
system.cpu1.dcache.overall_mshr_hits::.timingCpu1.data        47599                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        47599                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher    141034150                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.timingCpu1.data   1493322183                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1634356333                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.timingCpu1.data     0.013849                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014606                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_misses::.cpu1.dcache.prefetcher         2941                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.timingCpu1.data        53796                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56737                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_latency::.timingCpu1.data    147261591                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    147261591                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_misses::.timingCpu1.data         3378                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3378                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.prefetcher.num_hwpf_issued        10960                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit         3899                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified        16356                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage          876                       # number of prefetches that crossed the page
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.replacements                 33829                       # number of replacements
system.cpu1.dcache.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.avg_refs            78.559654                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.data_accesses        31124507                       # Number of data accesses
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher     1.955582                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.timingCpu1.data    58.009380                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.003819                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.timingCpu1.data     0.113300                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.117119                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.029297                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.sampled_refs            48907                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.tag_accesses         31124507                       # Number of tag accesses
system.cpu1.dcache.tags.tagsinuse           59.964962                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3842117                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14896298121336                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.unused_prefetches              757                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.writebacks::.writebacks        33829                       # number of writebacks
system.cpu1.dcache.writebacks::total            33829                       # number of writebacks
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.icache.ReadReq_accesses::.timingCpu1.inst      2051956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2051956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_avg_miss_latency::.timingCpu1.inst 18295.282130                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18295.282130                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.timingCpu1.inst 16771.735618                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16771.735618                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_hits::.timingCpu1.inst      1934549                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1934549                       # number of ReadReq hits
system.cpu1.icache.ReadReq_miss_latency::.timingCpu1.inst   2147994189                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2147994189                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_rate::.timingCpu1.inst     0.057217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.057217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_misses::.timingCpu1.inst       117407                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       117407                       # number of ReadReq misses
system.cpu1.icache.ReadReq_mshr_hits::.timingCpu1.inst        21054                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        21054                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_miss_latency::.timingCpu1.inst   1616007042                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1616007042                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.timingCpu1.inst     0.046957                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.046957                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_misses::.timingCpu1.inst        96353                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        96353                       # number of ReadReq MSHR misses
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.demand_accesses::.timingCpu1.inst      2051956                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2051956                       # number of demand (read+write) accesses
system.cpu1.icache.demand_avg_miss_latency::.timingCpu1.inst 18295.282130                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18295.282130                       # average overall miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.timingCpu1.inst 16771.735618                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16771.735618                       # average overall mshr miss latency
system.cpu1.icache.demand_hits::.timingCpu1.inst      1934549                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1934549                       # number of demand (read+write) hits
system.cpu1.icache.demand_miss_latency::.timingCpu1.inst   2147994189                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2147994189                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_rate::.timingCpu1.inst     0.057217                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.057217                       # miss rate for demand accesses
system.cpu1.icache.demand_misses::.timingCpu1.inst       117407                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        117407                       # number of demand (read+write) misses
system.cpu1.icache.demand_mshr_hits::.timingCpu1.inst        21054                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        21054                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_miss_latency::.timingCpu1.inst   1616007042                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1616007042                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.timingCpu1.inst     0.046957                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.046957                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_misses::.timingCpu1.inst        96353                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        96353                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_accesses::.timingCpu1.inst      2051956                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2051956                       # number of overall (read+write) accesses
system.cpu1.icache.overall_avg_miss_latency::.timingCpu1.inst 18295.282130                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18295.282130                       # average overall miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.timingCpu1.inst 16771.735618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16771.735618                       # average overall mshr miss latency
system.cpu1.icache.overall_hits::.timingCpu1.inst      1934549                       # number of overall hits
system.cpu1.icache.overall_hits::total        1934549                       # number of overall hits
system.cpu1.icache.overall_miss_latency::.timingCpu1.inst   2147994189                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2147994189                       # number of overall miss cycles
system.cpu1.icache.overall_miss_rate::.timingCpu1.inst     0.057217                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.057217                       # miss rate for overall accesses
system.cpu1.icache.overall_misses::.timingCpu1.inst       117407                       # number of overall misses
system.cpu1.icache.overall_misses::total       117407                       # number of overall misses
system.cpu1.icache.overall_mshr_hits::.timingCpu1.inst        21054                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        21054                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_miss_latency::.timingCpu1.inst   1616007042                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1616007042                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_rate::.timingCpu1.inst     0.046957                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.046957                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_misses::.timingCpu1.inst        96353                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        96353                       # number of overall MSHR misses
system.cpu1.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.replacements                 95840                       # number of replacements
system.cpu1.icache.tags.age_task_id_blocks_1024::0          335                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.avg_refs            21.077933                       # Average number of references to valid blocks.
system.cpu1.icache.tags.data_accesses        16512000                       # Number of data accesses
system.cpu1.icache.tags.occ_blocks::.timingCpu1.inst    60.967536                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.timingCpu1.inst     0.119077                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.119077                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.sampled_refs            96352                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.tag_accesses         16512000                       # Number of tag accesses
system.cpu1.icache.tags.tagsinuse           60.967536                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2030901                       # Total number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14896298690100                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.writebacks::.writebacks        95840                       # number of writebacks
system.cpu1.icache.writebacks::total            95840                       # number of writebacks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       288545                       # Packet count per connected master and slave (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       329781                       # Packet count per connected master and slave (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.mmucache.mem_side::system.cpu1.l2cache.cpu_side         6206                       # Packet count per connected master and slave (bytes)
system.cpu1.l2bus.pkt_count::total             624532                       # Packet count per connected master and slave (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     12300288                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      6006142                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.mmucache.mem_side::system.cpu1.l2cache.cpu_side       250816                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.l2bus.pkt_size::total            18557246                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.l2bus.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       185205235                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       96282540                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy       52878969                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer2.occupancy        2276715                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.snoopLayer0.occupancy       8857542                       # Layer occupancy (ticks)
system.cpu1.l2bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.snoopTraffic                3238720                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        245748                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.127501                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.334070                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              214459     87.27%     87.27% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               31245     12.71%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                  44      0.02%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          245748                       # Request fanout histogram
system.cpu1.l2bus.snoop_filter.hit_multi_requests          695                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops           44                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       139307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        30511                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       286920                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        30555                       # Total number of snoops made to the snoop filter.
system.cpu1.l2bus.snoops                        97380                       # Total snoops (count)
system.cpu1.l2bus.trans_dist::ReadReq           31980                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadResp         179932                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WriteReq          54156                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WriteResp         54156                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty        22637                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       151090                       # Transaction distribution
system.cpu1.l2bus.trans_dist::HardPFReq           524                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        23844                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         9905                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq          7953                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp         7736                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       167823                       # Transaction distribution
system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 50725.287383                       # average HardPFReq mshr miss latency
system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 50725.287383                       # average HardPFReq mshr miss latency
system.cpu1.l2cache.HardPFReq_mshr_miss_latency::.cpu1.l2cache.prefetcher     21710423                       # number of HardPFReq MSHR miss cycles
system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total     21710423                       # number of HardPFReq MSHR miss cycles
system.cpu1.l2cache.HardPFReq_mshr_miss_rate::.cpu1.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.l2cache.HardPFReq_mshr_misses::.cpu1.l2cache.prefetcher          428                       # number of HardPFReq MSHR misses
system.cpu1.l2cache.HardPFReq_mshr_misses::total          428                       # number of HardPFReq MSHR misses
system.cpu1.l2cache.ReadExReq_accesses::.timingCpu1.data         7095                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         7095                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.timingCpu1.data 56702.161149                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 56702.161149                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.timingCpu1.data 56369.161149                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 56369.161149                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.timingCpu1.data         1144                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1144                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_miss_latency::.timingCpu1.data    337434561                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    337434561                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_rate::.timingCpu1.data     0.838760                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.838760                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_misses::.timingCpu1.data         5951                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         5951                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.timingCpu1.data    335452878                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    335452878                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.timingCpu1.data     0.838760                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.838760                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_misses::.timingCpu1.data         5951                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         5951                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::.timingCpu1.data 204052.832636                       # average ReadReq mshr uncacheable latency
system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 204052.832636                       # average ReadReq mshr uncacheable latency
system.cpu1.l2cache.ReadReq_mshr_uncacheable::.timingCpu1.data          717                       # number of ReadReq MSHR uncacheable
system.cpu1.l2cache.ReadReq_mshr_uncacheable::total          717                       # number of ReadReq MSHR uncacheable
system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::.timingCpu1.data    146305881                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total    146305881                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.dcache.prefetcher         2941                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.timingCpu1.dtb.walker         1360                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.timingCpu1.itb.walker          716                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.timingCpu1.inst        96353                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.timingCpu1.data        38846                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       140216                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 51450.114895                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.timingCpu1.dtb.walker 59634.702886                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.timingCpu1.itb.walker 62239.584906                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.timingCpu1.inst 57694.776160                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.timingCpu1.data 32864.299532                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 44241.711856                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 50455.390123                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.dtb.walker 59301.702886                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.itb.walker 61906.584906                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.inst 57361.791264                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.data 32531.972059                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 43847.711397                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.cpu1.dcache.prefetcher          269                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.timingCpu1.dtb.walker          771                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.timingCpu1.itb.walker          398                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.timingCpu1.inst        74306                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.timingCpu1.data         9784                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        85528                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher    137474707                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.timingCpu1.dtb.walker     35124840                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.timingCpu1.itb.walker     19792188                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.timingCpu1.inst   1271996730                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.timingCpu1.data    955102273                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   2419490738                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.908535                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.timingCpu1.dtb.walker     0.433088                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.timingCpu1.itb.walker     0.444134                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.timingCpu1.inst     0.228815                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.timingCpu1.data     0.748134                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.390027                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.dcache.prefetcher         2672                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.timingCpu1.dtb.walker          589                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.timingCpu1.itb.walker          318                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.timingCpu1.inst        22047                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.timingCpu1.data        29062                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        54688                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.cpu1.dcache.prefetcher          242                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.timingCpu1.data            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total          243                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher    122606598                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.timingCpu1.dtb.walker     34928703                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.timingCpu1.itb.walker     19686294                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.timingCpu1.inst   1264655412                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.timingCpu1.data    945411640                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   2387288647                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.826250                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.timingCpu1.dtb.walker     0.433088                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.timingCpu1.itb.walker     0.444134                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.timingCpu1.inst     0.228815                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.timingCpu1.data     0.748108                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.388294                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher         2430                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.timingCpu1.dtb.walker          589                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.timingCpu1.itb.walker          318                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.timingCpu1.inst        22047                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.timingCpu1.data        29061                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        54445                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.UpgradeReq_accesses::.timingCpu1.data         7855                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         7855                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.timingCpu1.data 19806.283287                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 19806.283287                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.timingCpu1.data 19501.803051                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19501.803051                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_hits::.timingCpu1.data         2087                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         2087                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_miss_latency::.timingCpu1.data    114242642                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total    114242642                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_rate::.timingCpu1.data     0.734309                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.734309                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_misses::.timingCpu1.data         5768                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total         5768                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.timingCpu1.data    112486400                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total    112486400                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.timingCpu1.data     0.734309                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.734309                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.timingCpu1.data         5768                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total         5768                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.WriteReq_mshr_uncacheable::.timingCpu1.data         2661                       # number of WriteReq MSHR uncacheable
system.cpu1.l2cache.WriteReq_mshr_uncacheable::total         2661                       # number of WriteReq MSHR uncacheable
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       117064                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       117064                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       117064                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       117064                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks        14127                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        14127                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_hits::.writebacks        14127                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        14127                       # number of WritebackDirty hits
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.demand_accesses::.cpu1.dcache.prefetcher         2941                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.timingCpu1.dtb.walker         1360                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.timingCpu1.itb.walker          716                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.timingCpu1.inst        96353                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.timingCpu1.data        45941                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       147311                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_avg_miss_latency::.cpu1.dcache.prefetcher 51450.114895                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.timingCpu1.dtb.walker 59634.702886                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.timingCpu1.itb.walker 62239.584906                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.timingCpu1.inst 57694.776160                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.timingCpu1.data 36915.912204                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 45464.557447                       # average overall miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 50455.390123                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.timingCpu1.dtb.walker 59301.702886                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.timingCpu1.itb.walker 61906.584906                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.timingCpu1.inst 57361.791264                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.timingCpu1.data 36583.586142                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 45081.487599                       # average overall mshr miss latency
system.cpu1.l2cache.demand_hits::.cpu1.dcache.prefetcher          269                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.timingCpu1.dtb.walker          771                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.timingCpu1.itb.walker          398                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.timingCpu1.inst        74306                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.timingCpu1.data        10928                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          86672                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_miss_latency::.cpu1.dcache.prefetcher    137474707                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.timingCpu1.dtb.walker     35124840                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.timingCpu1.itb.walker     19792188                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.timingCpu1.inst   1271996730                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.timingCpu1.data   1292536834                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   2756925299                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_rate::.cpu1.dcache.prefetcher     0.908535                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.timingCpu1.dtb.walker     0.433088                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.timingCpu1.itb.walker     0.444134                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.timingCpu1.inst     0.228815                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.timingCpu1.data     0.762130                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.411639                       # miss rate for demand accesses
system.cpu1.l2cache.demand_misses::.cpu1.dcache.prefetcher         2672                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.timingCpu1.dtb.walker          589                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.timingCpu1.itb.walker          318                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.timingCpu1.inst        22047                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.timingCpu1.data        35013                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        60639                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_mshr_hits::.cpu1.dcache.prefetcher          242                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::.timingCpu1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_miss_latency::.cpu1.dcache.prefetcher    122606598                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.timingCpu1.dtb.walker     34928703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.timingCpu1.itb.walker     19686294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.timingCpu1.inst   1264655412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.timingCpu1.data   1280864518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   2722741525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.826250                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.timingCpu1.dtb.walker     0.433088                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.timingCpu1.itb.walker     0.444134                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.timingCpu1.inst     0.228815                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.timingCpu1.data     0.762108                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.409990                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_misses::.cpu1.dcache.prefetcher         2430                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.timingCpu1.dtb.walker          589                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.timingCpu1.itb.walker          318                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.timingCpu1.inst        22047                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.timingCpu1.data        35012                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        60396                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_accesses::.cpu1.dcache.prefetcher         2941                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.timingCpu1.dtb.walker         1360                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.timingCpu1.itb.walker          716                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.timingCpu1.inst        96353                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.timingCpu1.data        45941                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       147311                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_avg_miss_latency::.cpu1.dcache.prefetcher 51450.114895                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.timingCpu1.dtb.walker 59634.702886                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.timingCpu1.itb.walker 62239.584906                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.timingCpu1.inst 57694.776160                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.timingCpu1.data 36915.912204                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 45464.557447                       # average overall miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 50455.390123                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 50725.287383                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.timingCpu1.dtb.walker 59301.702886                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.timingCpu1.itb.walker 61906.584906                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.timingCpu1.inst 57361.791264                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.timingCpu1.data 36583.586142                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 45121.201302                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::.timingCpu1.data 43311.391652                       # average overall mshr uncacheable latency
system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 43311.391652                       # average overall mshr uncacheable latency
system.cpu1.l2cache.overall_hits::.cpu1.dcache.prefetcher          269                       # number of overall hits
system.cpu1.l2cache.overall_hits::.timingCpu1.dtb.walker          771                       # number of overall hits
system.cpu1.l2cache.overall_hits::.timingCpu1.itb.walker          398                       # number of overall hits
system.cpu1.l2cache.overall_hits::.timingCpu1.inst        74306                       # number of overall hits
system.cpu1.l2cache.overall_hits::.timingCpu1.data        10928                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         86672                       # number of overall hits
system.cpu1.l2cache.overall_miss_latency::.cpu1.dcache.prefetcher    137474707                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.timingCpu1.dtb.walker     35124840                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.timingCpu1.itb.walker     19792188                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.timingCpu1.inst   1271996730                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.timingCpu1.data   1292536834                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   2756925299                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_rate::.cpu1.dcache.prefetcher     0.908535                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.timingCpu1.dtb.walker     0.433088                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.timingCpu1.itb.walker     0.444134                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.timingCpu1.inst     0.228815                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.timingCpu1.data     0.762130                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.411639                       # miss rate for overall accesses
system.cpu1.l2cache.overall_misses::.cpu1.dcache.prefetcher         2672                       # number of overall misses
system.cpu1.l2cache.overall_misses::.timingCpu1.dtb.walker          589                       # number of overall misses
system.cpu1.l2cache.overall_misses::.timingCpu1.itb.walker          318                       # number of overall misses
system.cpu1.l2cache.overall_misses::.timingCpu1.inst        22047                       # number of overall misses
system.cpu1.l2cache.overall_misses::.timingCpu1.data        35013                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        60639                       # number of overall misses
system.cpu1.l2cache.overall_mshr_hits::.cpu1.dcache.prefetcher          242                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.timingCpu1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher    122606598                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.cpu1.l2cache.prefetcher     21710423                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.timingCpu1.dtb.walker     34928703                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.timingCpu1.itb.walker     19686294                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.timingCpu1.inst   1264655412                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.timingCpu1.data   1280864518                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   2744451948                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.826250                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.cpu1.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.timingCpu1.dtb.walker     0.433088                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.timingCpu1.itb.walker     0.444134                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.timingCpu1.inst     0.228815                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.timingCpu1.data     0.762108                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.412895                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_misses::.cpu1.dcache.prefetcher         2430                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.cpu1.l2cache.prefetcher          428                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.timingCpu1.dtb.walker          589                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.timingCpu1.itb.walker          318                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.timingCpu1.inst        22047                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.timingCpu1.data        35012                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        60824                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_uncacheable_latency::.timingCpu1.data    146305881                       # number of overall MSHR uncacheable cycles
system.cpu1.l2cache.overall_mshr_uncacheable_latency::total    146305881                       # number of overall MSHR uncacheable cycles
system.cpu1.l2cache.overall_mshr_uncacheable_misses::.timingCpu1.data         3378                       # number of overall MSHR uncacheable misses
system.cpu1.l2cache.overall_mshr_uncacheable_misses::total         3378                       # number of overall MSHR uncacheable misses
system.cpu1.l2cache.prefetcher.num_hwpf_issued          542                       # number of hwpf issued
system.cpu1.l2cache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu1.l2cache.prefetcher.pfIdentified          660                       # number of prefetch candidates identified
system.cpu1.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.l2cache.prefetcher.pfSpanPage           84                       # number of prefetches that crossed the page
system.cpu1.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.replacements                42224                       # number of replacements
system.cpu1.l2cache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::2           54                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          256                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          903                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2734                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu1.l2cache.tags.avg_refs            4.551941                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.data_accesses        4644675                       # Number of data accesses
system.cpu1.l2cache.tags.occ_blocks::.writebacks    20.864717                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.dcache.prefetcher     7.451911                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.l2cache.prefetcher     1.813862                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.timingCpu1.dtb.walker     4.864542                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.timingCpu1.itb.walker     3.131903                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.timingCpu1.inst   233.781653                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.timingCpu1.data   213.026213                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.005094                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001819                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.l2cache.prefetcher     0.000443                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.timingCpu1.dtb.walker     0.001188                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.timingCpu1.itb.walker     0.000765                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.timingCpu1.inst     0.057076                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.timingCpu1.data     0.052008                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.118392                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1022           73                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4023                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.017822                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.982178                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.sampled_refs           62947                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.tag_accesses         4644675                       # Number of tag accesses
system.cpu1.l2cache.tags.tagsinuse         484.934801                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            286531                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14896297812312                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.unused_prefetches              34                       # number of HardPF blocks evicted w/o reference
system.cpu1.l2cache.writebacks::.writebacks        42224                       # number of writebacks
system.cpu1.l2cache.writebacks::total           42224                       # number of writebacks
system.cpu1.mmucache.ReadReq_accesses::.timingCpu1.dtb.walker        52434                       # number of ReadReq accesses(hits+misses)
system.cpu1.mmucache.ReadReq_accesses::.timingCpu1.itb.walker        14549                       # number of ReadReq accesses(hits+misses)
system.cpu1.mmucache.ReadReq_accesses::total        66983                       # number of ReadReq accesses(hits+misses)
system.cpu1.mmucache.ReadReq_avg_miss_latency::.timingCpu1.dtb.walker 27361.685619                       # average ReadReq miss latency
system.cpu1.mmucache.ReadReq_avg_miss_latency::.timingCpu1.itb.walker 28495.829733                       # average ReadReq miss latency
system.cpu1.mmucache.ReadReq_avg_miss_latency::total 27752.821209                       # average ReadReq miss latency
system.cpu1.mmucache.ReadReq_avg_mshr_miss_latency::.timingCpu1.dtb.walker 26988.176944                       # average ReadReq mshr miss latency
system.cpu1.mmucache.ReadReq_avg_mshr_miss_latency::.timingCpu1.itb.walker 28221.856051                       # average ReadReq mshr miss latency
system.cpu1.mmucache.ReadReq_avg_mshr_miss_latency::total 27413.490119                       # average ReadReq mshr miss latency
system.cpu1.mmucache.ReadReq_hits::.timingCpu1.dtb.walker        50939                       # number of ReadReq hits
system.cpu1.mmucache.ReadReq_hits::.timingCpu1.itb.walker        13762                       # number of ReadReq hits
system.cpu1.mmucache.ReadReq_hits::total        64701                       # number of ReadReq hits
system.cpu1.mmucache.ReadReq_miss_latency::.timingCpu1.dtb.walker     40905720                       # number of ReadReq miss cycles
system.cpu1.mmucache.ReadReq_miss_latency::.timingCpu1.itb.walker     22426218                       # number of ReadReq miss cycles
system.cpu1.mmucache.ReadReq_miss_latency::total     63331938                       # number of ReadReq miss cycles
system.cpu1.mmucache.ReadReq_miss_rate::.timingCpu1.dtb.walker     0.028512                       # miss rate for ReadReq accesses
system.cpu1.mmucache.ReadReq_miss_rate::.timingCpu1.itb.walker     0.054093                       # miss rate for ReadReq accesses
system.cpu1.mmucache.ReadReq_miss_rate::total     0.034068                       # miss rate for ReadReq accesses
system.cpu1.mmucache.ReadReq_misses::.timingCpu1.dtb.walker         1495                       # number of ReadReq misses
system.cpu1.mmucache.ReadReq_misses::.timingCpu1.itb.walker          787                       # number of ReadReq misses
system.cpu1.mmucache.ReadReq_misses::total         2282                       # number of ReadReq misses
system.cpu1.mmucache.ReadReq_mshr_hits::.timingCpu1.dtb.walker            3                       # number of ReadReq MSHR hits
system.cpu1.mmucache.ReadReq_mshr_hits::.timingCpu1.itb.walker            2                       # number of ReadReq MSHR hits
system.cpu1.mmucache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.mmucache.ReadReq_mshr_miss_latency::.timingCpu1.dtb.walker     40266360                       # number of ReadReq MSHR miss cycles
system.cpu1.mmucache.ReadReq_mshr_miss_latency::.timingCpu1.itb.walker     22154157                       # number of ReadReq MSHR miss cycles
system.cpu1.mmucache.ReadReq_mshr_miss_latency::total     62420517                       # number of ReadReq MSHR miss cycles
system.cpu1.mmucache.ReadReq_mshr_miss_rate::.timingCpu1.dtb.walker     0.028455                       # mshr miss rate for ReadReq accesses
system.cpu1.mmucache.ReadReq_mshr_miss_rate::.timingCpu1.itb.walker     0.053956                       # mshr miss rate for ReadReq accesses
system.cpu1.mmucache.ReadReq_mshr_miss_rate::total     0.033994                       # mshr miss rate for ReadReq accesses
system.cpu1.mmucache.ReadReq_mshr_misses::.timingCpu1.dtb.walker         1492                       # number of ReadReq MSHR misses
system.cpu1.mmucache.ReadReq_mshr_misses::.timingCpu1.itb.walker          785                       # number of ReadReq MSHR misses
system.cpu1.mmucache.ReadReq_mshr_misses::total         2277                       # number of ReadReq MSHR misses
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.demand_accesses::.timingCpu1.dtb.walker        52434                       # number of demand (read+write) accesses
system.cpu1.mmucache.demand_accesses::.timingCpu1.itb.walker        14549                       # number of demand (read+write) accesses
system.cpu1.mmucache.demand_accesses::total        66983                       # number of demand (read+write) accesses
system.cpu1.mmucache.demand_avg_miss_latency::.timingCpu1.dtb.walker 27361.685619                       # average overall miss latency
system.cpu1.mmucache.demand_avg_miss_latency::.timingCpu1.itb.walker 28495.829733                       # average overall miss latency
system.cpu1.mmucache.demand_avg_miss_latency::total 27752.821209                       # average overall miss latency
system.cpu1.mmucache.demand_avg_mshr_miss_latency::.timingCpu1.dtb.walker 26988.176944                       # average overall mshr miss latency
system.cpu1.mmucache.demand_avg_mshr_miss_latency::.timingCpu1.itb.walker 28221.856051                       # average overall mshr miss latency
system.cpu1.mmucache.demand_avg_mshr_miss_latency::total 27413.490119                       # average overall mshr miss latency
system.cpu1.mmucache.demand_hits::.timingCpu1.dtb.walker        50939                       # number of demand (read+write) hits
system.cpu1.mmucache.demand_hits::.timingCpu1.itb.walker        13762                       # number of demand (read+write) hits
system.cpu1.mmucache.demand_hits::total         64701                       # number of demand (read+write) hits
system.cpu1.mmucache.demand_miss_latency::.timingCpu1.dtb.walker     40905720                       # number of demand (read+write) miss cycles
system.cpu1.mmucache.demand_miss_latency::.timingCpu1.itb.walker     22426218                       # number of demand (read+write) miss cycles
system.cpu1.mmucache.demand_miss_latency::total     63331938                       # number of demand (read+write) miss cycles
system.cpu1.mmucache.demand_miss_rate::.timingCpu1.dtb.walker     0.028512                       # miss rate for demand accesses
system.cpu1.mmucache.demand_miss_rate::.timingCpu1.itb.walker     0.054093                       # miss rate for demand accesses
system.cpu1.mmucache.demand_miss_rate::total     0.034068                       # miss rate for demand accesses
system.cpu1.mmucache.demand_misses::.timingCpu1.dtb.walker         1495                       # number of demand (read+write) misses
system.cpu1.mmucache.demand_misses::.timingCpu1.itb.walker          787                       # number of demand (read+write) misses
system.cpu1.mmucache.demand_misses::total         2282                       # number of demand (read+write) misses
system.cpu1.mmucache.demand_mshr_hits::.timingCpu1.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.cpu1.mmucache.demand_mshr_hits::.timingCpu1.itb.walker            2                       # number of demand (read+write) MSHR hits
system.cpu1.mmucache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.mmucache.demand_mshr_miss_latency::.timingCpu1.dtb.walker     40266360                       # number of demand (read+write) MSHR miss cycles
system.cpu1.mmucache.demand_mshr_miss_latency::.timingCpu1.itb.walker     22154157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.mmucache.demand_mshr_miss_latency::total     62420517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.mmucache.demand_mshr_miss_rate::.timingCpu1.dtb.walker     0.028455                       # mshr miss rate for demand accesses
system.cpu1.mmucache.demand_mshr_miss_rate::.timingCpu1.itb.walker     0.053956                       # mshr miss rate for demand accesses
system.cpu1.mmucache.demand_mshr_miss_rate::total     0.033994                       # mshr miss rate for demand accesses
system.cpu1.mmucache.demand_mshr_misses::.timingCpu1.dtb.walker         1492                       # number of demand (read+write) MSHR misses
system.cpu1.mmucache.demand_mshr_misses::.timingCpu1.itb.walker          785                       # number of demand (read+write) MSHR misses
system.cpu1.mmucache.demand_mshr_misses::total         2277                       # number of demand (read+write) MSHR misses
system.cpu1.mmucache.mmubus.pkt_count_system.cpu1.itb.walker.port::system.cpu1.mmucache.cpu_side        29098                       # Packet count per connected master and slave (bytes)
system.cpu1.mmucache.mmubus.pkt_count_system.cpu1.dtb.walker.port::system.cpu1.mmucache.cpu_side       104868                       # Packet count per connected master and slave (bytes)
system.cpu1.mmucache.mmubus.pkt_count::total       133966                       # Packet count per connected master and slave (bytes)
system.cpu1.mmucache.mmubus.pkt_size_system.cpu1.itb.walker.port::system.cpu1.mmucache.cpu_side       116392                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.mmucache.mmubus.pkt_size_system.cpu1.dtb.walker.port::system.cpu1.mmucache.cpu_side       419472                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.mmucache.mmubus.pkt_size::total       535864                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.mmucache.mmubus.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.mmubus.reqLayer0.occupancy     22305339                       # Layer occupancy (ticks)
system.cpu1.mmucache.mmubus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.mmucache.mmubus.respLayer0.occupancy      9689634                       # Layer occupancy (ticks)
system.cpu1.mmucache.mmubus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.mmucache.mmubus.respLayer1.occupancy     34924696                       # Layer occupancy (ticks)
system.cpu1.mmucache.mmubus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.mmucache.mmubus.snoopTraffic       148928                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples        70173                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0        70173    100.00%    100.00% # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total        70173                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoops               3190                       # Total snoops (count)
system.cpu1.mmucache.mmubus.trans_dist::ReadReq        66983                       # Transaction distribution
system.cpu1.mmucache.mmubus.trans_dist::ReadResp        66983                       # Transaction distribution
system.cpu1.mmucache.mmubus.trans_dist::WritebackDirty           39                       # Transaction distribution
system.cpu1.mmucache.mmubus.trans_dist::WritebackClean         2288                       # Transaction distribution
system.cpu1.mmucache.mmubus.trans_dist::HardPFReq            2                       # Transaction distribution
system.cpu1.mmucache.mmubus.trans_dist::UpgradeReq          320                       # Transaction distribution
system.cpu1.mmucache.mmubus.trans_dist::ReadExReq            2                       # Transaction distribution
system.cpu1.mmucache.mmubus.trans_dist::ReadSharedReq          539                       # Transaction distribution
system.cpu1.mmucache.overall_accesses::.timingCpu1.dtb.walker        52434                       # number of overall (read+write) accesses
system.cpu1.mmucache.overall_accesses::.timingCpu1.itb.walker        14549                       # number of overall (read+write) accesses
system.cpu1.mmucache.overall_accesses::total        66983                       # number of overall (read+write) accesses
system.cpu1.mmucache.overall_avg_miss_latency::.timingCpu1.dtb.walker 27361.685619                       # average overall miss latency
system.cpu1.mmucache.overall_avg_miss_latency::.timingCpu1.itb.walker 28495.829733                       # average overall miss latency
system.cpu1.mmucache.overall_avg_miss_latency::total 27752.821209                       # average overall miss latency
system.cpu1.mmucache.overall_avg_mshr_miss_latency::.timingCpu1.dtb.walker 26988.176944                       # average overall mshr miss latency
system.cpu1.mmucache.overall_avg_mshr_miss_latency::.timingCpu1.itb.walker 28221.856051                       # average overall mshr miss latency
system.cpu1.mmucache.overall_avg_mshr_miss_latency::total 27413.490119                       # average overall mshr miss latency
system.cpu1.mmucache.overall_hits::.timingCpu1.dtb.walker        50939                       # number of overall hits
system.cpu1.mmucache.overall_hits::.timingCpu1.itb.walker        13762                       # number of overall hits
system.cpu1.mmucache.overall_hits::total        64701                       # number of overall hits
system.cpu1.mmucache.overall_miss_latency::.timingCpu1.dtb.walker     40905720                       # number of overall miss cycles
system.cpu1.mmucache.overall_miss_latency::.timingCpu1.itb.walker     22426218                       # number of overall miss cycles
system.cpu1.mmucache.overall_miss_latency::total     63331938                       # number of overall miss cycles
system.cpu1.mmucache.overall_miss_rate::.timingCpu1.dtb.walker     0.028512                       # miss rate for overall accesses
system.cpu1.mmucache.overall_miss_rate::.timingCpu1.itb.walker     0.054093                       # miss rate for overall accesses
system.cpu1.mmucache.overall_miss_rate::total     0.034068                       # miss rate for overall accesses
system.cpu1.mmucache.overall_misses::.timingCpu1.dtb.walker         1495                       # number of overall misses
system.cpu1.mmucache.overall_misses::.timingCpu1.itb.walker          787                       # number of overall misses
system.cpu1.mmucache.overall_misses::total         2282                       # number of overall misses
system.cpu1.mmucache.overall_mshr_hits::.timingCpu1.dtb.walker            3                       # number of overall MSHR hits
system.cpu1.mmucache.overall_mshr_hits::.timingCpu1.itb.walker            2                       # number of overall MSHR hits
system.cpu1.mmucache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.mmucache.overall_mshr_miss_latency::.timingCpu1.dtb.walker     40266360                       # number of overall MSHR miss cycles
system.cpu1.mmucache.overall_mshr_miss_latency::.timingCpu1.itb.walker     22154157                       # number of overall MSHR miss cycles
system.cpu1.mmucache.overall_mshr_miss_latency::total     62420517                       # number of overall MSHR miss cycles
system.cpu1.mmucache.overall_mshr_miss_rate::.timingCpu1.dtb.walker     0.028455                       # mshr miss rate for overall accesses
system.cpu1.mmucache.overall_mshr_miss_rate::.timingCpu1.itb.walker     0.053956                       # mshr miss rate for overall accesses
system.cpu1.mmucache.overall_mshr_miss_rate::total     0.033994                       # mshr miss rate for overall accesses
system.cpu1.mmucache.overall_mshr_misses::.timingCpu1.dtb.walker         1492                       # number of overall MSHR misses
system.cpu1.mmucache.overall_mshr_misses::.timingCpu1.itb.walker          785                       # number of overall MSHR misses
system.cpu1.mmucache.overall_mshr_misses::total         2277                       # number of overall MSHR misses
system.cpu1.mmucache.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.replacements                1832                       # number of replacements
system.cpu1.mmucache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.mmucache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu1.mmucache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu1.mmucache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.mmucache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.mmucache.tags.avg_refs          29.415020                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.data_accesses        270209                       # Number of data accesses
system.cpu1.mmucache.tags.occ_blocks::.timingCpu1.dtb.walker     9.951305                       # Average occupied blocks per requestor
system.cpu1.mmucache.tags.occ_blocks::.timingCpu1.itb.walker     4.469121                       # Average occupied blocks per requestor
system.cpu1.mmucache.tags.occ_percent::.timingCpu1.dtb.walker     0.077745                       # Average percentage of cache occupancy
system.cpu1.mmucache.tags.occ_percent::.timingCpu1.itb.walker     0.034915                       # Average percentage of cache occupancy
system.cpu1.mmucache.tags.occ_percent::total     0.112660                       # Average percentage of cache occupancy
system.cpu1.mmucache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.mmucache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.mmucache.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.sampled_refs           2277                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.tag_accesses         270209                       # Number of tag accesses
system.cpu1.mmucache.tags.tagsinuse         14.420425                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs            66978                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle   14896297812978                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.writebacks::.writebacks         1832                       # number of writebacks
system.cpu1.mmucache.writebacks::total           1832                       # number of writebacks
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                     47016346902                       # number of cpu cycles simulated
system.cpu1.numExitSignal                       23982                       # exits due to signal delivery
system.cpu1.numHalt                              7515                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                               50590                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                       19410                       # number of interrupts delivered
system.cpu1.numMMIO                             31660                       # number of VM exits due to memory mapped IO
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.numVMExits                         124561                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.pwrStateResidencyTicks::ON   14896297733725                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  2013617319714                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio        83060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio          268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio          960                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio         4472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio         6386                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist1.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio       145768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_2.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.pci_host.pio        33402                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       274624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      2086476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total      2086476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave        21082                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total        21082                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 2382182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio        48250                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio          134                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio          480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio           25                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio           82                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio         2236                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio        12772                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.i_dont_exist1.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.behind_pci.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio        72884                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.pci_host.pio        66567                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       203477                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side     66322480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total     66322480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave        42164                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total        42164                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 66568121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy                69606                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              301032                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             5840776                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               711288                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy                19647                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1571893                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8777214                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               23976                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq               101457                       # Transaction distribution
system.iobus.trans_dist::ReadResp              101457                       # Transaction distribution
system.iobus.trans_dist::WriteReq             1079093                       # Transaction distribution
system.iobus.trans_dist::WriteResp            1079093                       # Transaction distribution
system.iobus.trans_dist::MessageReq             10541                       # Transaction distribution
system.iobus.trans_dist::MessageResp            10541                       # Transaction distribution
system.iocache.ReadReq_accesses::.pc.south_bridge.ide         4955                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           4955                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::.pc.south_bridge.ide 56588.970535                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 56588.970535                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::.pc.south_bridge.ide 39938.970535                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 39938.970535                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency::.pc.south_bridge.ide    280398349                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    280398349                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::.pc.south_bridge.ide         4955                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             4955                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency::.pc.south_bridge.ide    197897599                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total    197897599                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses::.pc.south_bridge.ide         4955                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         4955                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_accesses::.pc.south_bridge.ide         1856                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1856                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_avg_miss_latency::.pc.south_bridge.ide 37367.190194                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 37367.190194                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pc.south_bridge.ide 20696.905711                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 20696.905711                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_miss_latency::.pc.south_bridge.ide     69353505                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     69353505                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_misses::.pc.south_bridge.ide         1856                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1856                       # number of WriteLineReq misses
system.iocache.WriteLineReq_mshr_miss_latency::.pc.south_bridge.ide     38413457                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     38413457                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_misses::.pc.south_bridge.ide         1856                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         1856                       # number of WriteLineReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs     8.973684                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                 1748                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs         15686                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.demand_accesses::.pc.south_bridge.ide         6811                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            6811                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::.pc.south_bridge.ide 51351.028337                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 51351.028337                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency::.pc.south_bridge.ide 34695.500808                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 34695.500808                       # average overall mshr miss latency
system.iocache.demand_miss_latency::.pc.south_bridge.ide    349751854                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    349751854                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::.pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.demand_misses::.pc.south_bridge.ide         6811                       # number of demand (read+write) misses
system.iocache.demand_misses::total              6811                       # number of demand (read+write) misses
system.iocache.demand_mshr_miss_latency::.pc.south_bridge.ide    236311056                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    236311056                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses::.pc.south_bridge.ide         6811                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         6811                       # number of demand (read+write) MSHR misses
system.iocache.overall_accesses::.pc.south_bridge.ide         6811                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           6811                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::.pc.south_bridge.ide 51351.028337                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 51351.028337                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency::.pc.south_bridge.ide 34695.500808                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 34695.500808                       # average overall mshr miss latency
system.iocache.overall_miss_latency::.pc.south_bridge.ide    349751854                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    349751854                       # number of overall miss cycles
system.iocache.overall_miss_rate::.pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.overall_misses::.pc.south_bridge.ide         6811                       # number of overall misses
system.iocache.overall_misses::total             6811                       # number of overall misses
system.iocache.overall_mshr_miss_latency::.pc.south_bridge.ide    236311056                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    236311056                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses::.pc.south_bridge.ide         6811                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         6811                       # number of overall MSHR misses
system.iocache.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.iocache.replacements                      6795                       # number of replacements
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses               61299                       # Number of data accesses
system.iocache.tags.occ_blocks::.pc.south_bridge.ide     1.904792                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pc.south_bridge.ide     0.119049                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.119049                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.iocache.tags.sampled_refs                 6811                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                61299                       # Number of tag accesses
system.iocache.tags.tagsinuse                1.904792                       # Cycle average of tags in use
system.iocache.tags.total_refs                   6811                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle         14896797614010                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks::.writebacks           1856                       # number of writebacks
system.iocache.writebacks::total                 1856                       # number of writebacks
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3cache.banks0.cpu_side       127876                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3cache.banks1.cpu_side       143298                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3cache.banks2.cpu_side       117985                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3cache.banks3.cpu_side       203373                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side::total       592532                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3cache.banks0.cpu_side        67992                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3cache.banks1.cpu_side        84553                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3cache.banks2.cpu_side        60718                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3cache.banks3.cpu_side       116196                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side::total       329459                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_count::total                  921991                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3cache.banks0.cpu_side      3512032                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3cache.banks1.cpu_side      3531952                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3cache.banks2.cpu_side      3428408                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3cache.banks3.cpu_side      3496471                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side::total     13968863                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3cache.banks0.cpu_side      1448667                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3cache.banks1.cpu_side      1489992                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3cache.banks2.cpu_side      1412540                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3cache.banks3.cpu_side      1418463                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side::total      5769662                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.pkt_size::total                 19738525                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy             43577995                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.reqLayer1.occupancy             44978242                       # Layer occupancy (ticks)
system.l3bus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.l3bus.reqLayer2.occupancy             40287538                       # Layer occupancy (ticks)
system.l3bus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.l3bus.reqLayer3.occupancy             39892591                       # Layer occupancy (ticks)
system.l3bus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            83216375                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            43786835                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.snoopLayer0.occupancy             892009                       # Layer occupancy (ticks)
system.l3bus.snoopLayer0.utilization              0.0                       # Layer utilization (%)
system.l3bus.snoopLayer1.occupancy             833827                       # Layer occupancy (ticks)
system.l3bus.snoopLayer1.utilization              0.0                       # Layer utilization (%)
system.l3bus.snoopLayer2.occupancy             825799                       # Layer occupancy (ticks)
system.l3bus.snoopLayer2.utilization              0.0                       # Layer utilization (%)
system.l3bus.snoopLayer3.occupancy             834156                       # Layer occupancy (ticks)
system.l3bus.snoopLayer3.utilization              0.0                       # Layer utilization (%)
system.l3bus.snoopTraffic                     1952384                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             214389                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.358656                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.479607                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   137497     64.13%     64.13% # Request fanout histogram
system.l3bus.snoop_fanout::1                    76892     35.87%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total               214389                       # Request fanout histogram
system.l3bus.snoop_filter.hit_multi_requests        63200                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       153945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops         4960                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         342686                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops             4960                       # Total number of snoops made to the snoop filter.
system.l3bus.snoops                             45663                       # Total snoops (count)
system.l3bus.trans_dist::ReadReq                91578                       # Transaction distribution
system.l3bus.trans_dist::ReadResp              256879                       # Transaction distribution
system.l3bus.trans_dist::WriteReq              111912                       # Transaction distribution
system.l3bus.trans_dist::WriteResp             111912                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         44173                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        101517                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              3869                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq             22119                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp            22003                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              15659                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             15659                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         165303                       # Transaction distribution
system.l3cache.banks0.ReadExReq_accesses::.timingCpu0.data         2203                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks0.ReadExReq_accesses::.timingCpu1.data         1258                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks0.ReadExReq_accesses::total         3461                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks0.ReadExReq_avg_miss_latency::.timingCpu0.data 66237.034221                       # average ReadExReq miss latency
system.l3cache.banks0.ReadExReq_avg_miss_latency::.timingCpu1.data 65367.754585                       # average ReadExReq miss latency
system.l3cache.banks0.ReadExReq_avg_miss_latency::total 65871.508997                       # average ReadExReq miss latency
system.l3cache.banks0.ReadExReq_avg_mshr_miss_latency::.timingCpu0.data 62907.034221                       # average ReadExReq mshr miss latency
system.l3cache.banks0.ReadExReq_avg_mshr_miss_latency::.timingCpu1.data 62037.754585                       # average ReadExReq mshr miss latency
system.l3cache.banks0.ReadExReq_avg_mshr_miss_latency::total 62541.508997                       # average ReadExReq mshr miss latency
system.l3cache.banks0.ReadExReq_hits::.timingCpu0.data          625                       # number of ReadExReq hits
system.l3cache.banks0.ReadExReq_hits::.timingCpu1.data          113                       # number of ReadExReq hits
system.l3cache.banks0.ReadExReq_hits::total          738                       # number of ReadExReq hits
system.l3cache.banks0.ReadExReq_miss_latency::.timingCpu0.data    104522040                       # number of ReadExReq miss cycles
system.l3cache.banks0.ReadExReq_miss_latency::.timingCpu1.data     74846079                       # number of ReadExReq miss cycles
system.l3cache.banks0.ReadExReq_miss_latency::total    179368119                       # number of ReadExReq miss cycles
system.l3cache.banks0.ReadExReq_miss_rate::.timingCpu0.data     0.716296                       # miss rate for ReadExReq accesses
system.l3cache.banks0.ReadExReq_miss_rate::.timingCpu1.data     0.910175                       # miss rate for ReadExReq accesses
system.l3cache.banks0.ReadExReq_miss_rate::total     0.786767                       # miss rate for ReadExReq accesses
system.l3cache.banks0.ReadExReq_misses::.timingCpu0.data         1578                       # number of ReadExReq misses
system.l3cache.banks0.ReadExReq_misses::.timingCpu1.data         1145                       # number of ReadExReq misses
system.l3cache.banks0.ReadExReq_misses::total         2723                       # number of ReadExReq misses
system.l3cache.banks0.ReadExReq_mshr_miss_latency::.timingCpu0.data     99267300                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks0.ReadExReq_mshr_miss_latency::.timingCpu1.data     71033229                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks0.ReadExReq_mshr_miss_latency::total    170300529                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks0.ReadExReq_mshr_miss_rate::.timingCpu0.data     0.716296                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks0.ReadExReq_mshr_miss_rate::.timingCpu1.data     0.910175                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks0.ReadExReq_mshr_miss_rate::total     0.786767                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks0.ReadExReq_mshr_misses::.timingCpu0.data         1578                       # number of ReadExReq MSHR misses
system.l3cache.banks0.ReadExReq_mshr_misses::.timingCpu1.data         1145                       # number of ReadExReq MSHR misses
system.l3cache.banks0.ReadExReq_mshr_misses::total         2723                       # number of ReadExReq MSHR misses
system.l3cache.banks0.ReadReq_avg_mshr_uncacheable_latency::.timingCpu0.data 152855.484076                       # average ReadReq mshr uncacheable latency
system.l3cache.banks0.ReadReq_avg_mshr_uncacheable_latency::.timingCpu1.data 150708.789474                       # average ReadReq mshr uncacheable latency
system.l3cache.banks0.ReadReq_avg_mshr_uncacheable_latency::total 151870.965517                       # average ReadReq mshr uncacheable latency
system.l3cache.banks0.ReadReq_mshr_uncacheable::.timingCpu0.data          157                       # number of ReadReq MSHR uncacheable
system.l3cache.banks0.ReadReq_mshr_uncacheable::.timingCpu1.data          133                       # number of ReadReq MSHR uncacheable
system.l3cache.banks0.ReadReq_mshr_uncacheable::total          290                       # number of ReadReq MSHR uncacheable
system.l3cache.banks0.ReadReq_mshr_uncacheable_latency::.timingCpu0.data     23998311                       # number of ReadReq MSHR uncacheable cycles
system.l3cache.banks0.ReadReq_mshr_uncacheable_latency::.timingCpu1.data     20044269                       # number of ReadReq MSHR uncacheable cycles
system.l3cache.banks0.ReadReq_mshr_uncacheable_latency::total     44042580                       # number of ReadReq MSHR uncacheable cycles
system.l3cache.banks0.ReadSharedReq_accesses::.cpu0.dcache.prefetcher         3928                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::.cpu0.l2cache.prefetcher          810                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::.cpu1.dcache.prefetcher          586                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::.cpu1.l2cache.prefetcher          111                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::.timingCpu0.dtb.walker          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::.timingCpu0.itb.walker           87                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::.timingCpu0.inst        11605                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::.timingCpu0.data         8214                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::.timingCpu1.dtb.walker          145                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::.timingCpu1.itb.walker           78                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::.timingCpu1.inst         5699                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::.timingCpu1.data         3641                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_accesses::total        35093                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 72297.190121                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.cpu0.l2cache.prefetcher 67983.712375                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 70705.875371                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.cpu1.l2cache.prefetcher 72013.890411                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.timingCpu0.dtb.walker 79681.108696                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.timingCpu0.itb.walker 86116.411765                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.timingCpu0.inst 72311.311665                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.timingCpu0.data 71680.932457                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.timingCpu1.dtb.walker 89014.230000                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.timingCpu1.itb.walker 78427.446429                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.timingCpu1.inst 71364.321345                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::.timingCpu1.data 73297.718447                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_miss_latency::total 72196.757628                       # average ReadSharedReq miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 68967.190121                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 64653.712375                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 67375.875371                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 68683.890411                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.dtb.walker 76351.108696                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.itb.walker 82786.411765                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.inst 68981.311665                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.data 68350.932457                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.dtb.walker 85684.230000                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.itb.walker 75097.446429                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.inst 68034.321345                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.data 69967.718447                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_avg_mshr_miss_latency::total 68866.757628                       # average ReadSharedReq mshr miss latency
system.l3cache.banks0.ReadSharedReq_hits::.cpu0.dcache.prefetcher         2855                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::.cpu0.l2cache.prefetcher          511                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::.cpu1.dcache.prefetcher          249                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::.cpu1.l2cache.prefetcher           38                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::.timingCpu0.dtb.walker           97                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::.timingCpu0.itb.walker           36                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::.timingCpu0.inst         5390                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::.timingCpu0.data         4335                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::.timingCpu1.dtb.walker           45                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::.timingCpu1.itb.walker           22                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::.timingCpu1.inst         1862                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::.timingCpu1.data         1169                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_hits::total        16609                       # number of ReadSharedReq hits
system.l3cache.banks0.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher     77574885                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::.cpu0.l2cache.prefetcher     20327130                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher     23827880                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::.cpu1.l2cache.prefetcher      5257014                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::.timingCpu0.dtb.walker      7330662                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::.timingCpu0.itb.walker      4391937                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::.timingCpu0.inst    449414802                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::.timingCpu0.data    278050337                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::.timingCpu1.dtb.walker      8901423                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::.timingCpu1.itb.walker      4391937                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::.timingCpu1.inst    273824901                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::.timingCpu1.data    181191960                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_latency::total   1334484868                       # number of ReadSharedReq miss cycles
system.l3cache.banks0.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.273167                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::.cpu0.l2cache.prefetcher     0.369136                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.575085                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::.cpu1.l2cache.prefetcher     0.657658                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::.timingCpu0.dtb.walker     0.486772                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::.timingCpu0.itb.walker     0.586207                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::.timingCpu0.inst     0.535545                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::.timingCpu0.data     0.472243                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::.timingCpu1.dtb.walker     0.689655                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::.timingCpu1.itb.walker     0.717949                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::.timingCpu1.inst     0.673276                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::.timingCpu1.data     0.678934                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_miss_rate::total     0.526715                       # miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_misses::.cpu0.dcache.prefetcher         1073                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::.cpu0.l2cache.prefetcher          299                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::.cpu1.dcache.prefetcher          337                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::.cpu1.l2cache.prefetcher           73                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::.timingCpu0.dtb.walker           92                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::.timingCpu0.itb.walker           51                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::.timingCpu0.inst         6215                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::.timingCpu0.data         3879                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::.timingCpu1.dtb.walker          100                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::.timingCpu1.itb.walker           56                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::.timingCpu1.inst         3837                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::.timingCpu1.data         2472                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_misses::total        18484                       # number of ReadSharedReq misses
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher     74001795                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.cpu0.l2cache.prefetcher     19331460                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher     22705670                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.cpu1.l2cache.prefetcher      5013924                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.timingCpu0.dtb.walker      7024302                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.timingCpu0.itb.walker      4222107                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.timingCpu0.inst    428718852                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.timingCpu0.data    265133267                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.timingCpu1.dtb.walker      8568423                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.timingCpu1.itb.walker      4205457                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.timingCpu1.inst    261047691                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::.timingCpu1.data    172960200                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_latency::total   1272933148                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.273167                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.369136                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.575085                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.657658                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.timingCpu0.dtb.walker     0.486772                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.timingCpu0.itb.walker     0.586207                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.timingCpu0.inst     0.535545                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.timingCpu0.data     0.472243                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.timingCpu1.dtb.walker     0.689655                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.timingCpu1.itb.walker     0.717949                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.timingCpu1.inst     0.673276                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::.timingCpu1.data     0.678934                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_miss_rate::total     0.526715                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher         1073                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.cpu0.l2cache.prefetcher          299                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher          337                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.cpu1.l2cache.prefetcher           73                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.timingCpu0.dtb.walker           92                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.timingCpu0.itb.walker           51                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.timingCpu0.inst         6215                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.timingCpu0.data         3879                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.timingCpu1.dtb.walker          100                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.timingCpu1.itb.walker           56                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.timingCpu1.inst         3837                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::.timingCpu1.data         2472                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.ReadSharedReq_mshr_misses::total        18484                       # number of ReadSharedReq MSHR misses
system.l3cache.banks0.UpgradeReq_accesses::.timingCpu0.data         5330                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks0.UpgradeReq_accesses::.timingCpu1.data          610                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks0.UpgradeReq_accesses::total         5940                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks0.UpgradeReq_avg_miss_latency::.timingCpu0.data   521.002071                       # average UpgradeReq miss latency
system.l3cache.banks0.UpgradeReq_avg_miss_latency::.timingCpu1.data  1169.333882                       # average UpgradeReq miss latency
system.l3cache.banks0.UpgradeReq_avg_miss_latency::total   587.587500                       # average UpgradeReq miss latency
system.l3cache.banks0.UpgradeReq_avg_mshr_miss_latency::.timingCpu0.data 20269.306288                       # average UpgradeReq mshr miss latency
system.l3cache.banks0.UpgradeReq_avg_mshr_miss_latency::.timingCpu1.data 20121.853618                       # average UpgradeReq mshr miss latency
system.l3cache.banks0.UpgradeReq_avg_mshr_miss_latency::total 20254.162500                       # average UpgradeReq mshr miss latency
system.l3cache.banks0.UpgradeReq_hits::.timingCpu0.data           18                       # number of UpgradeReq hits
system.l3cache.banks0.UpgradeReq_hits::.timingCpu1.data            2                       # number of UpgradeReq hits
system.l3cache.banks0.UpgradeReq_hits::total           20                       # number of UpgradeReq hits
system.l3cache.banks0.UpgradeReq_miss_latency::.timingCpu0.data      2767563                       # number of UpgradeReq miss cycles
system.l3cache.banks0.UpgradeReq_miss_latency::.timingCpu1.data       710955                       # number of UpgradeReq miss cycles
system.l3cache.banks0.UpgradeReq_miss_latency::total      3478518                       # number of UpgradeReq miss cycles
system.l3cache.banks0.UpgradeReq_miss_rate::.timingCpu0.data     0.996623                       # miss rate for UpgradeReq accesses
system.l3cache.banks0.UpgradeReq_miss_rate::.timingCpu1.data     0.996721                       # miss rate for UpgradeReq accesses
system.l3cache.banks0.UpgradeReq_miss_rate::total     0.996633                       # miss rate for UpgradeReq accesses
system.l3cache.banks0.UpgradeReq_misses::.timingCpu0.data         5312                       # number of UpgradeReq misses
system.l3cache.banks0.UpgradeReq_misses::.timingCpu1.data          608                       # number of UpgradeReq misses
system.l3cache.banks0.UpgradeReq_misses::total         5920                       # number of UpgradeReq misses
system.l3cache.banks0.UpgradeReq_mshr_miss_latency::.timingCpu0.data    107670555                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks0.UpgradeReq_mshr_miss_latency::.timingCpu1.data     12234087                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks0.UpgradeReq_mshr_miss_latency::total    119904642                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks0.UpgradeReq_mshr_miss_rate::.timingCpu0.data     0.996623                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks0.UpgradeReq_mshr_miss_rate::.timingCpu1.data     0.996721                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks0.UpgradeReq_mshr_miss_rate::total     0.996633                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks0.UpgradeReq_mshr_misses::.timingCpu0.data         5312                       # number of UpgradeReq MSHR misses
system.l3cache.banks0.UpgradeReq_mshr_misses::.timingCpu1.data          608                       # number of UpgradeReq MSHR misses
system.l3cache.banks0.UpgradeReq_mshr_misses::total         5920                       # number of UpgradeReq MSHR misses
system.l3cache.banks0.WriteReq_mshr_uncacheable::.timingCpu0.data          200                       # number of WriteReq MSHR uncacheable
system.l3cache.banks0.WriteReq_mshr_uncacheable::.timingCpu1.data          164                       # number of WriteReq MSHR uncacheable
system.l3cache.banks0.WriteReq_mshr_uncacheable::total          364                       # number of WriteReq MSHR uncacheable
system.l3cache.banks0.WritebackClean_accesses::.writebacks        19564                       # number of WritebackClean accesses(hits+misses)
system.l3cache.banks0.WritebackClean_accesses::total        19564                       # number of WritebackClean accesses(hits+misses)
system.l3cache.banks0.WritebackClean_hits::.writebacks        19564                       # number of WritebackClean hits
system.l3cache.banks0.WritebackClean_hits::total        19564                       # number of WritebackClean hits
system.l3cache.banks0.WritebackDirty_accesses::.writebacks        10881                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.banks0.WritebackDirty_accesses::total        10881                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.banks0.WritebackDirty_hits::.writebacks        10881                       # number of WritebackDirty hits
system.l3cache.banks0.WritebackDirty_hits::total        10881                       # number of WritebackDirty hits
system.l3cache.banks0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.banks0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.banks0.blocked::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.banks0.blocked::no_targets            0                       # number of cycles access was blocked
system.l3cache.banks0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l3cache.banks0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.banks0.demand_accesses::.cpu0.dcache.prefetcher         3928                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::.cpu0.l2cache.prefetcher          810                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::.cpu1.dcache.prefetcher          586                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::.cpu1.l2cache.prefetcher          111                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::.timingCpu0.dtb.walker          189                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::.timingCpu0.itb.walker           87                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::.timingCpu0.inst        11605                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::.timingCpu0.data        10417                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::.timingCpu1.dtb.walker          145                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::.timingCpu1.itb.walker           78                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::.timingCpu1.inst         5699                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::.timingCpu1.data         4899                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_accesses::total        38554                       # number of demand (read+write) accesses
system.l3cache.banks0.demand_avg_miss_latency::.cpu0.dcache.prefetcher 72297.190121                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::.cpu0.l2cache.prefetcher 67983.712375                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::.cpu1.dcache.prefetcher 70705.875371                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::.cpu1.l2cache.prefetcher 72013.890411                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::.timingCpu0.dtb.walker 79681.108696                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::.timingCpu0.itb.walker 86116.411765                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::.timingCpu0.inst 72311.311665                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::.timingCpu0.data 70106.721092                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::.timingCpu1.dtb.walker 89014.230000                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::.timingCpu1.itb.walker 78427.446429                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::.timingCpu1.inst 71364.321345                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::.timingCpu1.data 70787.403649                       # average overall miss latency
system.l3cache.banks0.demand_avg_miss_latency::total 71384.589381                       # average overall miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 68967.190121                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 64653.712375                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 67375.875371                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 68683.890411                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.timingCpu0.dtb.walker 76351.108696                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.timingCpu0.itb.walker 82786.411765                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.timingCpu0.inst 68981.311665                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.timingCpu0.data 66776.721092                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.timingCpu1.dtb.walker 85684.230000                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.timingCpu1.itb.walker 75097.446429                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.timingCpu1.inst 68034.321345                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::.timingCpu1.data 67457.403649                       # average overall mshr miss latency
system.l3cache.banks0.demand_avg_mshr_miss_latency::total 68054.589381                       # average overall mshr miss latency
system.l3cache.banks0.demand_hits::.cpu0.dcache.prefetcher         2855                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::.cpu0.l2cache.prefetcher          511                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::.cpu1.dcache.prefetcher          249                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::.cpu1.l2cache.prefetcher           38                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::.timingCpu0.dtb.walker           97                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::.timingCpu0.itb.walker           36                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::.timingCpu0.inst         5390                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::.timingCpu0.data         4960                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::.timingCpu1.dtb.walker           45                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::.timingCpu1.itb.walker           22                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::.timingCpu1.inst         1862                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::.timingCpu1.data         1282                       # number of demand (read+write) hits
system.l3cache.banks0.demand_hits::total        17347                       # number of demand (read+write) hits
system.l3cache.banks0.demand_miss_latency::.cpu0.dcache.prefetcher     77574885                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::.cpu0.l2cache.prefetcher     20327130                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::.cpu1.dcache.prefetcher     23827880                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::.cpu1.l2cache.prefetcher      5257014                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::.timingCpu0.dtb.walker      7330662                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::.timingCpu0.itb.walker      4391937                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::.timingCpu0.inst    449414802                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::.timingCpu0.data    382572377                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::.timingCpu1.dtb.walker      8901423                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::.timingCpu1.itb.walker      4391937                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::.timingCpu1.inst    273824901                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::.timingCpu1.data    256038039                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_latency::total   1513852987                       # number of demand (read+write) miss cycles
system.l3cache.banks0.demand_miss_rate::.cpu0.dcache.prefetcher     0.273167                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::.cpu0.l2cache.prefetcher     0.369136                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::.cpu1.dcache.prefetcher     0.575085                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::.cpu1.l2cache.prefetcher     0.657658                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::.timingCpu0.dtb.walker     0.486772                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::.timingCpu0.itb.walker     0.586207                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::.timingCpu0.inst     0.535545                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::.timingCpu0.data     0.523855                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::.timingCpu1.dtb.walker     0.689655                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::.timingCpu1.itb.walker     0.717949                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::.timingCpu1.inst     0.673276                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::.timingCpu1.data     0.738314                       # miss rate for demand accesses
system.l3cache.banks0.demand_miss_rate::total     0.550060                       # miss rate for demand accesses
system.l3cache.banks0.demand_misses::.cpu0.dcache.prefetcher         1073                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::.cpu0.l2cache.prefetcher          299                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::.cpu1.dcache.prefetcher          337                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::.cpu1.l2cache.prefetcher           73                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::.timingCpu0.dtb.walker           92                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::.timingCpu0.itb.walker           51                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::.timingCpu0.inst         6215                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::.timingCpu0.data         5457                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::.timingCpu1.dtb.walker          100                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::.timingCpu1.itb.walker           56                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::.timingCpu1.inst         3837                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::.timingCpu1.data         3617                       # number of demand (read+write) misses
system.l3cache.banks0.demand_misses::total        21207                       # number of demand (read+write) misses
system.l3cache.banks0.demand_mshr_miss_latency::.cpu0.dcache.prefetcher     74001795                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::.cpu0.l2cache.prefetcher     19331460                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::.cpu1.dcache.prefetcher     22705670                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::.cpu1.l2cache.prefetcher      5013924                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::.timingCpu0.dtb.walker      7024302                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::.timingCpu0.itb.walker      4222107                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::.timingCpu0.inst    428718852                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::.timingCpu0.data    364400567                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::.timingCpu1.dtb.walker      8568423                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::.timingCpu1.itb.walker      4205457                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::.timingCpu1.inst    261047691                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::.timingCpu1.data    243993429                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_latency::total   1443233677                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks0.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.273167                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.369136                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.575085                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.657658                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::.timingCpu0.dtb.walker     0.486772                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::.timingCpu0.itb.walker     0.586207                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::.timingCpu0.inst     0.535545                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::.timingCpu0.data     0.523855                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::.timingCpu1.dtb.walker     0.689655                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::.timingCpu1.itb.walker     0.717949                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::.timingCpu1.inst     0.673276                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::.timingCpu1.data     0.738314                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_miss_rate::total     0.550060                       # mshr miss rate for demand accesses
system.l3cache.banks0.demand_mshr_misses::.cpu0.dcache.prefetcher         1073                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::.cpu0.l2cache.prefetcher          299                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::.cpu1.dcache.prefetcher          337                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::.cpu1.l2cache.prefetcher           73                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::.timingCpu0.dtb.walker           92                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::.timingCpu0.itb.walker           51                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::.timingCpu0.inst         6215                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::.timingCpu0.data         5457                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::.timingCpu1.dtb.walker          100                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::.timingCpu1.itb.walker           56                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::.timingCpu1.inst         3837                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::.timingCpu1.data         3617                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.demand_mshr_misses::total        21207                       # number of demand (read+write) MSHR misses
system.l3cache.banks0.overall_accesses::.cpu0.dcache.prefetcher         3928                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::.cpu0.l2cache.prefetcher          810                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::.cpu1.dcache.prefetcher          586                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::.cpu1.l2cache.prefetcher          111                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::.timingCpu0.dtb.walker          189                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::.timingCpu0.itb.walker           87                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::.timingCpu0.inst        11605                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::.timingCpu0.data        10417                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::.timingCpu1.dtb.walker          145                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::.timingCpu1.itb.walker           78                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::.timingCpu1.inst         5699                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::.timingCpu1.data         4899                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_accesses::total        38554                       # number of overall (read+write) accesses
system.l3cache.banks0.overall_avg_miss_latency::.cpu0.dcache.prefetcher 72297.190121                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::.cpu0.l2cache.prefetcher 67983.712375                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::.cpu1.dcache.prefetcher 70705.875371                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::.cpu1.l2cache.prefetcher 72013.890411                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::.timingCpu0.dtb.walker 79681.108696                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::.timingCpu0.itb.walker 86116.411765                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::.timingCpu0.inst 72311.311665                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::.timingCpu0.data 70106.721092                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::.timingCpu1.dtb.walker 89014.230000                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::.timingCpu1.itb.walker 78427.446429                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::.timingCpu1.inst 71364.321345                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::.timingCpu1.data 70787.403649                       # average overall miss latency
system.l3cache.banks0.overall_avg_miss_latency::total 71384.589381                       # average overall miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 68967.190121                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 64653.712375                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 67375.875371                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 68683.890411                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.timingCpu0.dtb.walker 76351.108696                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.timingCpu0.itb.walker 82786.411765                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.timingCpu0.inst 68981.311665                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.timingCpu0.data 66776.721092                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.timingCpu1.dtb.walker 85684.230000                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.timingCpu1.itb.walker 75097.446429                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.timingCpu1.inst 68034.321345                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::.timingCpu1.data 67457.403649                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_miss_latency::total 68054.589381                       # average overall mshr miss latency
system.l3cache.banks0.overall_avg_mshr_uncacheable_latency::.timingCpu0.data 67222.159664                       # average overall mshr uncacheable latency
system.l3cache.banks0.overall_avg_mshr_uncacheable_latency::.timingCpu1.data 67489.121212                       # average overall mshr uncacheable latency
system.l3cache.banks0.overall_avg_mshr_uncacheable_latency::total 67343.394495                       # average overall mshr uncacheable latency
system.l3cache.banks0.overall_hits::.cpu0.dcache.prefetcher         2855                       # number of overall hits
system.l3cache.banks0.overall_hits::.cpu0.l2cache.prefetcher          511                       # number of overall hits
system.l3cache.banks0.overall_hits::.cpu1.dcache.prefetcher          249                       # number of overall hits
system.l3cache.banks0.overall_hits::.cpu1.l2cache.prefetcher           38                       # number of overall hits
system.l3cache.banks0.overall_hits::.timingCpu0.dtb.walker           97                       # number of overall hits
system.l3cache.banks0.overall_hits::.timingCpu0.itb.walker           36                       # number of overall hits
system.l3cache.banks0.overall_hits::.timingCpu0.inst         5390                       # number of overall hits
system.l3cache.banks0.overall_hits::.timingCpu0.data         4960                       # number of overall hits
system.l3cache.banks0.overall_hits::.timingCpu1.dtb.walker           45                       # number of overall hits
system.l3cache.banks0.overall_hits::.timingCpu1.itb.walker           22                       # number of overall hits
system.l3cache.banks0.overall_hits::.timingCpu1.inst         1862                       # number of overall hits
system.l3cache.banks0.overall_hits::.timingCpu1.data         1282                       # number of overall hits
system.l3cache.banks0.overall_hits::total        17347                       # number of overall hits
system.l3cache.banks0.overall_miss_latency::.cpu0.dcache.prefetcher     77574885                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::.cpu0.l2cache.prefetcher     20327130                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::.cpu1.dcache.prefetcher     23827880                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::.cpu1.l2cache.prefetcher      5257014                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::.timingCpu0.dtb.walker      7330662                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::.timingCpu0.itb.walker      4391937                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::.timingCpu0.inst    449414802                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::.timingCpu0.data    382572377                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::.timingCpu1.dtb.walker      8901423                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::.timingCpu1.itb.walker      4391937                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::.timingCpu1.inst    273824901                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::.timingCpu1.data    256038039                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_latency::total   1513852987                       # number of overall miss cycles
system.l3cache.banks0.overall_miss_rate::.cpu0.dcache.prefetcher     0.273167                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::.cpu0.l2cache.prefetcher     0.369136                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::.cpu1.dcache.prefetcher     0.575085                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::.cpu1.l2cache.prefetcher     0.657658                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::.timingCpu0.dtb.walker     0.486772                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::.timingCpu0.itb.walker     0.586207                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::.timingCpu0.inst     0.535545                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::.timingCpu0.data     0.523855                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::.timingCpu1.dtb.walker     0.689655                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::.timingCpu1.itb.walker     0.717949                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::.timingCpu1.inst     0.673276                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::.timingCpu1.data     0.738314                       # miss rate for overall accesses
system.l3cache.banks0.overall_miss_rate::total     0.550060                       # miss rate for overall accesses
system.l3cache.banks0.overall_misses::.cpu0.dcache.prefetcher         1073                       # number of overall misses
system.l3cache.banks0.overall_misses::.cpu0.l2cache.prefetcher          299                       # number of overall misses
system.l3cache.banks0.overall_misses::.cpu1.dcache.prefetcher          337                       # number of overall misses
system.l3cache.banks0.overall_misses::.cpu1.l2cache.prefetcher           73                       # number of overall misses
system.l3cache.banks0.overall_misses::.timingCpu0.dtb.walker           92                       # number of overall misses
system.l3cache.banks0.overall_misses::.timingCpu0.itb.walker           51                       # number of overall misses
system.l3cache.banks0.overall_misses::.timingCpu0.inst         6215                       # number of overall misses
system.l3cache.banks0.overall_misses::.timingCpu0.data         5457                       # number of overall misses
system.l3cache.banks0.overall_misses::.timingCpu1.dtb.walker          100                       # number of overall misses
system.l3cache.banks0.overall_misses::.timingCpu1.itb.walker           56                       # number of overall misses
system.l3cache.banks0.overall_misses::.timingCpu1.inst         3837                       # number of overall misses
system.l3cache.banks0.overall_misses::.timingCpu1.data         3617                       # number of overall misses
system.l3cache.banks0.overall_misses::total        21207                       # number of overall misses
system.l3cache.banks0.overall_mshr_miss_latency::.cpu0.dcache.prefetcher     74001795                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::.cpu0.l2cache.prefetcher     19331460                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::.cpu1.dcache.prefetcher     22705670                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::.cpu1.l2cache.prefetcher      5013924                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::.timingCpu0.dtb.walker      7024302                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::.timingCpu0.itb.walker      4222107                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::.timingCpu0.inst    428718852                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::.timingCpu0.data    364400567                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::.timingCpu1.dtb.walker      8568423                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::.timingCpu1.itb.walker      4205457                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::.timingCpu1.inst    261047691                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::.timingCpu1.data    243993429                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_latency::total   1443233677                       # number of overall MSHR miss cycles
system.l3cache.banks0.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.273167                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.369136                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.575085                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.657658                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::.timingCpu0.dtb.walker     0.486772                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::.timingCpu0.itb.walker     0.586207                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::.timingCpu0.inst     0.535545                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::.timingCpu0.data     0.523855                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::.timingCpu1.dtb.walker     0.689655                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::.timingCpu1.itb.walker     0.717949                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::.timingCpu1.inst     0.673276                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::.timingCpu1.data     0.738314                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_miss_rate::total     0.550060                       # mshr miss rate for overall accesses
system.l3cache.banks0.overall_mshr_misses::.cpu0.dcache.prefetcher         1073                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::.cpu0.l2cache.prefetcher          299                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::.cpu1.dcache.prefetcher          337                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::.cpu1.l2cache.prefetcher           73                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::.timingCpu0.dtb.walker           92                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::.timingCpu0.itb.walker           51                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::.timingCpu0.inst         6215                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::.timingCpu0.data         5457                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::.timingCpu1.dtb.walker          100                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::.timingCpu1.itb.walker           56                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::.timingCpu1.inst         3837                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::.timingCpu1.data         3617                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_misses::total        21207                       # number of overall MSHR misses
system.l3cache.banks0.overall_mshr_uncacheable_latency::.timingCpu0.data     23998311                       # number of overall MSHR uncacheable cycles
system.l3cache.banks0.overall_mshr_uncacheable_latency::.timingCpu1.data     20044269                       # number of overall MSHR uncacheable cycles
system.l3cache.banks0.overall_mshr_uncacheable_latency::total     44042580                       # number of overall MSHR uncacheable cycles
system.l3cache.banks0.overall_mshr_uncacheable_misses::.timingCpu0.data          357                       # number of overall MSHR uncacheable misses
system.l3cache.banks0.overall_mshr_uncacheable_misses::.timingCpu1.data          297                       # number of overall MSHR uncacheable misses
system.l3cache.banks0.overall_mshr_uncacheable_misses::total          654                       # number of overall MSHR uncacheable misses
system.l3cache.banks0.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.l3cache.banks0.replacements               1340                       # number of replacements
system.l3cache.banks0.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l3cache.banks0.tags.age_task_id_blocks_1022::2          637                       # Occupied blocks per task id
system.l3cache.banks0.tags.age_task_id_blocks_1022::3          652                       # Occupied blocks per task id
system.l3cache.banks0.tags.age_task_id_blocks_1022::4          516                       # Occupied blocks per task id
system.l3cache.banks0.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l3cache.banks0.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.l3cache.banks0.tags.age_task_id_blocks_1024::2         3005                       # Occupied blocks per task id
system.l3cache.banks0.tags.age_task_id_blocks_1024::3         1894                       # Occupied blocks per task id
system.l3cache.banks0.tags.age_task_id_blocks_1024::4         4590                       # Occupied blocks per task id
system.l3cache.banks0.tags.avg_refs          1.585015                       # Average number of references to valid blocks.
system.l3cache.banks0.tags.data_accesses      2428331                       # Number of data accesses
system.l3cache.banks0.tags.occ_blocks::.writebacks  1008.004276                       # Average occupied blocks per requestor
system.l3cache.banks0.tags.occ_percent::.writebacks     0.061524                       # Average percentage of cache occupancy
system.l3cache.banks0.tags.occ_percent::total     0.061524                       # Average percentage of cache occupancy
system.l3cache.banks0.tags.occ_task_id_blocks::1022         1820                       # Occupied blocks per task id
system.l3cache.banks0.tags.occ_task_id_blocks::1024         9840                       # Occupied blocks per task id
system.l3cache.banks0.tags.occ_task_id_percent::1022     0.111084                       # Percentage of cache occupancy per task id
system.l3cache.banks0.tags.occ_task_id_percent::1024     0.600586                       # Percentage of cache occupancy per task id
system.l3cache.banks0.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.l3cache.banks0.tags.sampled_refs         30283                       # Sample count of references to valid blocks.
system.l3cache.banks0.tags.tag_accesses       2428331                       # Number of tag accesses
system.l3cache.banks0.tags.tagsinuse      1008.004276                       # Cycle average of tags in use
system.l3cache.banks0.tags.total_refs           47999                       # Total number of references to valid blocks.
system.l3cache.banks0.tags.warmup_cycle  14896443005307                       # Cycle when the warmup percentage was hit.
system.l3cache.banks0.writebacks::.writebacks          295                       # number of writebacks
system.l3cache.banks0.writebacks::total           295                       # number of writebacks
system.l3cache.banks1.ReadExReq_accesses::.timingCpu0.data         2152                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks1.ReadExReq_accesses::.timingCpu1.data         1285                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks1.ReadExReq_accesses::total         3437                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks1.ReadExReq_avg_miss_latency::.timingCpu0.data 64099.972277                       # average ReadExReq miss latency
system.l3cache.banks1.ReadExReq_avg_miss_latency::.timingCpu1.data 64335.023377                       # average ReadExReq miss latency
system.l3cache.banks1.ReadExReq_avg_miss_latency::total 64201.651685                       # average ReadExReq miss latency
system.l3cache.banks1.ReadExReq_avg_mshr_miss_latency::.timingCpu0.data 60769.972277                       # average ReadExReq mshr miss latency
system.l3cache.banks1.ReadExReq_avg_mshr_miss_latency::.timingCpu1.data 61005.023377                       # average ReadExReq mshr miss latency
system.l3cache.banks1.ReadExReq_avg_mshr_miss_latency::total 60871.651685                       # average ReadExReq mshr miss latency
system.l3cache.banks1.ReadExReq_hits::.timingCpu0.data          637                       # number of ReadExReq hits
system.l3cache.banks1.ReadExReq_hits::.timingCpu1.data          130                       # number of ReadExReq hits
system.l3cache.banks1.ReadExReq_hits::total          767                       # number of ReadExReq hits
system.l3cache.banks1.ReadExReq_miss_latency::.timingCpu0.data     97111458                       # number of ReadExReq miss cycles
system.l3cache.banks1.ReadExReq_miss_latency::.timingCpu1.data     74306952                       # number of ReadExReq miss cycles
system.l3cache.banks1.ReadExReq_miss_latency::total    171418410                       # number of ReadExReq miss cycles
system.l3cache.banks1.ReadExReq_miss_rate::.timingCpu0.data     0.703996                       # miss rate for ReadExReq accesses
system.l3cache.banks1.ReadExReq_miss_rate::.timingCpu1.data     0.898833                       # miss rate for ReadExReq accesses
system.l3cache.banks1.ReadExReq_miss_rate::total     0.776840                       # miss rate for ReadExReq accesses
system.l3cache.banks1.ReadExReq_misses::.timingCpu0.data         1515                       # number of ReadExReq misses
system.l3cache.banks1.ReadExReq_misses::.timingCpu1.data         1155                       # number of ReadExReq misses
system.l3cache.banks1.ReadExReq_misses::total         2670                       # number of ReadExReq misses
system.l3cache.banks1.ReadExReq_mshr_miss_latency::.timingCpu0.data     92066508                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks1.ReadExReq_mshr_miss_latency::.timingCpu1.data     70460802                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks1.ReadExReq_mshr_miss_latency::total    162527310                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks1.ReadExReq_mshr_miss_rate::.timingCpu0.data     0.703996                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks1.ReadExReq_mshr_miss_rate::.timingCpu1.data     0.898833                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks1.ReadExReq_mshr_miss_rate::total     0.776840                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks1.ReadExReq_mshr_misses::.timingCpu0.data         1515                       # number of ReadExReq MSHR misses
system.l3cache.banks1.ReadExReq_mshr_misses::.timingCpu1.data         1155                       # number of ReadExReq MSHR misses
system.l3cache.banks1.ReadExReq_mshr_misses::total         2670                       # number of ReadExReq MSHR misses
system.l3cache.banks1.ReadSharedReq_accesses::.cpu0.dcache.prefetcher         3957                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::.cpu0.l2cache.prefetcher          771                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::.cpu1.dcache.prefetcher          589                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::.cpu1.l2cache.prefetcher          115                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::.timingCpu0.dtb.walker          138                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::.timingCpu0.itb.walker           97                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::.timingCpu0.inst        11454                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::.timingCpu0.data         8081                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::.timingCpu1.dtb.walker          111                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::.timingCpu1.itb.walker           81                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::.timingCpu1.inst         5508                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::.timingCpu1.data         3666                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_accesses::total        34568                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 72444.156250                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.cpu0.l2cache.prefetcher 68789.360140                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 73201.080229                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.cpu1.l2cache.prefetcher 65429.564103                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.timingCpu0.dtb.walker 83706.685714                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.timingCpu0.itb.walker 77948.640000                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.timingCpu0.inst 71766.535557                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.timingCpu0.data 72085.834914                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.timingCpu1.dtb.walker 76114.820225                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.timingCpu1.itb.walker 85259.482759                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.timingCpu1.inst 72411.343300                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::.timingCpu1.data 72394.587209                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_miss_latency::total 72171.218676                       # average ReadSharedReq miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 69114.156250                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 65459.360140                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 69871.080229                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 62099.564103                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.dtb.walker 80376.685714                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.itb.walker 74618.640000                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.inst 68436.535557                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.data 68755.834914                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.dtb.walker 72784.820225                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.itb.walker 81929.482759                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.inst 69081.253058                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.data 69064.587209                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_avg_mshr_miss_latency::total 68841.200472                       # average ReadSharedReq mshr miss latency
system.l3cache.banks1.ReadSharedReq_hits::.cpu0.dcache.prefetcher         2805                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::.cpu0.l2cache.prefetcher          485                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::.cpu1.dcache.prefetcher          240                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::.cpu1.l2cache.prefetcher           37                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::.timingCpu0.dtb.walker           68                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::.timingCpu0.itb.walker           47                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::.timingCpu0.inst         5337                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::.timingCpu0.data         4180                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::.timingCpu1.dtb.walker           22                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::.timingCpu1.itb.walker           23                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::.timingCpu1.inst         1829                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::.timingCpu1.data         1258                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_hits::total        16331                       # number of ReadSharedReq hits
system.l3cache.banks1.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher     83455668                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::.cpu0.l2cache.prefetcher     19673757                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher     25547177                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::.cpu1.l2cache.prefetcher      5103506                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::.timingCpu0.dtb.walker      5859468                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::.timingCpu0.itb.walker      3897432                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::.timingCpu0.inst    438995898                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::.timingCpu0.data    281206842                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::.timingCpu1.dtb.walker      6774219                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::.timingCpu1.itb.walker      4945050                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::.timingCpu1.inst    266401332                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::.timingCpu1.data    174326166                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_latency::total   1316186515                       # number of ReadSharedReq miss cycles
system.l3cache.banks1.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.291130                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::.cpu0.l2cache.prefetcher     0.370947                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.592530                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::.cpu1.l2cache.prefetcher     0.678261                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::.timingCpu0.dtb.walker     0.507246                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::.timingCpu0.itb.walker     0.515464                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::.timingCpu0.inst     0.534049                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::.timingCpu0.data     0.482737                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::.timingCpu1.dtb.walker     0.801802                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::.timingCpu1.itb.walker     0.716049                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::.timingCpu1.inst     0.667938                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::.timingCpu1.data     0.656847                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_miss_rate::total     0.527569                       # miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_misses::.cpu0.dcache.prefetcher         1152                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::.cpu0.l2cache.prefetcher          286                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::.cpu1.dcache.prefetcher          349                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::.cpu1.l2cache.prefetcher           78                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::.timingCpu0.dtb.walker           70                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::.timingCpu0.itb.walker           50                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::.timingCpu0.inst         6117                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::.timingCpu0.data         3901                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::.timingCpu1.dtb.walker           89                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::.timingCpu1.itb.walker           58                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::.timingCpu1.inst         3679                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::.timingCpu1.data         2408                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_misses::total        18237                       # number of ReadSharedReq misses
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher     79619508                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.cpu0.l2cache.prefetcher     18721377                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher     24385007                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.cpu1.l2cache.prefetcher      4843766                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.timingCpu0.dtb.walker      5626368                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.timingCpu0.itb.walker      3730932                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.timingCpu0.inst    418626288                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.timingCpu0.data    268216512                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.timingCpu1.dtb.walker      6477849                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.timingCpu1.itb.walker      4751910                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.timingCpu1.inst    254149930                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::.timingCpu1.data    166307526                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_latency::total   1255456973                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.291130                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.370947                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.592530                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.678261                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.timingCpu0.dtb.walker     0.507246                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.timingCpu0.itb.walker     0.515464                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.timingCpu0.inst     0.534049                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.timingCpu0.data     0.482737                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.timingCpu1.dtb.walker     0.801802                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.timingCpu1.itb.walker     0.716049                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.timingCpu1.inst     0.667938                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::.timingCpu1.data     0.656847                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_miss_rate::total     0.527569                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher         1152                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.cpu0.l2cache.prefetcher          286                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher          349                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.cpu1.l2cache.prefetcher           78                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.timingCpu0.dtb.walker           70                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.timingCpu0.itb.walker           50                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.timingCpu0.inst         6117                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.timingCpu0.data         3901                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.timingCpu1.dtb.walker           89                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.timingCpu1.itb.walker           58                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.timingCpu1.inst         3679                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::.timingCpu1.data         2408                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.ReadSharedReq_mshr_misses::total        18237                       # number of ReadSharedReq MSHR misses
system.l3cache.banks1.UpgradeReq_accesses::.timingCpu0.data         3286                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks1.UpgradeReq_accesses::.timingCpu1.data         1624                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks1.UpgradeReq_accesses::total         4910                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks1.UpgradeReq_avg_miss_latency::.timingCpu0.data   847.775229                       # average UpgradeReq miss latency
system.l3cache.banks1.UpgradeReq_avg_miss_latency::.timingCpu1.data   612.038817                       # average UpgradeReq miss latency
system.l3cache.banks1.UpgradeReq_avg_miss_latency::total   769.581852                       # average UpgradeReq miss latency
system.l3cache.banks1.UpgradeReq_avg_mshr_miss_latency::.timingCpu0.data 20232.041284                       # average UpgradeReq mshr miss latency
system.l3cache.banks1.UpgradeReq_avg_mshr_miss_latency::.timingCpu1.data 20222.722736                       # average UpgradeReq mshr miss latency
system.l3cache.banks1.UpgradeReq_avg_mshr_miss_latency::total 20228.950337                       # average UpgradeReq mshr miss latency
system.l3cache.banks1.UpgradeReq_hits::.timingCpu0.data           16                       # number of UpgradeReq hits
system.l3cache.banks1.UpgradeReq_hits::.timingCpu1.data            1                       # number of UpgradeReq hits
system.l3cache.banks1.UpgradeReq_hits::total           17                       # number of UpgradeReq hits
system.l3cache.banks1.UpgradeReq_miss_latency::.timingCpu0.data      2772225                       # number of UpgradeReq miss cycles
system.l3cache.banks1.UpgradeReq_miss_latency::.timingCpu1.data       993339                       # number of UpgradeReq miss cycles
system.l3cache.banks1.UpgradeReq_miss_latency::total      3765564                       # number of UpgradeReq miss cycles
system.l3cache.banks1.UpgradeReq_miss_rate::.timingCpu0.data     0.995131                       # miss rate for UpgradeReq accesses
system.l3cache.banks1.UpgradeReq_miss_rate::.timingCpu1.data     0.999384                       # miss rate for UpgradeReq accesses
system.l3cache.banks1.UpgradeReq_miss_rate::total     0.996538                       # miss rate for UpgradeReq accesses
system.l3cache.banks1.UpgradeReq_misses::.timingCpu0.data         3270                       # number of UpgradeReq misses
system.l3cache.banks1.UpgradeReq_misses::.timingCpu1.data         1623                       # number of UpgradeReq misses
system.l3cache.banks1.UpgradeReq_misses::total         4893                       # number of UpgradeReq misses
system.l3cache.banks1.UpgradeReq_mshr_miss_latency::.timingCpu0.data     66158775                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks1.UpgradeReq_mshr_miss_latency::.timingCpu1.data     32821479                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks1.UpgradeReq_mshr_miss_latency::total     98980254                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks1.UpgradeReq_mshr_miss_rate::.timingCpu0.data     0.995131                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks1.UpgradeReq_mshr_miss_rate::.timingCpu1.data     0.999384                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks1.UpgradeReq_mshr_miss_rate::total     0.996538                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks1.UpgradeReq_mshr_misses::.timingCpu0.data         3270                       # number of UpgradeReq MSHR misses
system.l3cache.banks1.UpgradeReq_mshr_misses::.timingCpu1.data         1623                       # number of UpgradeReq MSHR misses
system.l3cache.banks1.UpgradeReq_mshr_misses::total         4893                       # number of UpgradeReq MSHR misses
system.l3cache.banks1.WriteReq_mshr_uncacheable::.timingCpu0.data         2074                       # number of WriteReq MSHR uncacheable
system.l3cache.banks1.WriteReq_mshr_uncacheable::.timingCpu1.data         2069                       # number of WriteReq MSHR uncacheable
system.l3cache.banks1.WriteReq_mshr_uncacheable::total         4143                       # number of WriteReq MSHR uncacheable
system.l3cache.banks1.WritebackClean_accesses::.writebacks        19271                       # number of WritebackClean accesses(hits+misses)
system.l3cache.banks1.WritebackClean_accesses::total        19271                       # number of WritebackClean accesses(hits+misses)
system.l3cache.banks1.WritebackClean_hits::.writebacks        19271                       # number of WritebackClean hits
system.l3cache.banks1.WritebackClean_hits::total        19271                       # number of WritebackClean hits
system.l3cache.banks1.WritebackDirty_accesses::.writebacks        10865                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.banks1.WritebackDirty_accesses::total        10865                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.banks1.WritebackDirty_hits::.writebacks        10865                       # number of WritebackDirty hits
system.l3cache.banks1.WritebackDirty_hits::total        10865                       # number of WritebackDirty hits
system.l3cache.banks1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.banks1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.banks1.blocked::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.banks1.blocked::no_targets            0                       # number of cycles access was blocked
system.l3cache.banks1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l3cache.banks1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.banks1.demand_accesses::.cpu0.dcache.prefetcher         3957                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::.cpu0.l2cache.prefetcher          771                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::.cpu1.dcache.prefetcher          589                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::.cpu1.l2cache.prefetcher          115                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::.timingCpu0.dtb.walker          138                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::.timingCpu0.itb.walker           97                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::.timingCpu0.inst        11454                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::.timingCpu0.data        10233                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::.timingCpu1.dtb.walker          111                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::.timingCpu1.itb.walker           81                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::.timingCpu1.inst         5508                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::.timingCpu1.data         4951                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_accesses::total        38005                       # number of demand (read+write) accesses
system.l3cache.banks1.demand_avg_miss_latency::.cpu0.dcache.prefetcher 72444.156250                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::.cpu0.l2cache.prefetcher 68789.360140                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::.cpu1.dcache.prefetcher 73201.080229                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::.cpu1.l2cache.prefetcher 65429.564103                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::.timingCpu0.dtb.walker 83706.685714                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::.timingCpu0.itb.walker 77948.640000                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::.timingCpu0.inst 71766.535557                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::.timingCpu0.data 69851.975628                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::.timingCpu1.dtb.walker 76114.820225                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::.timingCpu1.itb.walker 85259.482759                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::.timingCpu1.inst 72411.343300                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::.timingCpu1.data 69781.958462                       # average overall miss latency
system.l3cache.banks1.demand_avg_miss_latency::total 71153.437844                       # average overall miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 69114.156250                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 65459.360140                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 69871.080229                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 62099.564103                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.timingCpu0.dtb.walker 80376.685714                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.timingCpu0.itb.walker 74618.640000                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.timingCpu0.inst 68436.535557                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.timingCpu0.data 66521.975628                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.timingCpu1.dtb.walker 72784.820225                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.timingCpu1.itb.walker 81929.482759                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.timingCpu1.inst 69081.253058                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::.timingCpu1.data 66451.958462                       # average overall mshr miss latency
system.l3cache.banks1.demand_avg_mshr_miss_latency::total 67823.421964                       # average overall mshr miss latency
system.l3cache.banks1.demand_hits::.cpu0.dcache.prefetcher         2805                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::.cpu0.l2cache.prefetcher          485                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::.cpu1.dcache.prefetcher          240                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::.cpu1.l2cache.prefetcher           37                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::.timingCpu0.dtb.walker           68                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::.timingCpu0.itb.walker           47                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::.timingCpu0.inst         5337                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::.timingCpu0.data         4817                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::.timingCpu1.dtb.walker           22                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::.timingCpu1.itb.walker           23                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::.timingCpu1.inst         1829                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::.timingCpu1.data         1388                       # number of demand (read+write) hits
system.l3cache.banks1.demand_hits::total        17098                       # number of demand (read+write) hits
system.l3cache.banks1.demand_miss_latency::.cpu0.dcache.prefetcher     83455668                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::.cpu0.l2cache.prefetcher     19673757                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::.cpu1.dcache.prefetcher     25547177                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::.cpu1.l2cache.prefetcher      5103506                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::.timingCpu0.dtb.walker      5859468                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::.timingCpu0.itb.walker      3897432                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::.timingCpu0.inst    438995898                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::.timingCpu0.data    378318300                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::.timingCpu1.dtb.walker      6774219                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::.timingCpu1.itb.walker      4945050                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::.timingCpu1.inst    266401332                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::.timingCpu1.data    248633118                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_latency::total   1487604925                       # number of demand (read+write) miss cycles
system.l3cache.banks1.demand_miss_rate::.cpu0.dcache.prefetcher     0.291130                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::.cpu0.l2cache.prefetcher     0.370947                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::.cpu1.dcache.prefetcher     0.592530                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::.cpu1.l2cache.prefetcher     0.678261                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::.timingCpu0.dtb.walker     0.507246                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::.timingCpu0.itb.walker     0.515464                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::.timingCpu0.inst     0.534049                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::.timingCpu0.data     0.529268                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::.timingCpu1.dtb.walker     0.801802                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::.timingCpu1.itb.walker     0.716049                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::.timingCpu1.inst     0.667938                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::.timingCpu1.data     0.719653                       # miss rate for demand accesses
system.l3cache.banks1.demand_miss_rate::total     0.550112                       # miss rate for demand accesses
system.l3cache.banks1.demand_misses::.cpu0.dcache.prefetcher         1152                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::.cpu0.l2cache.prefetcher          286                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::.cpu1.dcache.prefetcher          349                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::.cpu1.l2cache.prefetcher           78                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::.timingCpu0.dtb.walker           70                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::.timingCpu0.itb.walker           50                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::.timingCpu0.inst         6117                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::.timingCpu0.data         5416                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::.timingCpu1.dtb.walker           89                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::.timingCpu1.itb.walker           58                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::.timingCpu1.inst         3679                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::.timingCpu1.data         3563                       # number of demand (read+write) misses
system.l3cache.banks1.demand_misses::total        20907                       # number of demand (read+write) misses
system.l3cache.banks1.demand_mshr_miss_latency::.cpu0.dcache.prefetcher     79619508                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::.cpu0.l2cache.prefetcher     18721377                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::.cpu1.dcache.prefetcher     24385007                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::.cpu1.l2cache.prefetcher      4843766                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::.timingCpu0.dtb.walker      5626368                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::.timingCpu0.itb.walker      3730932                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::.timingCpu0.inst    418626288                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::.timingCpu0.data    360283020                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::.timingCpu1.dtb.walker      6477849                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::.timingCpu1.itb.walker      4751910                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::.timingCpu1.inst    254149930                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::.timingCpu1.data    236768328                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_latency::total   1417984283                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks1.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.291130                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.370947                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.592530                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.678261                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::.timingCpu0.dtb.walker     0.507246                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::.timingCpu0.itb.walker     0.515464                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::.timingCpu0.inst     0.534049                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::.timingCpu0.data     0.529268                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::.timingCpu1.dtb.walker     0.801802                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::.timingCpu1.itb.walker     0.716049                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::.timingCpu1.inst     0.667938                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::.timingCpu1.data     0.719653                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_miss_rate::total     0.550112                       # mshr miss rate for demand accesses
system.l3cache.banks1.demand_mshr_misses::.cpu0.dcache.prefetcher         1152                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::.cpu0.l2cache.prefetcher          286                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::.cpu1.dcache.prefetcher          349                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::.cpu1.l2cache.prefetcher           78                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::.timingCpu0.dtb.walker           70                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::.timingCpu0.itb.walker           50                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::.timingCpu0.inst         6117                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::.timingCpu0.data         5416                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::.timingCpu1.dtb.walker           89                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::.timingCpu1.itb.walker           58                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::.timingCpu1.inst         3679                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::.timingCpu1.data         3563                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.demand_mshr_misses::total        20907                       # number of demand (read+write) MSHR misses
system.l3cache.banks1.overall_accesses::.cpu0.dcache.prefetcher         3957                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::.cpu0.l2cache.prefetcher          771                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::.cpu1.dcache.prefetcher          589                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::.cpu1.l2cache.prefetcher          115                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::.timingCpu0.dtb.walker          138                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::.timingCpu0.itb.walker           97                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::.timingCpu0.inst        11454                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::.timingCpu0.data        10233                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::.timingCpu1.dtb.walker          111                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::.timingCpu1.itb.walker           81                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::.timingCpu1.inst         5508                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::.timingCpu1.data         4951                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_accesses::total        38005                       # number of overall (read+write) accesses
system.l3cache.banks1.overall_avg_miss_latency::.cpu0.dcache.prefetcher 72444.156250                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::.cpu0.l2cache.prefetcher 68789.360140                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::.cpu1.dcache.prefetcher 73201.080229                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::.cpu1.l2cache.prefetcher 65429.564103                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::.timingCpu0.dtb.walker 83706.685714                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::.timingCpu0.itb.walker 77948.640000                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::.timingCpu0.inst 71766.535557                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::.timingCpu0.data 69851.975628                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::.timingCpu1.dtb.walker 76114.820225                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::.timingCpu1.itb.walker 85259.482759                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::.timingCpu1.inst 72411.343300                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::.timingCpu1.data 69781.958462                       # average overall miss latency
system.l3cache.banks1.overall_avg_miss_latency::total 71153.437844                       # average overall miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 69114.156250                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 65459.360140                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 69871.080229                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 62099.564103                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.timingCpu0.dtb.walker 80376.685714                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.timingCpu0.itb.walker 74618.640000                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.timingCpu0.inst 68436.535557                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.timingCpu0.data 66521.975628                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.timingCpu1.dtb.walker 72784.820225                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.timingCpu1.itb.walker 81929.482759                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.timingCpu1.inst 69081.253058                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::.timingCpu1.data 66451.958462                       # average overall mshr miss latency
system.l3cache.banks1.overall_avg_mshr_miss_latency::total 67823.421964                       # average overall mshr miss latency
system.l3cache.banks1.overall_hits::.cpu0.dcache.prefetcher         2805                       # number of overall hits
system.l3cache.banks1.overall_hits::.cpu0.l2cache.prefetcher          485                       # number of overall hits
system.l3cache.banks1.overall_hits::.cpu1.dcache.prefetcher          240                       # number of overall hits
system.l3cache.banks1.overall_hits::.cpu1.l2cache.prefetcher           37                       # number of overall hits
system.l3cache.banks1.overall_hits::.timingCpu0.dtb.walker           68                       # number of overall hits
system.l3cache.banks1.overall_hits::.timingCpu0.itb.walker           47                       # number of overall hits
system.l3cache.banks1.overall_hits::.timingCpu0.inst         5337                       # number of overall hits
system.l3cache.banks1.overall_hits::.timingCpu0.data         4817                       # number of overall hits
system.l3cache.banks1.overall_hits::.timingCpu1.dtb.walker           22                       # number of overall hits
system.l3cache.banks1.overall_hits::.timingCpu1.itb.walker           23                       # number of overall hits
system.l3cache.banks1.overall_hits::.timingCpu1.inst         1829                       # number of overall hits
system.l3cache.banks1.overall_hits::.timingCpu1.data         1388                       # number of overall hits
system.l3cache.banks1.overall_hits::total        17098                       # number of overall hits
system.l3cache.banks1.overall_miss_latency::.cpu0.dcache.prefetcher     83455668                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::.cpu0.l2cache.prefetcher     19673757                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::.cpu1.dcache.prefetcher     25547177                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::.cpu1.l2cache.prefetcher      5103506                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::.timingCpu0.dtb.walker      5859468                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::.timingCpu0.itb.walker      3897432                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::.timingCpu0.inst    438995898                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::.timingCpu0.data    378318300                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::.timingCpu1.dtb.walker      6774219                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::.timingCpu1.itb.walker      4945050                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::.timingCpu1.inst    266401332                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::.timingCpu1.data    248633118                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_latency::total   1487604925                       # number of overall miss cycles
system.l3cache.banks1.overall_miss_rate::.cpu0.dcache.prefetcher     0.291130                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::.cpu0.l2cache.prefetcher     0.370947                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::.cpu1.dcache.prefetcher     0.592530                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::.cpu1.l2cache.prefetcher     0.678261                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::.timingCpu0.dtb.walker     0.507246                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::.timingCpu0.itb.walker     0.515464                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::.timingCpu0.inst     0.534049                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::.timingCpu0.data     0.529268                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::.timingCpu1.dtb.walker     0.801802                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::.timingCpu1.itb.walker     0.716049                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::.timingCpu1.inst     0.667938                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::.timingCpu1.data     0.719653                       # miss rate for overall accesses
system.l3cache.banks1.overall_miss_rate::total     0.550112                       # miss rate for overall accesses
system.l3cache.banks1.overall_misses::.cpu0.dcache.prefetcher         1152                       # number of overall misses
system.l3cache.banks1.overall_misses::.cpu0.l2cache.prefetcher          286                       # number of overall misses
system.l3cache.banks1.overall_misses::.cpu1.dcache.prefetcher          349                       # number of overall misses
system.l3cache.banks1.overall_misses::.cpu1.l2cache.prefetcher           78                       # number of overall misses
system.l3cache.banks1.overall_misses::.timingCpu0.dtb.walker           70                       # number of overall misses
system.l3cache.banks1.overall_misses::.timingCpu0.itb.walker           50                       # number of overall misses
system.l3cache.banks1.overall_misses::.timingCpu0.inst         6117                       # number of overall misses
system.l3cache.banks1.overall_misses::.timingCpu0.data         5416                       # number of overall misses
system.l3cache.banks1.overall_misses::.timingCpu1.dtb.walker           89                       # number of overall misses
system.l3cache.banks1.overall_misses::.timingCpu1.itb.walker           58                       # number of overall misses
system.l3cache.banks1.overall_misses::.timingCpu1.inst         3679                       # number of overall misses
system.l3cache.banks1.overall_misses::.timingCpu1.data         3563                       # number of overall misses
system.l3cache.banks1.overall_misses::total        20907                       # number of overall misses
system.l3cache.banks1.overall_mshr_miss_latency::.cpu0.dcache.prefetcher     79619508                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::.cpu0.l2cache.prefetcher     18721377                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::.cpu1.dcache.prefetcher     24385007                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::.cpu1.l2cache.prefetcher      4843766                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::.timingCpu0.dtb.walker      5626368                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::.timingCpu0.itb.walker      3730932                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::.timingCpu0.inst    418626288                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::.timingCpu0.data    360283020                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::.timingCpu1.dtb.walker      6477849                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::.timingCpu1.itb.walker      4751910                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::.timingCpu1.inst    254149930                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::.timingCpu1.data    236768328                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_latency::total   1417984283                       # number of overall MSHR miss cycles
system.l3cache.banks1.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.291130                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.370947                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.592530                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.678261                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::.timingCpu0.dtb.walker     0.507246                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::.timingCpu0.itb.walker     0.515464                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::.timingCpu0.inst     0.534049                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::.timingCpu0.data     0.529268                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::.timingCpu1.dtb.walker     0.801802                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::.timingCpu1.itb.walker     0.716049                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::.timingCpu1.inst     0.667938                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::.timingCpu1.data     0.719653                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_miss_rate::total     0.550112                       # mshr miss rate for overall accesses
system.l3cache.banks1.overall_mshr_misses::.cpu0.dcache.prefetcher         1152                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::.cpu0.l2cache.prefetcher          286                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::.cpu1.dcache.prefetcher          349                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::.cpu1.l2cache.prefetcher           78                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::.timingCpu0.dtb.walker           70                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::.timingCpu0.itb.walker           50                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::.timingCpu0.inst         6117                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::.timingCpu0.data         5416                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::.timingCpu1.dtb.walker           89                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::.timingCpu1.itb.walker           58                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::.timingCpu1.inst         3679                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::.timingCpu1.data         3563                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_misses::total        20907                       # number of overall MSHR misses
system.l3cache.banks1.overall_mshr_uncacheable_misses::.timingCpu0.data         2074                       # number of overall MSHR uncacheable misses
system.l3cache.banks1.overall_mshr_uncacheable_misses::.timingCpu1.data         2069                       # number of overall MSHR uncacheable misses
system.l3cache.banks1.overall_mshr_uncacheable_misses::total         4143                       # number of overall MSHR uncacheable misses
system.l3cache.banks1.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.l3cache.banks1.replacements               1284                       # number of replacements
system.l3cache.banks1.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l3cache.banks1.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l3cache.banks1.tags.age_task_id_blocks_1022::2          662                       # Occupied blocks per task id
system.l3cache.banks1.tags.age_task_id_blocks_1022::3          670                       # Occupied blocks per task id
system.l3cache.banks1.tags.age_task_id_blocks_1022::4          519                       # Occupied blocks per task id
system.l3cache.banks1.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l3cache.banks1.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.l3cache.banks1.tags.age_task_id_blocks_1024::2         2984                       # Occupied blocks per task id
system.l3cache.banks1.tags.age_task_id_blocks_1024::3         1906                       # Occupied blocks per task id
system.l3cache.banks1.tags.age_task_id_blocks_1024::4         4557                       # Occupied blocks per task id
system.l3cache.banks1.tags.avg_refs          1.583297                       # Average number of references to valid blocks.
system.l3cache.banks1.tags.data_accesses      2367603                       # Number of data accesses
system.l3cache.banks1.tags.occ_blocks::.writebacks  1008.774520                       # Average occupied blocks per requestor
system.l3cache.banks1.tags.occ_percent::.writebacks     0.061571                       # Average percentage of cache occupancy
system.l3cache.banks1.tags.occ_percent::total     0.061571                       # Average percentage of cache occupancy
system.l3cache.banks1.tags.occ_task_id_blocks::1022         1867                       # Occupied blocks per task id
system.l3cache.banks1.tags.occ_task_id_blocks::1024         9785                       # Occupied blocks per task id
system.l3cache.banks1.tags.occ_task_id_percent::1022     0.113953                       # Percentage of cache occupancy per task id
system.l3cache.banks1.tags.occ_task_id_percent::1024     0.597229                       # Percentage of cache occupancy per task id
system.l3cache.banks1.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.l3cache.banks1.tags.sampled_refs         29971                       # Sample count of references to valid blocks.
system.l3cache.banks1.tags.tag_accesses       2367603                       # Number of tag accesses
system.l3cache.banks1.tags.tagsinuse      1008.774520                       # Cycle average of tags in use
system.l3cache.banks1.tags.total_refs           47453                       # Total number of references to valid blocks.
system.l3cache.banks1.tags.warmup_cycle  14896440169812                       # Cycle when the warmup percentage was hit.
system.l3cache.banks1.writebacks::.writebacks          305                       # number of writebacks
system.l3cache.banks1.writebacks::total           305                       # number of writebacks
system.l3cache.banks2.ReadExReq_accesses::.timingCpu0.data         2327                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks2.ReadExReq_accesses::.timingCpu1.data         1322                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks2.ReadExReq_accesses::total         3649                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks2.ReadExReq_avg_miss_latency::.timingCpu0.data 63793.134309                       # average ReadExReq miss latency
system.l3cache.banks2.ReadExReq_avg_miss_latency::.timingCpu1.data 63982.575377                       # average ReadExReq miss latency
system.l3cache.banks2.ReadExReq_avg_miss_latency::total 63874.939964                       # average ReadExReq miss latency
system.l3cache.banks2.ReadExReq_avg_mshr_miss_latency::.timingCpu0.data 60463.134309                       # average ReadExReq mshr miss latency
system.l3cache.banks2.ReadExReq_avg_mshr_miss_latency::.timingCpu1.data 60652.575377                       # average ReadExReq mshr miss latency
system.l3cache.banks2.ReadExReq_avg_mshr_miss_latency::total 60544.939964                       # average ReadExReq mshr miss latency
system.l3cache.banks2.ReadExReq_hits::.timingCpu0.data          756                       # number of ReadExReq hits
system.l3cache.banks2.ReadExReq_hits::.timingCpu1.data          128                       # number of ReadExReq hits
system.l3cache.banks2.ReadExReq_hits::total          884                       # number of ReadExReq hits
system.l3cache.banks2.ReadExReq_miss_latency::.timingCpu0.data    100219014                       # number of ReadExReq miss cycles
system.l3cache.banks2.ReadExReq_miss_latency::.timingCpu1.data     76395195                       # number of ReadExReq miss cycles
system.l3cache.banks2.ReadExReq_miss_latency::total    176614209                       # number of ReadExReq miss cycles
system.l3cache.banks2.ReadExReq_miss_rate::.timingCpu0.data     0.675118                       # miss rate for ReadExReq accesses
system.l3cache.banks2.ReadExReq_miss_rate::.timingCpu1.data     0.903177                       # miss rate for ReadExReq accesses
system.l3cache.banks2.ReadExReq_miss_rate::total     0.757742                       # miss rate for ReadExReq accesses
system.l3cache.banks2.ReadExReq_misses::.timingCpu0.data         1571                       # number of ReadExReq misses
system.l3cache.banks2.ReadExReq_misses::.timingCpu1.data         1194                       # number of ReadExReq misses
system.l3cache.banks2.ReadExReq_misses::total         2765                       # number of ReadExReq misses
system.l3cache.banks2.ReadExReq_mshr_miss_latency::.timingCpu0.data     94987584                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks2.ReadExReq_mshr_miss_latency::.timingCpu1.data     72419175                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks2.ReadExReq_mshr_miss_latency::total    167406759                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks2.ReadExReq_mshr_miss_rate::.timingCpu0.data     0.675118                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks2.ReadExReq_mshr_miss_rate::.timingCpu1.data     0.903177                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks2.ReadExReq_mshr_miss_rate::total     0.757742                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks2.ReadExReq_mshr_misses::.timingCpu0.data         1571                       # number of ReadExReq MSHR misses
system.l3cache.banks2.ReadExReq_mshr_misses::.timingCpu1.data         1194                       # number of ReadExReq MSHR misses
system.l3cache.banks2.ReadExReq_mshr_misses::total         2765                       # number of ReadExReq MSHR misses
system.l3cache.banks2.ReadReq_avg_mshr_uncacheable_latency::.timingCpu0.data       117549                       # average ReadReq mshr uncacheable latency
system.l3cache.banks2.ReadReq_avg_mshr_uncacheable_latency::.timingCpu1.data       117549                       # average ReadReq mshr uncacheable latency
system.l3cache.banks2.ReadReq_avg_mshr_uncacheable_latency::total       117549                       # average ReadReq mshr uncacheable latency
system.l3cache.banks2.ReadReq_mshr_uncacheable::.timingCpu0.data           18                       # number of ReadReq MSHR uncacheable
system.l3cache.banks2.ReadReq_mshr_uncacheable::.timingCpu1.data           24                       # number of ReadReq MSHR uncacheable
system.l3cache.banks2.ReadReq_mshr_uncacheable::total           42                       # number of ReadReq MSHR uncacheable
system.l3cache.banks2.ReadReq_mshr_uncacheable_latency::.timingCpu0.data      2115882                       # number of ReadReq MSHR uncacheable cycles
system.l3cache.banks2.ReadReq_mshr_uncacheable_latency::.timingCpu1.data      2821176                       # number of ReadReq MSHR uncacheable cycles
system.l3cache.banks2.ReadReq_mshr_uncacheable_latency::total      4937058                       # number of ReadReq MSHR uncacheable cycles
system.l3cache.banks2.ReadSharedReq_accesses::.cpu0.dcache.prefetcher         3901                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::.cpu0.l2cache.prefetcher          676                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::.cpu1.dcache.prefetcher          567                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::.cpu1.l2cache.prefetcher           91                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::.timingCpu0.dtb.walker          131                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::.timingCpu0.itb.walker           91                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::.timingCpu0.inst        11088                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::.timingCpu0.data         7948                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::.timingCpu1.dtb.walker          108                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::.timingCpu1.itb.walker           68                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::.timingCpu1.inst         5345                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::.timingCpu1.data         3579                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_accesses::total        33593                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 71034.137899                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.cpu0.l2cache.prefetcher 65282.101587                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 73992.358434                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.cpu1.l2cache.prefetcher 82033.783333                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.timingCpu0.dtb.walker 91993.628571                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.timingCpu0.itb.walker 87215.023256                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.timingCpu0.inst 71736.076687                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.timingCpu0.data 73082.803533                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.timingCpu1.dtb.walker 82398.038961                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.timingCpu1.itb.walker 79398.782609                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.timingCpu1.inst 72032.621036                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::.timingCpu1.data 71960.696587                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_miss_latency::total 72217.044413                       # average ReadSharedReq miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 67704.137899                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 61952.101587                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 70662.358434                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 78703.783333                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.dtb.walker 88663.628571                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.itb.walker 83885.023256                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.inst 68406.020109                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.data 69752.803533                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.dtb.walker 79068.038961                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.itb.walker 76068.782609                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.inst 68702.621036                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.data 68630.696587                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_avg_mshr_miss_latency::total 68887.025629                       # average ReadSharedReq mshr miss latency
system.l3cache.banks2.ReadSharedReq_hits::.cpu0.dcache.prefetcher         2835                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::.cpu0.l2cache.prefetcher          361                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::.cpu1.dcache.prefetcher          235                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::.cpu1.l2cache.prefetcher           31                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::.timingCpu0.dtb.walker           61                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::.timingCpu0.itb.walker           48                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::.timingCpu0.inst         5220                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::.timingCpu0.data         4212                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::.timingCpu1.dtb.walker           31                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::.timingCpu1.itb.walker           22                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::.timingCpu1.inst         1656                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::.timingCpu1.data         1206                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_hits::total        15918                       # number of ReadSharedReq hits
system.l3cache.banks2.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher     75722391                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::.cpu0.l2cache.prefetcher     20563862                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher     24565463                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::.cpu1.l2cache.prefetcher      4922027                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::.timingCpu0.dtb.walker      6439554                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::.timingCpu0.itb.walker      3750246                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::.timingCpu0.inst    420947298                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::.timingCpu0.data    273037354                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::.timingCpu1.dtb.walker      6344649                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::.timingCpu1.itb.walker      3652344                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::.timingCpu1.inst    265728339                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::.timingCpu1.data    170762733                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_latency::total   1276436260                       # number of ReadSharedReq miss cycles
system.l3cache.banks2.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.273263                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::.cpu0.l2cache.prefetcher     0.465976                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.585538                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::.cpu1.l2cache.prefetcher     0.659341                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::.timingCpu0.dtb.walker     0.534351                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::.timingCpu0.itb.walker     0.472527                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::.timingCpu0.inst     0.529221                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::.timingCpu0.data     0.470055                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::.timingCpu1.dtb.walker     0.712963                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::.timingCpu1.itb.walker     0.676471                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::.timingCpu1.inst     0.690178                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::.timingCpu1.data     0.663034                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_miss_rate::total     0.526151                       # miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_misses::.cpu0.dcache.prefetcher         1066                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::.cpu0.l2cache.prefetcher          315                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::.cpu1.dcache.prefetcher          332                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::.cpu1.l2cache.prefetcher           60                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::.timingCpu0.dtb.walker           70                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::.timingCpu0.itb.walker           43                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::.timingCpu0.inst         5868                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::.timingCpu0.data         3736                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::.timingCpu1.dtb.walker           77                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::.timingCpu1.itb.walker           46                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::.timingCpu1.inst         3689                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::.timingCpu1.data         2373                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_misses::total        17675                       # number of ReadSharedReq misses
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher     72172611                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.cpu0.l2cache.prefetcher     19514912                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher     23459903                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.cpu1.l2cache.prefetcher      4722227                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.timingCpu0.dtb.walker      6206454                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.timingCpu0.itb.walker      3607056                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.timingCpu0.inst    401406526                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.timingCpu0.data    260596474                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.timingCpu1.dtb.walker      6088239                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.timingCpu1.itb.walker      3499164                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.timingCpu1.inst    253443969                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::.timingCpu1.data    162860643                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_latency::total   1217578178                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.273263                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.465976                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.585538                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.659341                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.timingCpu0.dtb.walker     0.534351                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.timingCpu0.itb.walker     0.472527                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.timingCpu0.inst     0.529221                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.timingCpu0.data     0.470055                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.timingCpu1.dtb.walker     0.712963                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.timingCpu1.itb.walker     0.676471                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.timingCpu1.inst     0.690178                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::.timingCpu1.data     0.663034                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_miss_rate::total     0.526151                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher         1066                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.cpu0.l2cache.prefetcher          315                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher          332                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.cpu1.l2cache.prefetcher           60                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.timingCpu0.dtb.walker           70                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.timingCpu0.itb.walker           43                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.timingCpu0.inst         5868                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.timingCpu0.data         3736                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.timingCpu1.dtb.walker           77                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.timingCpu1.itb.walker           46                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.timingCpu1.inst         3689                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::.timingCpu1.data         2373                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.ReadSharedReq_mshr_misses::total        17675                       # number of ReadSharedReq MSHR misses
system.l3cache.banks2.UpgradeReq_accesses::.timingCpu0.data         2335                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks2.UpgradeReq_accesses::.timingCpu1.data         1113                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks2.UpgradeReq_accesses::total         3448                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks2.UpgradeReq_avg_miss_latency::.timingCpu0.data   961.678540                       # average UpgradeReq miss latency
system.l3cache.banks2.UpgradeReq_avg_miss_latency::.timingCpu1.data   680.061995                       # average UpgradeReq miss latency
system.l3cache.banks2.UpgradeReq_avg_miss_latency::total   869.895461                       # average UpgradeReq miss latency
system.l3cache.banks2.UpgradeReq_avg_mshr_miss_latency::.timingCpu0.data 20232.281494                       # average UpgradeReq mshr miss latency
system.l3cache.banks2.UpgradeReq_avg_mshr_miss_latency::.timingCpu1.data 20198.707996                       # average UpgradeReq mshr miss latency
system.l3cache.banks2.UpgradeReq_avg_mshr_miss_latency::total 20221.339385                       # average UpgradeReq mshr miss latency
system.l3cache.banks2.UpgradeReq_hits::.timingCpu0.data           33                       # number of UpgradeReq hits
system.l3cache.banks2.UpgradeReq_hits::total           33                       # number of UpgradeReq hits
system.l3cache.banks2.UpgradeReq_miss_latency::.timingCpu0.data      2213784                       # number of UpgradeReq miss cycles
system.l3cache.banks2.UpgradeReq_miss_latency::.timingCpu1.data       756909                       # number of UpgradeReq miss cycles
system.l3cache.banks2.UpgradeReq_miss_latency::total      2970693                       # number of UpgradeReq miss cycles
system.l3cache.banks2.UpgradeReq_miss_rate::.timingCpu0.data     0.985867                       # miss rate for UpgradeReq accesses
system.l3cache.banks2.UpgradeReq_miss_rate::.timingCpu1.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.banks2.UpgradeReq_miss_rate::total     0.990429                       # miss rate for UpgradeReq accesses
system.l3cache.banks2.UpgradeReq_misses::.timingCpu0.data         2302                       # number of UpgradeReq misses
system.l3cache.banks2.UpgradeReq_misses::.timingCpu1.data         1113                       # number of UpgradeReq misses
system.l3cache.banks2.UpgradeReq_misses::total         3415                       # number of UpgradeReq misses
system.l3cache.banks2.UpgradeReq_mshr_miss_latency::.timingCpu0.data     46574712                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks2.UpgradeReq_mshr_miss_latency::.timingCpu1.data     22481162                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks2.UpgradeReq_mshr_miss_latency::total     69055874                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks2.UpgradeReq_mshr_miss_rate::.timingCpu0.data     0.985867                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks2.UpgradeReq_mshr_miss_rate::.timingCpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks2.UpgradeReq_mshr_miss_rate::total     0.990429                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks2.UpgradeReq_mshr_misses::.timingCpu0.data         2302                       # number of UpgradeReq MSHR misses
system.l3cache.banks2.UpgradeReq_mshr_misses::.timingCpu1.data         1113                       # number of UpgradeReq MSHR misses
system.l3cache.banks2.UpgradeReq_mshr_misses::total         3415                       # number of UpgradeReq MSHR misses
system.l3cache.banks2.WriteReq_mshr_uncacheable::.timingCpu0.data           36                       # number of WriteReq MSHR uncacheable
system.l3cache.banks2.WriteReq_mshr_uncacheable::.timingCpu1.data           48                       # number of WriteReq MSHR uncacheable
system.l3cache.banks2.WriteReq_mshr_uncacheable::total           84                       # number of WriteReq MSHR uncacheable
system.l3cache.banks2.WritebackClean_accesses::.writebacks        19066                       # number of WritebackClean accesses(hits+misses)
system.l3cache.banks2.WritebackClean_accesses::total        19066                       # number of WritebackClean accesses(hits+misses)
system.l3cache.banks2.WritebackClean_hits::.writebacks        19066                       # number of WritebackClean hits
system.l3cache.banks2.WritebackClean_hits::total        19066                       # number of WritebackClean hits
system.l3cache.banks2.WritebackDirty_accesses::.writebacks        10701                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.banks2.WritebackDirty_accesses::total        10701                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.banks2.WritebackDirty_hits::.writebacks        10701                       # number of WritebackDirty hits
system.l3cache.banks2.WritebackDirty_hits::total        10701                       # number of WritebackDirty hits
system.l3cache.banks2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.banks2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.banks2.blocked::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.banks2.blocked::no_targets            0                       # number of cycles access was blocked
system.l3cache.banks2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l3cache.banks2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.banks2.demand_accesses::.cpu0.dcache.prefetcher         3901                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::.cpu0.l2cache.prefetcher          676                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::.cpu1.dcache.prefetcher          567                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::.cpu1.l2cache.prefetcher           91                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::.timingCpu0.dtb.walker          131                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::.timingCpu0.itb.walker           91                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::.timingCpu0.inst        11088                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::.timingCpu0.data        10275                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::.timingCpu1.dtb.walker          108                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::.timingCpu1.itb.walker           68                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::.timingCpu1.inst         5345                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::.timingCpu1.data         4901                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_accesses::total        37242                       # number of demand (read+write) accesses
system.l3cache.banks2.demand_avg_miss_latency::.cpu0.dcache.prefetcher 71034.137899                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::.cpu0.l2cache.prefetcher 65282.101587                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::.cpu1.dcache.prefetcher 73992.358434                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::.cpu1.l2cache.prefetcher 82033.783333                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::.timingCpu0.dtb.walker 91993.628571                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::.timingCpu0.itb.walker 87215.023256                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::.timingCpu0.inst 71736.076687                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::.timingCpu0.data 70332.837385                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::.timingCpu1.dtb.walker 82398.038961                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::.timingCpu1.itb.walker 79398.782609                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::.timingCpu1.inst 72032.621036                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::.timingCpu1.data 69290.139613                       # average overall miss latency
system.l3cache.banks2.demand_avg_miss_latency::total 71088.574804                       # average overall miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 67704.137899                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 61952.101587                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 70662.358434                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 78703.783333                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.timingCpu0.dtb.walker 88663.628571                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.timingCpu0.itb.walker 83885.023256                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.timingCpu0.inst 68406.020109                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.timingCpu0.data 67002.837385                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.timingCpu1.dtb.walker 79068.038961                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.timingCpu1.itb.walker 76068.782609                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.timingCpu1.inst 68702.621036                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::.timingCpu1.data 65960.139613                       # average overall mshr miss latency
system.l3cache.banks2.demand_avg_mshr_miss_latency::total 67758.558562                       # average overall mshr miss latency
system.l3cache.banks2.demand_hits::.cpu0.dcache.prefetcher         2835                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::.cpu0.l2cache.prefetcher          361                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::.cpu1.dcache.prefetcher          235                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::.cpu1.l2cache.prefetcher           31                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::.timingCpu0.dtb.walker           61                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::.timingCpu0.itb.walker           48                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::.timingCpu0.inst         5220                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::.timingCpu0.data         4968                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::.timingCpu1.dtb.walker           31                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::.timingCpu1.itb.walker           22                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::.timingCpu1.inst         1656                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::.timingCpu1.data         1334                       # number of demand (read+write) hits
system.l3cache.banks2.demand_hits::total        16802                       # number of demand (read+write) hits
system.l3cache.banks2.demand_miss_latency::.cpu0.dcache.prefetcher     75722391                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::.cpu0.l2cache.prefetcher     20563862                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::.cpu1.dcache.prefetcher     24565463                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::.cpu1.l2cache.prefetcher      4922027                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::.timingCpu0.dtb.walker      6439554                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::.timingCpu0.itb.walker      3750246                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::.timingCpu0.inst    420947298                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::.timingCpu0.data    373256368                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::.timingCpu1.dtb.walker      6344649                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::.timingCpu1.itb.walker      3652344                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::.timingCpu1.inst    265728339                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::.timingCpu1.data    247157928                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_latency::total   1453050469                       # number of demand (read+write) miss cycles
system.l3cache.banks2.demand_miss_rate::.cpu0.dcache.prefetcher     0.273263                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::.cpu0.l2cache.prefetcher     0.465976                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::.cpu1.dcache.prefetcher     0.585538                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::.cpu1.l2cache.prefetcher     0.659341                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::.timingCpu0.dtb.walker     0.534351                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::.timingCpu0.itb.walker     0.472527                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::.timingCpu0.inst     0.529221                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::.timingCpu0.data     0.516496                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::.timingCpu1.dtb.walker     0.712963                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::.timingCpu1.itb.walker     0.676471                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::.timingCpu1.inst     0.690178                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::.timingCpu1.data     0.727811                       # miss rate for demand accesses
system.l3cache.banks2.demand_miss_rate::total     0.548843                       # miss rate for demand accesses
system.l3cache.banks2.demand_misses::.cpu0.dcache.prefetcher         1066                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::.cpu0.l2cache.prefetcher          315                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::.cpu1.dcache.prefetcher          332                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::.cpu1.l2cache.prefetcher           60                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::.timingCpu0.dtb.walker           70                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::.timingCpu0.itb.walker           43                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::.timingCpu0.inst         5868                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::.timingCpu0.data         5307                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::.timingCpu1.dtb.walker           77                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::.timingCpu1.itb.walker           46                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::.timingCpu1.inst         3689                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::.timingCpu1.data         3567                       # number of demand (read+write) misses
system.l3cache.banks2.demand_misses::total        20440                       # number of demand (read+write) misses
system.l3cache.banks2.demand_mshr_miss_latency::.cpu0.dcache.prefetcher     72172611                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::.cpu0.l2cache.prefetcher     19514912                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::.cpu1.dcache.prefetcher     23459903                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::.cpu1.l2cache.prefetcher      4722227                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::.timingCpu0.dtb.walker      6206454                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::.timingCpu0.itb.walker      3607056                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::.timingCpu0.inst    401406526                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::.timingCpu0.data    355584058                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::.timingCpu1.dtb.walker      6088239                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::.timingCpu1.itb.walker      3499164                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::.timingCpu1.inst    253443969                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::.timingCpu1.data    235279818                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_latency::total   1384984937                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks2.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.273263                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.465976                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.585538                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.659341                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::.timingCpu0.dtb.walker     0.534351                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::.timingCpu0.itb.walker     0.472527                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::.timingCpu0.inst     0.529221                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::.timingCpu0.data     0.516496                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::.timingCpu1.dtb.walker     0.712963                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::.timingCpu1.itb.walker     0.676471                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::.timingCpu1.inst     0.690178                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::.timingCpu1.data     0.727811                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_miss_rate::total     0.548843                       # mshr miss rate for demand accesses
system.l3cache.banks2.demand_mshr_misses::.cpu0.dcache.prefetcher         1066                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::.cpu0.l2cache.prefetcher          315                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::.cpu1.dcache.prefetcher          332                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::.cpu1.l2cache.prefetcher           60                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::.timingCpu0.dtb.walker           70                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::.timingCpu0.itb.walker           43                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::.timingCpu0.inst         5868                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::.timingCpu0.data         5307                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::.timingCpu1.dtb.walker           77                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::.timingCpu1.itb.walker           46                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::.timingCpu1.inst         3689                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::.timingCpu1.data         3567                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.demand_mshr_misses::total        20440                       # number of demand (read+write) MSHR misses
system.l3cache.banks2.overall_accesses::.cpu0.dcache.prefetcher         3901                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::.cpu0.l2cache.prefetcher          676                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::.cpu1.dcache.prefetcher          567                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::.cpu1.l2cache.prefetcher           91                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::.timingCpu0.dtb.walker          131                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::.timingCpu0.itb.walker           91                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::.timingCpu0.inst        11088                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::.timingCpu0.data        10275                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::.timingCpu1.dtb.walker          108                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::.timingCpu1.itb.walker           68                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::.timingCpu1.inst         5345                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::.timingCpu1.data         4901                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_accesses::total        37242                       # number of overall (read+write) accesses
system.l3cache.banks2.overall_avg_miss_latency::.cpu0.dcache.prefetcher 71034.137899                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::.cpu0.l2cache.prefetcher 65282.101587                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::.cpu1.dcache.prefetcher 73992.358434                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::.cpu1.l2cache.prefetcher 82033.783333                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::.timingCpu0.dtb.walker 91993.628571                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::.timingCpu0.itb.walker 87215.023256                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::.timingCpu0.inst 71736.076687                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::.timingCpu0.data 70332.837385                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::.timingCpu1.dtb.walker 82398.038961                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::.timingCpu1.itb.walker 79398.782609                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::.timingCpu1.inst 72032.621036                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::.timingCpu1.data 69290.139613                       # average overall miss latency
system.l3cache.banks2.overall_avg_miss_latency::total 71088.574804                       # average overall miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 67704.137899                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 61952.101587                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 70662.358434                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 78703.783333                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.timingCpu0.dtb.walker 88663.628571                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.timingCpu0.itb.walker 83885.023256                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.timingCpu0.inst 68406.020109                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.timingCpu0.data 67002.837385                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.timingCpu1.dtb.walker 79068.038961                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.timingCpu1.itb.walker 76068.782609                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.timingCpu1.inst 68702.621036                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::.timingCpu1.data 65960.139613                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_miss_latency::total 67758.558562                       # average overall mshr miss latency
system.l3cache.banks2.overall_avg_mshr_uncacheable_latency::.timingCpu0.data        39183                       # average overall mshr uncacheable latency
system.l3cache.banks2.overall_avg_mshr_uncacheable_latency::.timingCpu1.data        39183                       # average overall mshr uncacheable latency
system.l3cache.banks2.overall_avg_mshr_uncacheable_latency::total        39183                       # average overall mshr uncacheable latency
system.l3cache.banks2.overall_hits::.cpu0.dcache.prefetcher         2835                       # number of overall hits
system.l3cache.banks2.overall_hits::.cpu0.l2cache.prefetcher          361                       # number of overall hits
system.l3cache.banks2.overall_hits::.cpu1.dcache.prefetcher          235                       # number of overall hits
system.l3cache.banks2.overall_hits::.cpu1.l2cache.prefetcher           31                       # number of overall hits
system.l3cache.banks2.overall_hits::.timingCpu0.dtb.walker           61                       # number of overall hits
system.l3cache.banks2.overall_hits::.timingCpu0.itb.walker           48                       # number of overall hits
system.l3cache.banks2.overall_hits::.timingCpu0.inst         5220                       # number of overall hits
system.l3cache.banks2.overall_hits::.timingCpu0.data         4968                       # number of overall hits
system.l3cache.banks2.overall_hits::.timingCpu1.dtb.walker           31                       # number of overall hits
system.l3cache.banks2.overall_hits::.timingCpu1.itb.walker           22                       # number of overall hits
system.l3cache.banks2.overall_hits::.timingCpu1.inst         1656                       # number of overall hits
system.l3cache.banks2.overall_hits::.timingCpu1.data         1334                       # number of overall hits
system.l3cache.banks2.overall_hits::total        16802                       # number of overall hits
system.l3cache.banks2.overall_miss_latency::.cpu0.dcache.prefetcher     75722391                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::.cpu0.l2cache.prefetcher     20563862                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::.cpu1.dcache.prefetcher     24565463                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::.cpu1.l2cache.prefetcher      4922027                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::.timingCpu0.dtb.walker      6439554                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::.timingCpu0.itb.walker      3750246                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::.timingCpu0.inst    420947298                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::.timingCpu0.data    373256368                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::.timingCpu1.dtb.walker      6344649                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::.timingCpu1.itb.walker      3652344                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::.timingCpu1.inst    265728339                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::.timingCpu1.data    247157928                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_latency::total   1453050469                       # number of overall miss cycles
system.l3cache.banks2.overall_miss_rate::.cpu0.dcache.prefetcher     0.273263                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::.cpu0.l2cache.prefetcher     0.465976                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::.cpu1.dcache.prefetcher     0.585538                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::.cpu1.l2cache.prefetcher     0.659341                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::.timingCpu0.dtb.walker     0.534351                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::.timingCpu0.itb.walker     0.472527                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::.timingCpu0.inst     0.529221                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::.timingCpu0.data     0.516496                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::.timingCpu1.dtb.walker     0.712963                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::.timingCpu1.itb.walker     0.676471                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::.timingCpu1.inst     0.690178                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::.timingCpu1.data     0.727811                       # miss rate for overall accesses
system.l3cache.banks2.overall_miss_rate::total     0.548843                       # miss rate for overall accesses
system.l3cache.banks2.overall_misses::.cpu0.dcache.prefetcher         1066                       # number of overall misses
system.l3cache.banks2.overall_misses::.cpu0.l2cache.prefetcher          315                       # number of overall misses
system.l3cache.banks2.overall_misses::.cpu1.dcache.prefetcher          332                       # number of overall misses
system.l3cache.banks2.overall_misses::.cpu1.l2cache.prefetcher           60                       # number of overall misses
system.l3cache.banks2.overall_misses::.timingCpu0.dtb.walker           70                       # number of overall misses
system.l3cache.banks2.overall_misses::.timingCpu0.itb.walker           43                       # number of overall misses
system.l3cache.banks2.overall_misses::.timingCpu0.inst         5868                       # number of overall misses
system.l3cache.banks2.overall_misses::.timingCpu0.data         5307                       # number of overall misses
system.l3cache.banks2.overall_misses::.timingCpu1.dtb.walker           77                       # number of overall misses
system.l3cache.banks2.overall_misses::.timingCpu1.itb.walker           46                       # number of overall misses
system.l3cache.banks2.overall_misses::.timingCpu1.inst         3689                       # number of overall misses
system.l3cache.banks2.overall_misses::.timingCpu1.data         3567                       # number of overall misses
system.l3cache.banks2.overall_misses::total        20440                       # number of overall misses
system.l3cache.banks2.overall_mshr_miss_latency::.cpu0.dcache.prefetcher     72172611                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::.cpu0.l2cache.prefetcher     19514912                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::.cpu1.dcache.prefetcher     23459903                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::.cpu1.l2cache.prefetcher      4722227                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::.timingCpu0.dtb.walker      6206454                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::.timingCpu0.itb.walker      3607056                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::.timingCpu0.inst    401406526                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::.timingCpu0.data    355584058                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::.timingCpu1.dtb.walker      6088239                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::.timingCpu1.itb.walker      3499164                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::.timingCpu1.inst    253443969                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::.timingCpu1.data    235279818                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_latency::total   1384984937                       # number of overall MSHR miss cycles
system.l3cache.banks2.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.273263                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.465976                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.585538                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.659341                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::.timingCpu0.dtb.walker     0.534351                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::.timingCpu0.itb.walker     0.472527                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::.timingCpu0.inst     0.529221                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::.timingCpu0.data     0.516496                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::.timingCpu1.dtb.walker     0.712963                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::.timingCpu1.itb.walker     0.676471                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::.timingCpu1.inst     0.690178                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::.timingCpu1.data     0.727811                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_miss_rate::total     0.548843                       # mshr miss rate for overall accesses
system.l3cache.banks2.overall_mshr_misses::.cpu0.dcache.prefetcher         1066                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::.cpu0.l2cache.prefetcher          315                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::.cpu1.dcache.prefetcher          332                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::.cpu1.l2cache.prefetcher           60                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::.timingCpu0.dtb.walker           70                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::.timingCpu0.itb.walker           43                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::.timingCpu0.inst         5868                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::.timingCpu0.data         5307                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::.timingCpu1.dtb.walker           77                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::.timingCpu1.itb.walker           46                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::.timingCpu1.inst         3689                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::.timingCpu1.data         3567                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_misses::total        20440                       # number of overall MSHR misses
system.l3cache.banks2.overall_mshr_uncacheable_latency::.timingCpu0.data      2115882                       # number of overall MSHR uncacheable cycles
system.l3cache.banks2.overall_mshr_uncacheable_latency::.timingCpu1.data      2821176                       # number of overall MSHR uncacheable cycles
system.l3cache.banks2.overall_mshr_uncacheable_latency::total      4937058                       # number of overall MSHR uncacheable cycles
system.l3cache.banks2.overall_mshr_uncacheable_misses::.timingCpu0.data           54                       # number of overall MSHR uncacheable misses
system.l3cache.banks2.overall_mshr_uncacheable_misses::.timingCpu1.data           72                       # number of overall MSHR uncacheable misses
system.l3cache.banks2.overall_mshr_uncacheable_misses::total          126                       # number of overall MSHR uncacheable misses
system.l3cache.banks2.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.l3cache.banks2.replacements               1208                       # number of replacements
system.l3cache.banks2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l3cache.banks2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l3cache.banks2.tags.age_task_id_blocks_1022::2          580                       # Occupied blocks per task id
system.l3cache.banks2.tags.age_task_id_blocks_1022::3          653                       # Occupied blocks per task id
system.l3cache.banks2.tags.age_task_id_blocks_1022::4          522                       # Occupied blocks per task id
system.l3cache.banks2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l3cache.banks2.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.l3cache.banks2.tags.age_task_id_blocks_1024::2         3069                       # Occupied blocks per task id
system.l3cache.banks2.tags.age_task_id_blocks_1024::3         1945                       # Occupied blocks per task id
system.l3cache.banks2.tags.age_task_id_blocks_1024::4         4577                       # Occupied blocks per task id
system.l3cache.banks2.tags.avg_refs          1.580945                       # Average number of references to valid blocks.
system.l3cache.banks2.tags.data_accesses      2284212                       # Number of data accesses
system.l3cache.banks2.tags.occ_blocks::.writebacks  1006.884023                       # Average occupied blocks per requestor
system.l3cache.banks2.tags.occ_percent::.writebacks     0.061455                       # Average percentage of cache occupancy
system.l3cache.banks2.tags.occ_percent::total     0.061455                       # Average percentage of cache occupancy
system.l3cache.banks2.tags.occ_task_id_blocks::1022         1767                       # Occupied blocks per task id
system.l3cache.banks2.tags.occ_task_id_blocks::1024         9895                       # Occupied blocks per task id
system.l3cache.banks2.tags.occ_task_id_percent::1022     0.107849                       # Percentage of cache occupancy per task id
system.l3cache.banks2.tags.occ_task_id_percent::1024     0.603943                       # Percentage of cache occupancy per task id
system.l3cache.banks2.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.l3cache.banks2.tags.sampled_refs         29588                       # Sample count of references to valid blocks.
system.l3cache.banks2.tags.tag_accesses       2284212                       # Number of tag accesses
system.l3cache.banks2.tags.tagsinuse      1006.884023                       # Cycle average of tags in use
system.l3cache.banks2.tags.total_refs           46777                       # Total number of references to valid blocks.
system.l3cache.banks2.tags.warmup_cycle  14896463554737                       # Cycle when the warmup percentage was hit.
system.l3cache.banks2.writebacks::.writebacks          278                       # number of writebacks
system.l3cache.banks2.writebacks::total           278                       # number of writebacks
system.l3cache.banks3.ReadExReq_accesses::.timingCpu0.data         2349                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks3.ReadExReq_accesses::.timingCpu1.data         1320                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks3.ReadExReq_accesses::total         3669                       # number of ReadExReq accesses(hits+misses)
system.l3cache.banks3.ReadExReq_avg_miss_latency::.timingCpu0.data 64489.213003                       # average ReadExReq miss latency
system.l3cache.banks3.ReadExReq_avg_miss_latency::.timingCpu1.data 63915.767089                       # average ReadExReq miss latency
system.l3cache.banks3.ReadExReq_avg_miss_latency::total 64246.522500                       # average ReadExReq miss latency
system.l3cache.banks3.ReadExReq_avg_mshr_miss_latency::.timingCpu0.data 61159.213003                       # average ReadExReq mshr miss latency
system.l3cache.banks3.ReadExReq_avg_mshr_miss_latency::.timingCpu1.data 60585.767089                       # average ReadExReq mshr miss latency
system.l3cache.banks3.ReadExReq_avg_mshr_miss_latency::total 60916.522500                       # average ReadExReq mshr miss latency
system.l3cache.banks3.ReadExReq_hits::.timingCpu0.data          734                       # number of ReadExReq hits
system.l3cache.banks3.ReadExReq_hits::.timingCpu1.data          135                       # number of ReadExReq hits
system.l3cache.banks3.ReadExReq_hits::total          869                       # number of ReadExReq hits
system.l3cache.banks3.ReadExReq_miss_latency::.timingCpu0.data    104150079                       # number of ReadExReq miss cycles
system.l3cache.banks3.ReadExReq_miss_latency::.timingCpu1.data     75740184                       # number of ReadExReq miss cycles
system.l3cache.banks3.ReadExReq_miss_latency::total    179890263                       # number of ReadExReq miss cycles
system.l3cache.banks3.ReadExReq_miss_rate::.timingCpu0.data     0.687527                       # miss rate for ReadExReq accesses
system.l3cache.banks3.ReadExReq_miss_rate::.timingCpu1.data     0.897727                       # miss rate for ReadExReq accesses
system.l3cache.banks3.ReadExReq_miss_rate::total     0.763151                       # miss rate for ReadExReq accesses
system.l3cache.banks3.ReadExReq_misses::.timingCpu0.data         1615                       # number of ReadExReq misses
system.l3cache.banks3.ReadExReq_misses::.timingCpu1.data         1185                       # number of ReadExReq misses
system.l3cache.banks3.ReadExReq_misses::total         2800                       # number of ReadExReq misses
system.l3cache.banks3.ReadExReq_mshr_miss_latency::.timingCpu0.data     98772129                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks3.ReadExReq_mshr_miss_latency::.timingCpu1.data     71794134                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks3.ReadExReq_mshr_miss_latency::total    170566263                       # number of ReadExReq MSHR miss cycles
system.l3cache.banks3.ReadExReq_mshr_miss_rate::.timingCpu0.data     0.687527                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks3.ReadExReq_mshr_miss_rate::.timingCpu1.data     0.897727                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks3.ReadExReq_mshr_miss_rate::total     0.763151                       # mshr miss rate for ReadExReq accesses
system.l3cache.banks3.ReadExReq_mshr_misses::.timingCpu0.data         1615                       # number of ReadExReq MSHR misses
system.l3cache.banks3.ReadExReq_mshr_misses::.timingCpu1.data         1185                       # number of ReadExReq MSHR misses
system.l3cache.banks3.ReadExReq_mshr_misses::total         2800                       # number of ReadExReq MSHR misses
system.l3cache.banks3.ReadReq_avg_mshr_uncacheable_latency::.timingCpu0.data 170468.038168                       # average ReadReq mshr uncacheable latency
system.l3cache.banks3.ReadReq_avg_mshr_uncacheable_latency::.timingCpu1.data 210622.500000                       # average ReadReq mshr uncacheable latency
system.l3cache.banks3.ReadReq_avg_mshr_uncacheable_latency::total 203010.004342                       # average ReadReq mshr uncacheable latency
system.l3cache.banks3.ReadReq_mshr_uncacheable::.timingCpu0.data          131                       # number of ReadReq MSHR uncacheable
system.l3cache.banks3.ReadReq_mshr_uncacheable::.timingCpu1.data          560                       # number of ReadReq MSHR uncacheable
system.l3cache.banks3.ReadReq_mshr_uncacheable::total          691                       # number of ReadReq MSHR uncacheable
system.l3cache.banks3.ReadReq_mshr_uncacheable_latency::.timingCpu0.data     22331313                       # number of ReadReq MSHR uncacheable cycles
system.l3cache.banks3.ReadReq_mshr_uncacheable_latency::.timingCpu1.data    117948600                       # number of ReadReq MSHR uncacheable cycles
system.l3cache.banks3.ReadReq_mshr_uncacheable_latency::total    140279913                       # number of ReadReq MSHR uncacheable cycles
system.l3cache.banks3.ReadSharedReq_accesses::.cpu0.dcache.prefetcher         3930                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::.cpu0.l2cache.prefetcher          678                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::.cpu1.dcache.prefetcher          560                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::.cpu1.l2cache.prefetcher           89                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::.timingCpu0.dtb.walker          195                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::.timingCpu0.itb.walker           96                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::.timingCpu0.inst        11512                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::.timingCpu0.data         7883                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::.timingCpu1.dtb.walker          146                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::.timingCpu1.itb.walker           75                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::.timingCpu1.inst         5475                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::.timingCpu1.data         3477                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_accesses::total        34116                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 71474.859459                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.cpu0.l2cache.prefetcher 65099.613139                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 74321.073171                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.cpu1.l2cache.prefetcher 74530.709091                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.timingCpu0.dtb.walker 81221.166667                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.timingCpu0.itb.walker 84335.869565                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.timingCpu0.inst 71865.667426                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.timingCpu0.data 72230.103209                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.timingCpu1.dtb.walker 83387.319588                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.timingCpu1.itb.walker 75393.666667                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.timingCpu1.inst 71798.138786                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::.timingCpu1.data 73063.026147                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_miss_latency::total 72167.419487                       # average ReadSharedReq miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 68144.859459                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 61769.613139                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 70991.073171                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 71200.709091                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.dtb.walker 77891.166667                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.itb.walker 81005.869565                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.inst 68535.667426                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.timingCpu0.data 68900.103209                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.dtb.walker 80057.319588                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.itb.walker 72063.666667                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.inst 68468.138786                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::.timingCpu1.data 69734.453493                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_avg_mshr_miss_latency::total 68837.603628                       # average ReadSharedReq mshr miss latency
system.l3cache.banks3.ReadSharedReq_hits::.cpu0.dcache.prefetcher         2820                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::.cpu0.l2cache.prefetcher          404                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::.cpu1.dcache.prefetcher          232                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::.cpu1.l2cache.prefetcher           34                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::.timingCpu0.dtb.walker           87                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::.timingCpu0.itb.walker           50                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::.timingCpu0.inst         5363                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::.timingCpu0.data         4143                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::.timingCpu1.dtb.walker           49                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::.timingCpu1.itb.walker           21                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::.timingCpu1.inst         1685                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::.timingCpu1.data         1144                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_hits::total        16032                       # number of ReadSharedReq hits
system.l3cache.banks3.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher     79337094                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::.cpu0.l2cache.prefetcher     17837294                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher     24377312                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::.cpu1.l2cache.prefetcher      4099189                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::.timingCpu0.dtb.walker      8771886                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::.timingCpu0.itb.walker      3879450                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::.timingCpu0.inst    441901989                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::.timingCpu0.data    270140586                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::.timingCpu1.dtb.walker      8088570                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::.timingCpu1.itb.walker      4071258                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::.timingCpu1.inst    272114946                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::.timingCpu1.data    170456040                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_latency::total   1305075614                       # number of ReadSharedReq miss cycles
system.l3cache.banks3.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.282443                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::.cpu0.l2cache.prefetcher     0.404130                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.585714                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::.cpu1.l2cache.prefetcher     0.617978                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::.timingCpu0.dtb.walker     0.553846                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::.timingCpu0.itb.walker     0.479167                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::.timingCpu0.inst     0.534138                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::.timingCpu0.data     0.474439                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::.timingCpu1.dtb.walker     0.664384                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::.timingCpu1.itb.walker     0.720000                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::.timingCpu1.inst     0.692237                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::.timingCpu1.data     0.670981                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_miss_rate::total     0.530074                       # miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_misses::.cpu0.dcache.prefetcher         1110                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::.cpu0.l2cache.prefetcher          274                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::.cpu1.dcache.prefetcher          328                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::.cpu1.l2cache.prefetcher           55                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::.timingCpu0.dtb.walker          108                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::.timingCpu0.itb.walker           46                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::.timingCpu0.inst         6149                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::.timingCpu0.data         3740                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::.timingCpu1.dtb.walker           97                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::.timingCpu1.itb.walker           54                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::.timingCpu1.inst         3790                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::.timingCpu1.data         2333                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_misses::total        18084                       # number of ReadSharedReq misses
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher     75640794                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.cpu0.l2cache.prefetcher     16924874                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher     23285072                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.cpu1.l2cache.prefetcher      3916039                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.timingCpu0.dtb.walker      8412246                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.timingCpu0.itb.walker      3726270                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.timingCpu0.inst    421425819                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.timingCpu0.data    257686386                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.timingCpu1.dtb.walker      7765560                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.timingCpu1.itb.walker      3891438                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.timingCpu1.inst    259494246                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::.timingCpu1.data    162690480                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_latency::total   1244859224                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.282443                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.404130                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.585714                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.617978                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.timingCpu0.dtb.walker     0.553846                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.timingCpu0.itb.walker     0.479167                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.timingCpu0.inst     0.534138                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.timingCpu0.data     0.474439                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.timingCpu1.dtb.walker     0.664384                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.timingCpu1.itb.walker     0.720000                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.timingCpu1.inst     0.692237                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::.timingCpu1.data     0.670981                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_miss_rate::total     0.530074                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher         1110                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.cpu0.l2cache.prefetcher          274                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher          328                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.cpu1.l2cache.prefetcher           55                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.timingCpu0.dtb.walker          108                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.timingCpu0.itb.walker           46                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.timingCpu0.inst         6149                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.timingCpu0.data         3740                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.timingCpu1.dtb.walker           97                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.timingCpu1.itb.walker           54                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.timingCpu1.inst         3790                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::.timingCpu1.data         2333                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.ReadSharedReq_mshr_misses::total        18084                       # number of ReadSharedReq MSHR misses
system.l3cache.banks3.UpgradeReq_accesses::.timingCpu0.data         1419                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks3.UpgradeReq_accesses::.timingCpu1.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks3.UpgradeReq_accesses::total         1488                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.banks3.UpgradeReq_avg_miss_latency::.timingCpu0.data  1586.915584                       # average UpgradeReq miss latency
system.l3cache.banks3.UpgradeReq_avg_miss_latency::.timingCpu1.data  9288.138462                       # average UpgradeReq miss latency
system.l3cache.banks3.UpgradeReq_avg_miss_latency::total  1931.904893                       # average UpgradeReq miss latency
system.l3cache.banks3.UpgradeReq_avg_mshr_miss_latency::.timingCpu0.data 20177.012987                       # average UpgradeReq mshr miss latency
system.l3cache.banks3.UpgradeReq_avg_mshr_miss_latency::.timingCpu1.data 18904.153846                       # average UpgradeReq mshr miss latency
system.l3cache.banks3.UpgradeReq_avg_mshr_miss_latency::total 20119.993108                       # average UpgradeReq mshr miss latency
system.l3cache.banks3.UpgradeReq_hits::.timingCpu0.data           33                       # number of UpgradeReq hits
system.l3cache.banks3.UpgradeReq_hits::.timingCpu1.data            4                       # number of UpgradeReq hits
system.l3cache.banks3.UpgradeReq_hits::total           37                       # number of UpgradeReq hits
system.l3cache.banks3.UpgradeReq_miss_latency::.timingCpu0.data      2199465                       # number of UpgradeReq miss cycles
system.l3cache.banks3.UpgradeReq_miss_latency::.timingCpu1.data       603729                       # number of UpgradeReq miss cycles
system.l3cache.banks3.UpgradeReq_miss_latency::total      2803194                       # number of UpgradeReq miss cycles
system.l3cache.banks3.UpgradeReq_miss_rate::.timingCpu0.data     0.976744                       # miss rate for UpgradeReq accesses
system.l3cache.banks3.UpgradeReq_miss_rate::.timingCpu1.data     0.942029                       # miss rate for UpgradeReq accesses
system.l3cache.banks3.UpgradeReq_miss_rate::total     0.975134                       # miss rate for UpgradeReq accesses
system.l3cache.banks3.UpgradeReq_misses::.timingCpu0.data         1386                       # number of UpgradeReq misses
system.l3cache.banks3.UpgradeReq_misses::.timingCpu1.data           65                       # number of UpgradeReq misses
system.l3cache.banks3.UpgradeReq_misses::total         1451                       # number of UpgradeReq misses
system.l3cache.banks3.UpgradeReq_mshr_miss_latency::.timingCpu0.data     27965340                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks3.UpgradeReq_mshr_miss_latency::.timingCpu1.data      1228770                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks3.UpgradeReq_mshr_miss_latency::total     29194110                       # number of UpgradeReq MSHR miss cycles
system.l3cache.banks3.UpgradeReq_mshr_miss_rate::.timingCpu0.data     0.976744                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks3.UpgradeReq_mshr_miss_rate::.timingCpu1.data     0.942029                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks3.UpgradeReq_mshr_miss_rate::total     0.975134                       # mshr miss rate for UpgradeReq accesses
system.l3cache.banks3.UpgradeReq_mshr_misses::.timingCpu0.data         1386                       # number of UpgradeReq MSHR misses
system.l3cache.banks3.UpgradeReq_mshr_misses::.timingCpu1.data           65                       # number of UpgradeReq MSHR misses
system.l3cache.banks3.UpgradeReq_mshr_misses::total         1451                       # number of UpgradeReq MSHR misses
system.l3cache.banks3.WriteReq_mshr_uncacheable::.timingCpu0.data          315                       # number of WriteReq MSHR uncacheable
system.l3cache.banks3.WriteReq_mshr_uncacheable::.timingCpu1.data          380                       # number of WriteReq MSHR uncacheable
system.l3cache.banks3.WriteReq_mshr_uncacheable::total          695                       # number of WriteReq MSHR uncacheable
system.l3cache.banks3.WritebackClean_accesses::.writebacks        19204                       # number of WritebackClean accesses(hits+misses)
system.l3cache.banks3.WritebackClean_accesses::total        19204                       # number of WritebackClean accesses(hits+misses)
system.l3cache.banks3.WritebackClean_hits::.writebacks        19204                       # number of WritebackClean hits
system.l3cache.banks3.WritebackClean_hits::total        19204                       # number of WritebackClean hits
system.l3cache.banks3.WritebackDirty_accesses::.writebacks        10596                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.banks3.WritebackDirty_accesses::total        10596                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.banks3.WritebackDirty_hits::.writebacks        10596                       # number of WritebackDirty hits
system.l3cache.banks3.WritebackDirty_hits::total        10596                       # number of WritebackDirty hits
system.l3cache.banks3.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.banks3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.banks3.blocked::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.banks3.blocked::no_targets            0                       # number of cycles access was blocked
system.l3cache.banks3.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l3cache.banks3.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.banks3.demand_accesses::.cpu0.dcache.prefetcher         3930                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::.cpu0.l2cache.prefetcher          678                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::.cpu1.dcache.prefetcher          560                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::.cpu1.l2cache.prefetcher           89                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::.timingCpu0.dtb.walker          195                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::.timingCpu0.itb.walker           96                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::.timingCpu0.inst        11512                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::.timingCpu0.data        10232                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::.timingCpu1.dtb.walker          146                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::.timingCpu1.itb.walker           75                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::.timingCpu1.inst         5475                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::.timingCpu1.data         4797                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_accesses::total        37785                       # number of demand (read+write) accesses
system.l3cache.banks3.demand_avg_miss_latency::.cpu0.dcache.prefetcher 71474.859459                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::.cpu0.l2cache.prefetcher 65099.613139                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::.cpu1.dcache.prefetcher 74321.073171                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::.cpu1.l2cache.prefetcher 74530.709091                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::.timingCpu0.dtb.walker 81221.166667                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::.timingCpu0.itb.walker 84335.869565                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::.timingCpu0.inst 71865.667426                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::.timingCpu0.data 69895.549020                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::.timingCpu1.dtb.walker 83387.319588                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::.timingCpu1.itb.walker 75393.666667                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::.timingCpu1.inst 71798.138786                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::.timingCpu1.data 69981.871518                       # average overall miss latency
system.l3cache.banks3.demand_avg_miss_latency::total 71105.433681                       # average overall miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 68144.859459                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 61769.613139                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 70991.073171                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 71200.709091                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.timingCpu0.dtb.walker 77891.166667                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.timingCpu0.itb.walker 81005.869565                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.timingCpu0.inst 68535.667426                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.timingCpu0.data 66565.549020                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.timingCpu1.dtb.walker 80057.319588                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.timingCpu1.itb.walker 72063.666667                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.timingCpu1.inst 68468.138786                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::.timingCpu1.data 66652.818078                       # average overall mshr miss latency
system.l3cache.banks3.demand_avg_mshr_miss_latency::total 67775.593133                       # average overall mshr miss latency
system.l3cache.banks3.demand_hits::.cpu0.dcache.prefetcher         2820                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::.cpu0.l2cache.prefetcher          404                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::.cpu1.dcache.prefetcher          232                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::.cpu1.l2cache.prefetcher           34                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::.timingCpu0.dtb.walker           87                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::.timingCpu0.itb.walker           50                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::.timingCpu0.inst         5363                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::.timingCpu0.data         4877                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::.timingCpu1.dtb.walker           49                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::.timingCpu1.itb.walker           21                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::.timingCpu1.inst         1685                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::.timingCpu1.data         1279                       # number of demand (read+write) hits
system.l3cache.banks3.demand_hits::total        16901                       # number of demand (read+write) hits
system.l3cache.banks3.demand_miss_latency::.cpu0.dcache.prefetcher     79337094                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::.cpu0.l2cache.prefetcher     17837294                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::.cpu1.dcache.prefetcher     24377312                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::.cpu1.l2cache.prefetcher      4099189                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::.timingCpu0.dtb.walker      8771886                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::.timingCpu0.itb.walker      3879450                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::.timingCpu0.inst    441901989                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::.timingCpu0.data    374290665                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::.timingCpu1.dtb.walker      8088570                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::.timingCpu1.itb.walker      4071258                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::.timingCpu1.inst    272114946                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::.timingCpu1.data    246196224                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_latency::total   1484965877                       # number of demand (read+write) miss cycles
system.l3cache.banks3.demand_miss_rate::.cpu0.dcache.prefetcher     0.282443                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::.cpu0.l2cache.prefetcher     0.404130                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::.cpu1.dcache.prefetcher     0.585714                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::.cpu1.l2cache.prefetcher     0.617978                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::.timingCpu0.dtb.walker     0.553846                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::.timingCpu0.itb.walker     0.479167                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::.timingCpu0.inst     0.534138                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::.timingCpu0.data     0.523358                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::.timingCpu1.dtb.walker     0.664384                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::.timingCpu1.itb.walker     0.720000                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::.timingCpu1.inst     0.692237                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::.timingCpu1.data     0.733375                       # miss rate for demand accesses
system.l3cache.banks3.demand_miss_rate::total     0.552706                       # miss rate for demand accesses
system.l3cache.banks3.demand_misses::.cpu0.dcache.prefetcher         1110                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::.cpu0.l2cache.prefetcher          274                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::.cpu1.dcache.prefetcher          328                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::.cpu1.l2cache.prefetcher           55                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::.timingCpu0.dtb.walker          108                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::.timingCpu0.itb.walker           46                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::.timingCpu0.inst         6149                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::.timingCpu0.data         5355                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::.timingCpu1.dtb.walker           97                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::.timingCpu1.itb.walker           54                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::.timingCpu1.inst         3790                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::.timingCpu1.data         3518                       # number of demand (read+write) misses
system.l3cache.banks3.demand_misses::total        20884                       # number of demand (read+write) misses
system.l3cache.banks3.demand_mshr_miss_latency::.cpu0.dcache.prefetcher     75640794                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::.cpu0.l2cache.prefetcher     16924874                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::.cpu1.dcache.prefetcher     23285072                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::.cpu1.l2cache.prefetcher      3916039                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::.timingCpu0.dtb.walker      8412246                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::.timingCpu0.itb.walker      3726270                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::.timingCpu0.inst    421425819                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::.timingCpu0.data    356458515                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::.timingCpu1.dtb.walker      7765560                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::.timingCpu1.itb.walker      3891438                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::.timingCpu1.inst    259494246                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::.timingCpu1.data    234484614                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_latency::total   1415425487                       # number of demand (read+write) MSHR miss cycles
system.l3cache.banks3.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.282443                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.404130                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.585714                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.617978                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::.timingCpu0.dtb.walker     0.553846                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::.timingCpu0.itb.walker     0.479167                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::.timingCpu0.inst     0.534138                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::.timingCpu0.data     0.523358                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::.timingCpu1.dtb.walker     0.664384                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::.timingCpu1.itb.walker     0.720000                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::.timingCpu1.inst     0.692237                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::.timingCpu1.data     0.733375                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_miss_rate::total     0.552706                       # mshr miss rate for demand accesses
system.l3cache.banks3.demand_mshr_misses::.cpu0.dcache.prefetcher         1110                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::.cpu0.l2cache.prefetcher          274                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::.cpu1.dcache.prefetcher          328                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::.cpu1.l2cache.prefetcher           55                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::.timingCpu0.dtb.walker          108                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::.timingCpu0.itb.walker           46                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::.timingCpu0.inst         6149                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::.timingCpu0.data         5355                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::.timingCpu1.dtb.walker           97                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::.timingCpu1.itb.walker           54                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::.timingCpu1.inst         3790                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::.timingCpu1.data         3518                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.demand_mshr_misses::total        20884                       # number of demand (read+write) MSHR misses
system.l3cache.banks3.overall_accesses::.cpu0.dcache.prefetcher         3930                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::.cpu0.l2cache.prefetcher          678                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::.cpu1.dcache.prefetcher          560                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::.cpu1.l2cache.prefetcher           89                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::.timingCpu0.dtb.walker          195                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::.timingCpu0.itb.walker           96                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::.timingCpu0.inst        11512                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::.timingCpu0.data        10232                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::.timingCpu1.dtb.walker          146                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::.timingCpu1.itb.walker           75                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::.timingCpu1.inst         5475                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::.timingCpu1.data         4797                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_accesses::total        37785                       # number of overall (read+write) accesses
system.l3cache.banks3.overall_avg_miss_latency::.cpu0.dcache.prefetcher 71474.859459                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::.cpu0.l2cache.prefetcher 65099.613139                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::.cpu1.dcache.prefetcher 74321.073171                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::.cpu1.l2cache.prefetcher 74530.709091                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::.timingCpu0.dtb.walker 81221.166667                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::.timingCpu0.itb.walker 84335.869565                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::.timingCpu0.inst 71865.667426                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::.timingCpu0.data 69895.549020                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::.timingCpu1.dtb.walker 83387.319588                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::.timingCpu1.itb.walker 75393.666667                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::.timingCpu1.inst 71798.138786                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::.timingCpu1.data 69981.871518                       # average overall miss latency
system.l3cache.banks3.overall_avg_miss_latency::total 71105.433681                       # average overall miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 68144.859459                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.cpu0.l2cache.prefetcher 61769.613139                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 70991.073171                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.cpu1.l2cache.prefetcher 71200.709091                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.timingCpu0.dtb.walker 77891.166667                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.timingCpu0.itb.walker 81005.869565                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.timingCpu0.inst 68535.667426                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.timingCpu0.data 66565.549020                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.timingCpu1.dtb.walker 80057.319588                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.timingCpu1.itb.walker 72063.666667                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.timingCpu1.inst 68468.138786                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::.timingCpu1.data 66652.818078                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_miss_latency::total 67775.593133                       # average overall mshr miss latency
system.l3cache.banks3.overall_avg_mshr_uncacheable_latency::.timingCpu0.data 50070.208520                       # average overall mshr uncacheable latency
system.l3cache.banks3.overall_avg_mshr_uncacheable_latency::.timingCpu1.data 125477.234043                       # average overall mshr uncacheable latency
system.l3cache.banks3.overall_avg_mshr_uncacheable_latency::total 101212.058442                       # average overall mshr uncacheable latency
system.l3cache.banks3.overall_hits::.cpu0.dcache.prefetcher         2820                       # number of overall hits
system.l3cache.banks3.overall_hits::.cpu0.l2cache.prefetcher          404                       # number of overall hits
system.l3cache.banks3.overall_hits::.cpu1.dcache.prefetcher          232                       # number of overall hits
system.l3cache.banks3.overall_hits::.cpu1.l2cache.prefetcher           34                       # number of overall hits
system.l3cache.banks3.overall_hits::.timingCpu0.dtb.walker           87                       # number of overall hits
system.l3cache.banks3.overall_hits::.timingCpu0.itb.walker           50                       # number of overall hits
system.l3cache.banks3.overall_hits::.timingCpu0.inst         5363                       # number of overall hits
system.l3cache.banks3.overall_hits::.timingCpu0.data         4877                       # number of overall hits
system.l3cache.banks3.overall_hits::.timingCpu1.dtb.walker           49                       # number of overall hits
system.l3cache.banks3.overall_hits::.timingCpu1.itb.walker           21                       # number of overall hits
system.l3cache.banks3.overall_hits::.timingCpu1.inst         1685                       # number of overall hits
system.l3cache.banks3.overall_hits::.timingCpu1.data         1279                       # number of overall hits
system.l3cache.banks3.overall_hits::total        16901                       # number of overall hits
system.l3cache.banks3.overall_miss_latency::.cpu0.dcache.prefetcher     79337094                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::.cpu0.l2cache.prefetcher     17837294                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::.cpu1.dcache.prefetcher     24377312                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::.cpu1.l2cache.prefetcher      4099189                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::.timingCpu0.dtb.walker      8771886                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::.timingCpu0.itb.walker      3879450                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::.timingCpu0.inst    441901989                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::.timingCpu0.data    374290665                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::.timingCpu1.dtb.walker      8088570                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::.timingCpu1.itb.walker      4071258                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::.timingCpu1.inst    272114946                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::.timingCpu1.data    246196224                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_latency::total   1484965877                       # number of overall miss cycles
system.l3cache.banks3.overall_miss_rate::.cpu0.dcache.prefetcher     0.282443                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::.cpu0.l2cache.prefetcher     0.404130                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::.cpu1.dcache.prefetcher     0.585714                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::.cpu1.l2cache.prefetcher     0.617978                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::.timingCpu0.dtb.walker     0.553846                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::.timingCpu0.itb.walker     0.479167                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::.timingCpu0.inst     0.534138                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::.timingCpu0.data     0.523358                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::.timingCpu1.dtb.walker     0.664384                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::.timingCpu1.itb.walker     0.720000                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::.timingCpu1.inst     0.692237                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::.timingCpu1.data     0.733375                       # miss rate for overall accesses
system.l3cache.banks3.overall_miss_rate::total     0.552706                       # miss rate for overall accesses
system.l3cache.banks3.overall_misses::.cpu0.dcache.prefetcher         1110                       # number of overall misses
system.l3cache.banks3.overall_misses::.cpu0.l2cache.prefetcher          274                       # number of overall misses
system.l3cache.banks3.overall_misses::.cpu1.dcache.prefetcher          328                       # number of overall misses
system.l3cache.banks3.overall_misses::.cpu1.l2cache.prefetcher           55                       # number of overall misses
system.l3cache.banks3.overall_misses::.timingCpu0.dtb.walker          108                       # number of overall misses
system.l3cache.banks3.overall_misses::.timingCpu0.itb.walker           46                       # number of overall misses
system.l3cache.banks3.overall_misses::.timingCpu0.inst         6149                       # number of overall misses
system.l3cache.banks3.overall_misses::.timingCpu0.data         5355                       # number of overall misses
system.l3cache.banks3.overall_misses::.timingCpu1.dtb.walker           97                       # number of overall misses
system.l3cache.banks3.overall_misses::.timingCpu1.itb.walker           54                       # number of overall misses
system.l3cache.banks3.overall_misses::.timingCpu1.inst         3790                       # number of overall misses
system.l3cache.banks3.overall_misses::.timingCpu1.data         3518                       # number of overall misses
system.l3cache.banks3.overall_misses::total        20884                       # number of overall misses
system.l3cache.banks3.overall_mshr_miss_latency::.cpu0.dcache.prefetcher     75640794                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::.cpu0.l2cache.prefetcher     16924874                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::.cpu1.dcache.prefetcher     23285072                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::.cpu1.l2cache.prefetcher      3916039                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::.timingCpu0.dtb.walker      8412246                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::.timingCpu0.itb.walker      3726270                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::.timingCpu0.inst    421425819                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::.timingCpu0.data    356458515                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::.timingCpu1.dtb.walker      7765560                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::.timingCpu1.itb.walker      3891438                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::.timingCpu1.inst    259494246                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::.timingCpu1.data    234484614                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_latency::total   1415425487                       # number of overall MSHR miss cycles
system.l3cache.banks3.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.282443                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::.cpu0.l2cache.prefetcher     0.404130                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.585714                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::.cpu1.l2cache.prefetcher     0.617978                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::.timingCpu0.dtb.walker     0.553846                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::.timingCpu0.itb.walker     0.479167                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::.timingCpu0.inst     0.534138                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::.timingCpu0.data     0.523358                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::.timingCpu1.dtb.walker     0.664384                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::.timingCpu1.itb.walker     0.720000                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::.timingCpu1.inst     0.692237                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::.timingCpu1.data     0.733375                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_miss_rate::total     0.552706                       # mshr miss rate for overall accesses
system.l3cache.banks3.overall_mshr_misses::.cpu0.dcache.prefetcher         1110                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::.cpu0.l2cache.prefetcher          274                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::.cpu1.dcache.prefetcher          328                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::.cpu1.l2cache.prefetcher           55                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::.timingCpu0.dtb.walker          108                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::.timingCpu0.itb.walker           46                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::.timingCpu0.inst         6149                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::.timingCpu0.data         5355                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::.timingCpu1.dtb.walker           97                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::.timingCpu1.itb.walker           54                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::.timingCpu1.inst         3790                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::.timingCpu1.data         3518                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_misses::total        20884                       # number of overall MSHR misses
system.l3cache.banks3.overall_mshr_uncacheable_latency::.timingCpu0.data     22331313                       # number of overall MSHR uncacheable cycles
system.l3cache.banks3.overall_mshr_uncacheable_latency::.timingCpu1.data    117948600                       # number of overall MSHR uncacheable cycles
system.l3cache.banks3.overall_mshr_uncacheable_latency::total    140279913                       # number of overall MSHR uncacheable cycles
system.l3cache.banks3.overall_mshr_uncacheable_misses::.timingCpu0.data          446                       # number of overall MSHR uncacheable misses
system.l3cache.banks3.overall_mshr_uncacheable_misses::.timingCpu1.data          940                       # number of overall MSHR uncacheable misses
system.l3cache.banks3.overall_mshr_uncacheable_misses::total         1386                       # number of overall MSHR uncacheable misses
system.l3cache.banks3.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.l3cache.banks3.replacements               1167                       # number of replacements
system.l3cache.banks3.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l3cache.banks3.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l3cache.banks3.tags.age_task_id_blocks_1022::2          599                       # Occupied blocks per task id
system.l3cache.banks3.tags.age_task_id_blocks_1022::3          650                       # Occupied blocks per task id
system.l3cache.banks3.tags.age_task_id_blocks_1022::4          484                       # Occupied blocks per task id
system.l3cache.banks3.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l3cache.banks3.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.l3cache.banks3.tags.age_task_id_blocks_1024::2         3045                       # Occupied blocks per task id
system.l3cache.banks3.tags.age_task_id_blocks_1024::3         1889                       # Occupied blocks per task id
system.l3cache.banks3.tags.age_task_id_blocks_1024::4         4653                       # Occupied blocks per task id
system.l3cache.banks3.tags.avg_refs          1.581111                       # Average number of references to valid blocks.
system.l3cache.banks3.tags.data_accesses      2239993                       # Number of data accesses
system.l3cache.banks3.tags.occ_blocks::.writebacks  1007.046226                       # Average occupied blocks per requestor
system.l3cache.banks3.tags.occ_percent::.writebacks     0.061465                       # Average percentage of cache occupancy
system.l3cache.banks3.tags.occ_percent::total     0.061465                       # Average percentage of cache occupancy
system.l3cache.banks3.tags.occ_task_id_blocks::1022         1745                       # Occupied blocks per task id
system.l3cache.banks3.tags.occ_task_id_blocks::1024         9912                       # Occupied blocks per task id
system.l3cache.banks3.tags.occ_task_id_percent::1022     0.106506                       # Percentage of cache occupancy per task id
system.l3cache.banks3.tags.occ_task_id_percent::1024     0.604980                       # Percentage of cache occupancy per task id
system.l3cache.banks3.tags.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.l3cache.banks3.tags.sampled_refs         29657                       # Sample count of references to valid blocks.
system.l3cache.banks3.tags.tag_accesses       2239993                       # Number of tag accesses
system.l3cache.banks3.tags.tagsinuse      1007.046226                       # Cycle average of tags in use
system.l3cache.banks3.tags.total_refs           46891                       # Total number of references to valid blocks.
system.l3cache.banks3.tags.warmup_cycle  14896455398235                       # Cycle when the warmup percentage was hit.
system.l3cache.banks3.writebacks::.writebacks          252                       # number of writebacks
system.l3cache.banks3.writebacks::total           252                       # number of writebacks
system.mem_cntrls0.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_cntrls0.avgGap                 82312731.02                       # Average gap between requests
system.mem_cntrls0.avgMemAccLat              30483.93                       # Average memory access latency per DRAM burst
system.mem_cntrls0.avgPriority_.writebacks::samples       499.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.cpu0.dcache.prefetcher::samples      2108.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.cpu0.l2cache.prefetcher::samples       587.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.cpu1.dcache.prefetcher::samples       664.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.cpu1.l2cache.prefetcher::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.timingCpu0.dtb.walker::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.timingCpu0.itb.walker::samples        93.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.timingCpu0.inst::samples      3583.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.timingCpu0.data::samples      8409.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.timingCpu1.dtb.walker::samples       152.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.timingCpu1.itb.walker::samples       101.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.timingCpu1.inst::samples      2904.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgPriority_.timingCpu1.data::samples      5095.00                       # Average QoS priority value for accepted requests
system.mem_cntrls0.avgQLat                   11733.93                       # Average queueing delay per DRAM burst
system.mem_cntrls0.avgRdBW                       0.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrls0.avgRdBWSys                    0.09                       # Average system read bandwidth in MiByte/s
system.mem_cntrls0.avgRdQLen                     0.13                       # Average read queue length when enqueuing
system.mem_cntrls0.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrls0.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_cntrls0.avgWrQLen                     1.29                       # Average write queue length when enqueuing
system.mem_cntrls0.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_cntrls0.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_cntrls0.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_cntrls0.bw_inst_read::.timingCpu0.inst        13561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_inst_read::.timingCpu1.inst        10991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_inst_read::total          24552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.cpu0.dcache.prefetcher         7978                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.cpu0.l2cache.prefetcher         2222                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.cpu1.dcache.prefetcher         2521                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.cpu1.l2cache.prefetcher          500                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.timingCpu0.dtb.walker          500                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.timingCpu0.itb.walker          352                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.timingCpu0.inst        13561                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.timingCpu0.data        31834                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.timingCpu1.dtb.walker          575                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.timingCpu1.itb.walker          382                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.timingCpu1.inst        10991                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::.timingCpu1.data        19283                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_read::total               90698                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_total::.writebacks         1889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.cpu0.dcache.prefetcher         7978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.cpu0.l2cache.prefetcher         2222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.cpu1.dcache.prefetcher         2521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.cpu1.l2cache.prefetcher          500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.timingCpu0.dtb.walker          500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.timingCpu0.itb.walker          352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.timingCpu0.inst        13561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.timingCpu0.data        31834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.timingCpu1.dtb.walker          575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.timingCpu1.itb.walker          382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.timingCpu1.inst        10991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::.timingCpu1.data        19283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_total::total              92587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls0.bw_write::.writebacks         1889                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrls0.bw_write::total               1889                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrls0.bytesPerActivate::samples         8583                       # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::mean   182.045439                       # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::gmean   118.972751                       # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::stdev   226.038180                       # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::0-127         4506     52.50%     52.50% # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::128-255         2365     27.55%     80.05% # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::256-383          652      7.60%     87.65% # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::384-511          294      3.43%     91.08% # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::512-639          208      2.42%     93.50% # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::640-767           89      1.04%     94.54% # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::768-895           72      0.84%     95.37% # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::896-1023           37      0.43%     95.81% # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::1024-1151          360      4.19%    100.00% # Bytes accessed per row activation
system.mem_cntrls0.bytesPerActivate::total         8583                       # Bytes accessed per row activation
system.mem_cntrls0.bytesReadDRAM              1533376                       # Total number of bytes read from DRAM
system.mem_cntrls0.bytesReadSys               1533696                       # Total read bytes from the system interface side
system.mem_cntrls0.bytesReadWrQ                   320                       # Total number of bytes read from write queue
system.mem_cntrls0.bytesWritten                 30272                       # Total number of bytes written to DRAM
system.mem_cntrls0.bytesWrittenSys              31936                       # Total written bytes from the system interface side
system.mem_cntrls0.bytes_inst_read::.timingCpu0.inst       229312                       # Number of instructions bytes read from this memory
system.mem_cntrls0.bytes_inst_read::.timingCpu1.inst       185856                       # Number of instructions bytes read from this memory
system.mem_cntrls0.bytes_inst_read::total       415168                       # Number of instructions bytes read from this memory
system.mem_cntrls0.bytes_read::.cpu0.dcache.prefetcher       134912                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::.cpu0.l2cache.prefetcher        37568                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::.cpu1.dcache.prefetcher        42624                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::.cpu1.l2cache.prefetcher         8448                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::.timingCpu0.dtb.walker         8448                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::.timingCpu0.itb.walker         5952                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::.timingCpu0.inst       229312                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::.timingCpu0.data       538304                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::.timingCpu1.dtb.walker         9728                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::.timingCpu1.itb.walker         6464                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::.timingCpu1.inst       185856                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::.timingCpu1.data       326080                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_read::total          1533696                       # Number of bytes read from this memory
system.mem_cntrls0.bytes_written::.writebacks        31936                       # Number of bytes written to this memory
system.mem_cntrls0.bytes_written::total         31936                       # Number of bytes written to this memory
system.mem_cntrls0.masterReadAccesses::.cpu0.dcache.prefetcher         2108                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAccesses::.cpu0.l2cache.prefetcher          587                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAccesses::.cpu1.dcache.prefetcher          666                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAccesses::.cpu1.l2cache.prefetcher          132                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAccesses::.timingCpu0.dtb.walker          132                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAccesses::.timingCpu0.itb.walker           93                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAccesses::.timingCpu0.inst         3583                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAccesses::.timingCpu0.data         8411                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAccesses::.timingCpu1.dtb.walker          152                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAccesses::.timingCpu1.itb.walker          101                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAccesses::.timingCpu1.inst         2904                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAccesses::.timingCpu1.data         5095                       # Per-master read serviced memory accesses
system.mem_cntrls0.masterReadAvgLat::.cpu0.dcache.prefetcher     30639.74                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadAvgLat::.cpu0.l2cache.prefetcher     25101.12                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadAvgLat::.cpu1.dcache.prefetcher     31455.37                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadAvgLat::.cpu1.l2cache.prefetcher     35312.98                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadAvgLat::.timingCpu0.dtb.walker     39855.52                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadAvgLat::.timingCpu0.itb.walker     44990.02                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadAvgLat::.timingCpu0.inst     30342.29                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadAvgLat::.timingCpu0.data     30158.64                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadAvgLat::.timingCpu1.dtb.walker     44073.66                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadAvgLat::.timingCpu1.itb.walker     38097.06                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadAvgLat::.timingCpu1.inst     29563.05                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadAvgLat::.timingCpu1.data     30855.16                       # Per-master read average memory access latency
system.mem_cntrls0.masterReadBytes::.cpu0.dcache.prefetcher       134912                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadBytes::.cpu0.l2cache.prefetcher        37568                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadBytes::.cpu1.dcache.prefetcher        42496                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadBytes::.cpu1.l2cache.prefetcher         8384                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadBytes::.timingCpu0.dtb.walker         8448                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadBytes::.timingCpu0.itb.walker         5952                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadBytes::.timingCpu0.inst       229312                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadBytes::.timingCpu0.data       538176                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadBytes::.timingCpu1.dtb.walker         9728                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadBytes::.timingCpu1.itb.walker         6464                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadBytes::.timingCpu1.inst       185856                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadBytes::.timingCpu1.data       326080                       # Per-master bytes read from memory
system.mem_cntrls0.masterReadRate::.cpu0.dcache.prefetcher 7978.277807644143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadRate::.cpu0.l2cache.prefetcher 2221.655158010964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadRate::.cpu1.dcache.prefetcher 2513.081814172539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadRate::.cpu1.l2cache.prefetcher 495.803791651510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadRate::.timingCpu0.dtb.walker 499.588553419842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadRate::.timingCpu0.itb.walker 351.982844454889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadRate::.timingCpu0.inst 13560.801415934044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadRate::.timingCpu0.data 31826.061709904934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadRate::.timingCpu1.dtb.walker 575.283788786485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadRate::.timingCpu1.itb.walker 382.260938601546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadRate::.timingCpu1.inst 10990.948175236523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadRate::.timingCpu1.data 19283.361209652234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls0.masterReadTotalLat::.cpu0.dcache.prefetcher     64588572                       # Per-master read total memory access latency
system.mem_cntrls0.masterReadTotalLat::.cpu0.l2cache.prefetcher     14734357                       # Per-master read total memory access latency
system.mem_cntrls0.masterReadTotalLat::.cpu1.dcache.prefetcher     20949274                       # Per-master read total memory access latency
system.mem_cntrls0.masterReadTotalLat::.cpu1.l2cache.prefetcher      4661314                       # Per-master read total memory access latency
system.mem_cntrls0.masterReadTotalLat::.timingCpu0.dtb.walker      5260928                       # Per-master read total memory access latency
system.mem_cntrls0.masterReadTotalLat::.timingCpu0.itb.walker      4184072                       # Per-master read total memory access latency
system.mem_cntrls0.masterReadTotalLat::.timingCpu0.inst    108716416                       # Per-master read total memory access latency
system.mem_cntrls0.masterReadTotalLat::.timingCpu0.data    253664296                       # Per-master read total memory access latency
system.mem_cntrls0.masterReadTotalLat::.timingCpu1.dtb.walker      6699196                       # Per-master read total memory access latency
system.mem_cntrls0.masterReadTotalLat::.timingCpu1.itb.walker      3847803                       # Per-master read total memory access latency
system.mem_cntrls0.masterReadTotalLat::.timingCpu1.inst     85851090                       # Per-master read total memory access latency
system.mem_cntrls0.masterReadTotalLat::.timingCpu1.data    157207064                       # Per-master read total memory access latency
system.mem_cntrls0.masterWriteAccesses::.writebacks          499                       # Per-master write serviced memory accesses
system.mem_cntrls0.masterWriteAvgLat::.writebacks 40970651765.18                       # Per-master write average memory access latency
system.mem_cntrls0.masterWriteBytes::.writebacks        30272                       # Per-master bytes write to memory
system.mem_cntrls0.masterWriteRate::.writebacks 1790.192316421100                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_cntrls0.masterWriteTotalLat::.writebacks 20444355230823                       # Per-master write total memory access latency
system.mem_cntrls0.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrls0.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_cntrls0.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_cntrls0.numStayReadState            565099                       # Number of times bus staying in READ state
system.mem_cntrls0.numStayWriteState              446                       # Number of times bus staying in WRITE state
system.mem_cntrls0.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_cntrls0.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_cntrls0.num_reads::.cpu0.dcache.prefetcher         2108                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::.cpu0.l2cache.prefetcher          587                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::.cpu1.dcache.prefetcher          666                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::.cpu1.l2cache.prefetcher          132                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::.timingCpu0.dtb.walker          132                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::.timingCpu0.itb.walker           93                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::.timingCpu0.inst         3583                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::.timingCpu0.data         8411                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::.timingCpu1.dtb.walker          152                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::.timingCpu1.itb.walker          101                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::.timingCpu1.inst         2904                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::.timingCpu1.data         5095                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_reads::total             23964                       # Number of read requests responded to by this memory
system.mem_cntrls0.num_writes::.writebacks          499                       # Number of write requests responded to by this memory
system.mem_cntrls0.num_writes::total              499                       # Number of write requests responded to by this memory
system.mem_cntrls0.pageHitRate                  64.76                       # Row buffer hit rate, read and write combined
system.mem_cntrls0.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrls0.perBankRdBursts::0            1426                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::1            1391                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::2            1470                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::3            1632                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::4            1692                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::5            1268                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::6            1515                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::7            1413                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::8            1747                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::9            1072                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::10           1081                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::11           1482                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::12           1329                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::13           1779                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::14           1705                       # Per bank write bursts
system.mem_cntrls0.perBankRdBursts::15           1957                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::0             117                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::1             118                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::2              44                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::3               6                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::4               9                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::5              24                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::6              25                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::7              32                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::8              14                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::9              23                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::10              5                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::11              9                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::12             21                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::13             16                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::14              7                       # Per bank write bursts
system.mem_cntrls0.perBankWrBursts::15              3                       # Per bank write bursts
system.mem_cntrls0.priorityMaxLatency    2.271954190114                       # per QoS priority maximum request to response latency (s)
system.mem_cntrls0.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_cntrls0.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.mem_cntrls0.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_cntrls0.rdPerTurnAround::mean   881.629630                       # Reads before turning the bus around for writes
system.mem_cntrls0.rdPerTurnAround::gmean   166.683122                       # Reads before turning the bus around for writes
system.mem_cntrls0.rdPerTurnAround::stdev  3428.089063                       # Reads before turning the bus around for writes
system.mem_cntrls0.rdPerTurnAround::0-1023           26     96.30%     96.30% # Reads before turning the bus around for writes
system.mem_cntrls0.rdPerTurnAround::17408-18431            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_cntrls0.rdPerTurnAround::total           27                       # Reads before turning the bus around for writes
system.mem_cntrls0.rdQLenPdf::0                 18102                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::1                  3897                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::2                  1238                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::3                   416                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::4                   169                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::5                    72                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::6                    44                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::7                    17                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_cntrls0.readBursts                   23964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrls0.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_cntrls0.readPktSize::6               23964                       # Read request sizes (log2)
system.mem_cntrls0.readReqs                     23964                       # Number of read requests accepted
system.mem_cntrls0.readRowHitRate               64.89                       # Row buffer hit rate for reads
system.mem_cntrls0.readRowHits                  15548                       # Number of row buffer hits during reads
system.mem_cntrls0.servicedByWrQ                    5                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrls0.totBusLat                119795000                       # Total ticks spent in databus transfers
system.mem_cntrls0.totGap                2013616339029                       # Total gap between requests
system.mem_cntrls0.totMemAccLat             730364382                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrls0.totQLat                  281133132                       # Total ticks spent queuing
system.mem_cntrls0.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_cntrls0.wrPerTurnAround::mean    17.518519                       # Writes before turning the bus around for reads
system.mem_cntrls0.wrPerTurnAround::gmean    17.493649                       # Writes before turning the bus around for reads
system.mem_cntrls0.wrPerTurnAround::stdev     0.935224                       # Writes before turning the bus around for reads
system.mem_cntrls0.wrPerTurnAround::16              7     25.93%     25.93% # Writes before turning the bus around for reads
system.mem_cntrls0.wrPerTurnAround::18             19     70.37%     96.30% # Writes before turning the bus around for reads
system.mem_cntrls0.wrPerTurnAround::19              1      3.70%    100.00% # Writes before turning the bus around for reads
system.mem_cntrls0.wrPerTurnAround::total           27                       # Writes before turning the bus around for reads
system.mem_cntrls0.wrQLenPdf::0                     1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::1                     1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::2                     1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::3                     1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::4                     1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::5                     1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::6                     1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::7                     1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::8                     1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::9                     1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::10                    1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::11                    1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::12                    1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::13                    1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::14                    1                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::15                   21                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::16                   21                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::17                   28                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::18                   28                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::19                   28                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::20                   28                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::21                   28                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::22                   29                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::23                   28                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::24                   28                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::25                   28                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::26                   27                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::27                   27                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::28                   27                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::29                   27                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::30                   27                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::31                   27                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::32                   27                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_cntrls0.writeBursts                    499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrls0.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_cntrls0.writePktSize::6                499                       # Write request sizes (log2)
system.mem_cntrls0.writeReqs                      499                       # Number of write requests accepted
system.mem_cntrls0.writeRowHitRate              58.52                       # Row buffer hit rate for writes
system.mem_cntrls0.writeRowHits                   292                       # Number of row buffer hits during writes
system.mem_cntrls0_0.actBackEnergy        31231670850                       # Energy for active background per rank (pJ)
system.mem_cntrls0_0.actEnergy               31059000                       # Energy for activate commands per rank (pJ)
system.mem_cntrls0_0.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls0_0.averagePower           55.425875                       # Core power per rank (mW)
system.mem_cntrls0_0.memoryStateTime::IDLE 1941557371429                       # Time in different power states
system.mem_cntrls0_0.memoryStateTime::REF  67238860000                       # Time in different power states
system.mem_cntrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls0_0.memoryStateTime::ACT   4821088285                       # Time in different power states
system.mem_cntrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls0_0.preBackEnergy       746928696480                       # Energy for precharge background per rank (pJ)
system.mem_cntrls0_0.preEnergy               16493070                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls0_0.prePowerDownEnergy             0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls0_0.readEnergy              84301980                       # Energy for read commands per rank (pJ)
system.mem_cntrls0_0.refreshEnergy       158952665040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls0_0.selfRefreshEnergy              0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls0_0.totalEnergy         937246843920                       # Total energy per rank (pJ)
system.mem_cntrls0_0.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_cntrls0_0.writeEnergy              1957500                       # Energy for write commands per rank (pJ)
system.mem_cntrls0_1.actBackEnergy        31127540400                       # Energy for active background per rank (pJ)
system.mem_cntrls0_1.actEnergy               30287880                       # Energy for activate commands per rank (pJ)
system.mem_cntrls0_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls0_1.averagePower           55.424893                       # Core power per rank (mW)
system.mem_cntrls0_1.memoryStateTime::IDLE 1941785864176                       # Time in different power states
system.mem_cntrls0_1.memoryStateTime::REF  67238860000                       # Time in different power states
system.mem_cntrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls0_1.memoryStateTime::ACT   4592595538                       # Time in different power states
system.mem_cntrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls0_1.preBackEnergy       747016385280                       # Energy for precharge background per rank (pJ)
system.mem_cntrls0_1.preEnergy               16079415                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls0_1.prePowerDownEnergy             0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls0_1.readEnergy              86765280                       # Energy for read commands per rank (pJ)
system.mem_cntrls0_1.refreshEnergy       158952665040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls0_1.selfRefreshEnergy              0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls0_1.totalEnergy         937230234855                       # Total energy per rank (pJ)
system.mem_cntrls0_1.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_cntrls0_1.writeEnergy               511560                       # Energy for write commands per rank (pJ)
system.mem_cntrls1.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_cntrls1.avgGap                 82823962.37                       # Average gap between requests
system.mem_cntrls1.avgMemAccLat              30389.58                       # Average memory access latency per DRAM burst
system.mem_cntrls1.avgPriority_.writebacks::samples       482.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.cpu0.dcache.prefetcher::samples      2218.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.cpu0.l2cache.prefetcher::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.cpu1.dcache.prefetcher::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.cpu1.l2cache.prefetcher::samples       128.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.timingCpu0.dtb.walker::samples       145.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.timingCpu0.itb.walker::samples        95.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.timingCpu0.inst::samples      3599.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.timingCpu0.data::samples      8352.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.timingCpu1.dtb.walker::samples       164.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.timingCpu1.itb.walker::samples       108.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.timingCpu1.inst::samples      2817.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgPriority_.timingCpu1.data::samples      4995.00                       # Average QoS priority value for accepted requests
system.mem_cntrls1.avgQLat                   11639.58                       # Average queueing delay per DRAM burst
system.mem_cntrls1.avgRdBW                       0.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrls1.avgRdBWSys                    0.09                       # Average system read bandwidth in MiByte/s
system.mem_cntrls1.avgRdQLen                     0.12                       # Average read queue length when enqueuing
system.mem_cntrls1.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrls1.avgWrBWSys                    0.00                       # Average system write bandwidth in MiByte/s
system.mem_cntrls1.avgWrQLen                     1.51                       # Average write queue length when enqueuing
system.mem_cntrls1.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_cntrls1.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_cntrls1.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_cntrls1.bw_inst_read::.timingCpu0.inst        13621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_inst_read::.timingCpu1.inst        10662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_inst_read::total          24283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.cpu0.dcache.prefetcher         8395                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.cpu0.l2cache.prefetcher         2010                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.cpu1.dcache.prefetcher         2547                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.cpu1.l2cache.prefetcher          488                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.timingCpu0.dtb.walker          549                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.timingCpu0.itb.walker          360                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.timingCpu0.inst        13621                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.timingCpu0.data        31622                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.timingCpu1.dtb.walker          621                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.timingCpu1.itb.walker          409                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.timingCpu1.inst        10662                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::.timingCpu1.data        18909                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_read::total               90191                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_total::.writebacks         1824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.cpu0.dcache.prefetcher         8395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.cpu0.l2cache.prefetcher         2010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.cpu1.dcache.prefetcher         2547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.cpu1.l2cache.prefetcher          488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.timingCpu0.dtb.walker          549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.timingCpu0.itb.walker          360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.timingCpu0.inst        13621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.timingCpu0.data        31622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.timingCpu1.dtb.walker          621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.timingCpu1.itb.walker          409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.timingCpu1.inst        10662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::.timingCpu1.data        18909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_total::total              92015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls1.bw_write::.writebacks         1824                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrls1.bw_write::total               1824                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrls1.bytesPerActivate::samples         8531                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::mean   181.969757                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::gmean   119.137391                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::stdev   225.930611                       # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::0-127         4454     52.21%     52.21% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::128-255         2396     28.09%     80.30% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::256-383          644      7.55%     87.84% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::384-511          285      3.34%     91.19% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::512-639          192      2.25%     93.44% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::640-767           87      1.02%     94.46% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::768-895           70      0.82%     95.28% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::896-1023           56      0.66%     95.93% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::1024-1151          347      4.07%    100.00% # Bytes accessed per row activation
system.mem_cntrls1.bytesPerActivate::total         8531                       # Bytes accessed per row activation
system.mem_cntrls1.bytesReadDRAM              1524736                       # Total number of bytes read from DRAM
system.mem_cntrls1.bytesReadSys               1525120                       # Total read bytes from the system interface side
system.mem_cntrls1.bytesReadWrQ                   384                       # Total number of bytes read from write queue
system.mem_cntrls1.bytesWritten                 29120                       # Total number of bytes written to DRAM
system.mem_cntrls1.bytesWrittenSys              30848                       # Total written bytes from the system interface side
system.mem_cntrls1.bytes_inst_read::.timingCpu0.inst       230336                       # Number of instructions bytes read from this memory
system.mem_cntrls1.bytes_inst_read::.timingCpu1.inst       180288                       # Number of instructions bytes read from this memory
system.mem_cntrls1.bytes_inst_read::total       410624                       # Number of instructions bytes read from this memory
system.mem_cntrls1.bytes_read::.cpu0.dcache.prefetcher       141952                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.cpu0.l2cache.prefetcher        33984                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.cpu1.dcache.prefetcher        43072                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.cpu1.l2cache.prefetcher         8256                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.timingCpu0.dtb.walker         9280                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.timingCpu0.itb.walker         6080                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.timingCpu0.inst       230336                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.timingCpu0.data       534720                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.timingCpu1.dtb.walker        10496                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.timingCpu1.itb.walker         6912                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.timingCpu1.inst       180288                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::.timingCpu1.data       319744                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_read::total          1525120                       # Number of bytes read from this memory
system.mem_cntrls1.bytes_written::.writebacks        30848                       # Number of bytes written to this memory
system.mem_cntrls1.bytes_written::total         30848                       # Number of bytes written to this memory
system.mem_cntrls1.masterReadAccesses::.cpu0.dcache.prefetcher         2218                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.cpu0.l2cache.prefetcher          531                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.cpu1.dcache.prefetcher          673                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.cpu1.l2cache.prefetcher          129                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.timingCpu0.dtb.walker          145                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.timingCpu0.itb.walker           95                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.timingCpu0.inst         3599                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.timingCpu0.data         8355                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.timingCpu1.dtb.walker          164                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.timingCpu1.itb.walker          108                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.timingCpu1.inst         2817                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAccesses::.timingCpu1.data         4996                       # Per-master read serviced memory accesses
system.mem_cntrls1.masterReadAvgLat::.cpu0.dcache.prefetcher     30726.96                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.cpu0.l2cache.prefetcher     25103.46                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.cpu1.dcache.prefetcher     32830.90                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.cpu1.l2cache.prefetcher     28003.96                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.timingCpu0.dtb.walker     40206.58                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.timingCpu0.itb.walker     39210.62                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.timingCpu0.inst     29612.98                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.timingCpu0.data     30052.43                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.timingCpu1.dtb.walker     39126.09                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.timingCpu1.itb.walker     39863.82                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.timingCpu1.inst     30492.45                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadAvgLat::.timingCpu1.data     30618.86                       # Per-master read average memory access latency
system.mem_cntrls1.masterReadBytes::.cpu0.dcache.prefetcher       141952                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.cpu0.l2cache.prefetcher        33984                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.cpu1.dcache.prefetcher        43008                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.cpu1.l2cache.prefetcher         8192                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.timingCpu0.dtb.walker         9280                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.timingCpu0.itb.walker         6080                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.timingCpu0.inst       230336                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.timingCpu0.data       534528                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.timingCpu1.dtb.walker        10496                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.timingCpu1.itb.walker         6912                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.timingCpu1.inst       180288                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadBytes::.timingCpu1.data       319680                       # Per-master bytes read from memory
system.mem_cntrls1.masterReadRate::.cpu0.dcache.prefetcher 8394.601602160677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.cpu0.l2cache.prefetcher 2009.708498984364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.cpu1.dcache.prefetcher 2543.359908319195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.cpu1.l2cache.prefetcher 484.449506346513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.timingCpu0.dtb.walker 548.790456408160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.timingCpu0.itb.walker 359.552367991553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.timingCpu0.inst 13621.357604227358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.timingCpu0.data 31610.330289109999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.timingCpu1.dtb.walker 620.700930006470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.timingCpu1.itb.walker 408.754270979871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.timingCpu1.inst 10661.673901391627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadRate::.timingCpu1.data 18904.885032819020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls1.masterReadTotalLat::.cpu0.dcache.prefetcher     68152394                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.cpu0.l2cache.prefetcher     13329939                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.cpu1.dcache.prefetcher     22095194                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.cpu1.l2cache.prefetcher      3612511                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.timingCpu0.dtb.walker      5829954                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.timingCpu0.itb.walker      3725009                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.timingCpu0.inst    106577117                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.timingCpu0.data    251088082                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.timingCpu1.dtb.walker      6416678                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.timingCpu1.itb.walker      4305293                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.timingCpu1.inst     85897233                       # Per-master read total memory access latency
system.mem_cntrls1.masterReadTotalLat::.timingCpu1.data    152971845                       # Per-master read total memory access latency
system.mem_cntrls1.masterWriteAccesses::.writebacks          482                       # Per-master write serviced memory accesses
system.mem_cntrls1.masterWriteAvgLat::.writebacks 53106227162.55                       # Per-master write average memory access latency
system.mem_cntrls1.masterWriteBytes::.writebacks        29120                       # Per-master bytes write to memory
system.mem_cntrls1.masterWriteRate::.writebacks 1722.066604591122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_cntrls1.masterWriteTotalLat::.writebacks 25597201492347                       # Per-master write total memory access latency
system.mem_cntrls1.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrls1.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_cntrls1.numReadWriteTurnArounds           26                       # Number of turnarounds from READ to WRITE
system.mem_cntrls1.numStayReadState            564800                       # Number of times bus staying in READ state
system.mem_cntrls1.numStayWriteState              431                       # Number of times bus staying in WRITE state
system.mem_cntrls1.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_cntrls1.numWriteReadTurnArounds           26                       # Number of turnarounds from WRITE to READ
system.mem_cntrls1.num_reads::.cpu0.dcache.prefetcher         2218                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.cpu0.l2cache.prefetcher          531                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.cpu1.dcache.prefetcher          673                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.cpu1.l2cache.prefetcher          129                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.timingCpu0.dtb.walker          145                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.timingCpu0.itb.walker           95                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.timingCpu0.inst         3599                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.timingCpu0.data         8355                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.timingCpu1.dtb.walker          164                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.timingCpu1.itb.walker          108                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.timingCpu1.inst         2817                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::.timingCpu1.data         4996                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_reads::total             23830                       # Number of read requests responded to by this memory
system.mem_cntrls1.num_writes::.writebacks          482                       # Number of write requests responded to by this memory
system.mem_cntrls1.num_writes::total              482                       # Number of write requests responded to by this memory
system.mem_cntrls1.pageHitRate                  64.74                       # Row buffer hit rate, read and write combined
system.mem_cntrls1.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrls1.perBankRdBursts::0            1416                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::1            1413                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::2            1439                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::3            1633                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::4            1647                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::5            1286                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::6            1502                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::7            1382                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::8            1708                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::9            1053                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::10           1108                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::11           1480                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::12           1333                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::13           1771                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::14           1731                       # Per bank write bursts
system.mem_cntrls1.perBankRdBursts::15           1922                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::0             110                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::1             114                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::2              41                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::3               5                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::4              18                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::5              21                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::6              16                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::7              33                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::8               8                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::9              22                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::10              4                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::11             13                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::12             16                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::13             24                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::14              9                       # Per bank write bursts
system.mem_cntrls1.perBankWrBursts::15              1                       # Per bank write bursts
system.mem_cntrls1.priorityMaxLatency    2.272738273912                       # per QoS priority maximum request to response latency (s)
system.mem_cntrls1.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_cntrls1.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.mem_cntrls1.rdPerTurnAround::samples           26                       # Reads before turning the bus around for writes
system.mem_cntrls1.rdPerTurnAround::mean   908.269231                       # Reads before turning the bus around for writes
system.mem_cntrls1.rdPerTurnAround::gmean   155.767876                       # Reads before turning the bus around for writes
system.mem_cntrls1.rdPerTurnAround::stdev  3500.024555                       # Reads before turning the bus around for writes
system.mem_cntrls1.rdPerTurnAround::0-1023           25     96.15%     96.15% # Reads before turning the bus around for writes
system.mem_cntrls1.rdPerTurnAround::17408-18431            1      3.85%    100.00% # Reads before turning the bus around for writes
system.mem_cntrls1.rdPerTurnAround::total           26                       # Reads before turning the bus around for writes
system.mem_cntrls1.rdQLenPdf::0                 18021                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::1                  3867                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::2                  1178                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::3                   419                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::4                   193                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::5                    79                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::6                    39                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::7                    25                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_cntrls1.readBursts                   23830                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrls1.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_cntrls1.readPktSize::6               23830                       # Read request sizes (log2)
system.mem_cntrls1.readReqs                     23830                       # Number of read requests accepted
system.mem_cntrls1.readRowHitRate               64.90                       # Row buffer hit rate for reads
system.mem_cntrls1.readRowHits                  15461                       # Number of row buffer hits during reads
system.mem_cntrls1.servicedByWrQ                    6                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrls1.totBusLat                119120000                       # Total ticks spent in databus transfers
system.mem_cntrls1.totGap                2013616173195                       # Total gap between requests
system.mem_cntrls1.totMemAccLat             724001249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrls1.totQLat                  277301249                       # Total ticks spent queuing
system.mem_cntrls1.wrPerTurnAround::samples           26                       # Writes before turning the bus around for reads
system.mem_cntrls1.wrPerTurnAround::mean    17.500000                       # Writes before turning the bus around for reads
system.mem_cntrls1.wrPerTurnAround::gmean    17.478869                       # Writes before turning the bus around for reads
system.mem_cntrls1.wrPerTurnAround::stdev     0.860233                       # Writes before turning the bus around for reads
system.mem_cntrls1.wrPerTurnAround::16              6     23.08%     23.08% # Writes before turning the bus around for reads
system.mem_cntrls1.wrPerTurnAround::17              1      3.85%     26.92% # Writes before turning the bus around for reads
system.mem_cntrls1.wrPerTurnAround::18             19     73.08%    100.00% # Writes before turning the bus around for reads
system.mem_cntrls1.wrPerTurnAround::total           26                       # Writes before turning the bus around for reads
system.mem_cntrls1.wrQLenPdf::0                     1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::1                     1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::2                     1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::3                     1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::4                     1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::5                     1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::6                     1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::7                     1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::8                     1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::9                     1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::10                    1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::11                    1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::12                    1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::13                    1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::14                    1                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::15                   20                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::16                   21                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::17                   27                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::18                   27                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::19                   27                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::20                   27                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::21                   27                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::22                   27                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::23                   27                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::24                   27                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::25                   27                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::26                   27                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::27                   26                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::28                   26                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::29                   26                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::30                   26                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::31                   26                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::32                   26                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::33                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::34                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::35                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_cntrls1.writeBursts                    482                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrls1.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_cntrls1.writePktSize::6                482                       # Write request sizes (log2)
system.mem_cntrls1.writeReqs                      482                       # Number of write requests accepted
system.mem_cntrls1.writeRowHitRate              57.05                       # Row buffer hit rate for writes
system.mem_cntrls1.writeRowHits                   275                       # Number of row buffer hits during writes
system.mem_cntrls1_0.actBackEnergy        31189681800                       # Energy for active background per rank (pJ)
system.mem_cntrls1_0.actEnergy               31023300                       # Energy for activate commands per rank (pJ)
system.mem_cntrls1_0.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls1_0.averagePower           55.425437                       # Core power per rank (mW)
system.mem_cntrls1_0.memoryStateTime::IDLE 1941649420918                       # Time in different power states
system.mem_cntrls1_0.memoryStateTime::REF  67238860000                       # Time in different power states
system.mem_cntrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls1_0.memoryStateTime::ACT   4729038796                       # Time in different power states
system.mem_cntrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls1_0.preBackEnergy       746964055680                       # Energy for precharge background per rank (pJ)
system.mem_cntrls1_0.preEnergy               16466505                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls1_0.prePowerDownEnergy             0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls1_0.readEnergy              83666520                       # Energy for read commands per rank (pJ)
system.mem_cntrls1_0.refreshEnergy       158952665040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls1_0.selfRefreshEnergy              0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls1_0.totalEnergy         937239427605                       # Total energy per rank (pJ)
system.mem_cntrls1_0.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_cntrls1_0.writeEnergy              1868760                       # Energy for write commands per rank (pJ)
system.mem_cntrls1_1.actBackEnergy        31088288490                       # Energy for active background per rank (pJ)
system.mem_cntrls1_1.actEnergy               29973720                       # Energy for activate commands per rank (pJ)
system.mem_cntrls1_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls1_1.averagePower           55.424478                       # Core power per rank (mW)
system.mem_cntrls1_1.memoryStateTime::IDLE 1941872449545                       # Time in different power states
system.mem_cntrls1_1.memoryStateTime::REF  67238860000                       # Time in different power states
system.mem_cntrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls1_1.memoryStateTime::ACT   4506010169                       # Time in different power states
system.mem_cntrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls1_1.preBackEnergy       747049439520                       # Energy for precharge background per rank (pJ)
system.mem_cntrls1_1.preEnergy               15908640                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls1_1.prePowerDownEnergy             0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls1_1.readEnergy              86436840                       # Energy for read commands per rank (pJ)
system.mem_cntrls1_1.refreshEnergy       158952665040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls1_1.selfRefreshEnergy              0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls1_1.totalEnergy         937223218590                       # Total energy per rank (pJ)
system.mem_cntrls1_1.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_cntrls1_1.writeEnergy               506340                       # Energy for write commands per rank (pJ)
system.mem_cntrls2.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_cntrls2.avgGap                 53845784.68                       # Average gap between requests
system.mem_cntrls2.avgMemAccLat              28388.31                       # Average memory access latency per DRAM burst
system.mem_cntrls2.avgPriority_.writebacks::samples      2005.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.cpu0.dcache.prefetcher::samples        75.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.cpu0.l2cache.prefetcher::samples        55.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.cpu1.dcache.prefetcher::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.cpu1.l2cache.prefetcher::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.timingCpu0.dtb.walker::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.timingCpu0.itb.walker::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.timingCpu0.inst::samples     17167.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.timingCpu0.data::samples      4448.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.timingCpu1.dtb.walker::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.timingCpu1.itb.walker::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.timingCpu1.inst::samples      9274.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgPriority_.timingCpu1.data::samples      4067.00                       # Average QoS priority value for accepted requests
system.mem_cntrls2.avgQLat                    9638.31                       # Average queueing delay per DRAM burst
system.mem_cntrls2.avgRdBW                       0.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrls2.avgRdBWSys                    0.13                       # Average system read bandwidth in MiByte/s
system.mem_cntrls2.avgRdQLen                     0.12                       # Average read queue length when enqueuing
system.mem_cntrls2.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrls2.avgWrBWSys                    0.01                       # Average system write bandwidth in MiByte/s
system.mem_cntrls2.avgWrQLen                     4.32                       # Average write queue length when enqueuing
system.mem_cntrls2.busUtil                       0.00                       # Data bus utilization in percentage
system.mem_cntrls2.busUtilRead                   0.00                       # Data bus utilization in percentage for reads
system.mem_cntrls2.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_cntrls2.bw_inst_read::.timingCpu0.inst        64973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_inst_read::.timingCpu1.inst        35100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_inst_read::total         100073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.cpu0.dcache.prefetcher          284                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.cpu0.l2cache.prefetcher          212                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.cpu1.dcache.prefetcher           26                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.cpu1.l2cache.prefetcher           19                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.pc.south_bridge.ide        22123                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.timingCpu0.dtb.walker          238                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.timingCpu0.itb.walker            8                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.timingCpu0.inst        64973                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.timingCpu0.data        17327                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.timingCpu1.dtb.walker          178                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.timingCpu1.itb.walker           19                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.timingCpu1.inst        35100                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::.timingCpu1.data        15563                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_read::total              156070                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_total::.writebacks         7588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.cpu0.dcache.prefetcher          284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.cpu0.l2cache.prefetcher          212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.cpu1.dcache.prefetcher           26                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.cpu1.l2cache.prefetcher           19                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.pc.south_bridge.ide      3896629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.timingCpu0.dtb.walker          238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.timingCpu0.itb.walker            8                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.timingCpu0.inst        64973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.timingCpu0.data        17327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.timingCpu1.dtb.walker          178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.timingCpu1.itb.walker           19                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.timingCpu1.inst        35100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::.timingCpu1.data        15563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_total::total            4038164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrls2.bw_write::.writebacks         7588                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_write::.pc.south_bridge.ide      3874506                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrls2.bw_write::total            3882094                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrls2.bytesPerActivate::samples         9965                       # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::mean   238.845559                       # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::gmean   143.757845                       # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::stdev   281.183671                       # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::0-127         4673     46.89%     46.89% # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::128-255         2358     23.66%     70.56% # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::256-383          954      9.57%     80.13% # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::384-511          495      4.97%     85.10% # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::512-639          298      2.99%     88.09% # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::640-767          219      2.20%     90.29% # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::768-895          146      1.47%     91.75% # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::896-1023          114      1.14%     92.90% # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::1024-1151          708      7.10%    100.00% # Bytes accessed per row activation
system.mem_cntrls2.bytesPerActivate::total         9965                       # Bytes accessed per row activation
system.mem_cntrls2.bytesReadDRAM              2253760                       # Total number of bytes read from DRAM
system.mem_cntrls2.bytesReadSys               2265024                       # Total read bytes from the system interface side
system.mem_cntrls2.bytesReadWrQ                 11264                       # Total number of bytes read from write queue
system.mem_cntrls2.bytesWritten                126528                       # Total number of bytes written to DRAM
system.mem_cntrls2.bytesWrittenSys             128320                       # Total written bytes from the system interface side
system.mem_cntrls2.bytes_inst_read::.timingCpu0.inst      1098688                       # Number of instructions bytes read from this memory
system.mem_cntrls2.bytes_inst_read::.timingCpu1.inst       593536                       # Number of instructions bytes read from this memory
system.mem_cntrls2.bytes_inst_read::total      1692224                       # Number of instructions bytes read from this memory
system.mem_cntrls2.bytes_read::.cpu0.dcache.prefetcher         4800                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.cpu0.l2cache.prefetcher         3584                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.cpu1.dcache.prefetcher          448                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.cpu1.l2cache.prefetcher          320                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.pc.south_bridge.ide       374104                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.timingCpu0.dtb.walker         4032                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.timingCpu0.itb.walker          128                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.timingCpu0.inst      1098688                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.timingCpu0.data       292992                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.timingCpu1.dtb.walker         3008                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.timingCpu1.itb.walker          320                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.timingCpu1.inst       593536                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::.timingCpu1.data       263168                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_read::total          2639128                       # Number of bytes read from this memory
system.mem_cntrls2.bytes_written::.writebacks       128320                       # Number of bytes written to this memory
system.mem_cntrls2.bytes_written::.pc.south_bridge.ide     65517568                       # Number of bytes written to this memory
system.mem_cntrls2.bytes_written::total      65645888                       # Number of bytes written to this memory
system.mem_cntrls2.masterReadAccesses::.cpu0.dcache.prefetcher           75                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAccesses::.cpu0.l2cache.prefetcher           56                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAccesses::.cpu1.dcache.prefetcher            7                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAccesses::.cpu1.l2cache.prefetcher            5                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAccesses::.timingCpu0.dtb.walker           63                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAccesses::.timingCpu0.itb.walker            2                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAccesses::.timingCpu0.inst        17167                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAccesses::.timingCpu0.data         4578                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAccesses::.timingCpu1.dtb.walker           47                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAccesses::.timingCpu1.itb.walker            5                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAccesses::.timingCpu1.inst         9274                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAccesses::.timingCpu1.data         4112                       # Per-master read serviced memory accesses
system.mem_cntrls2.masterReadAvgLat::.cpu0.dcache.prefetcher     38019.16                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadAvgLat::.cpu0.l2cache.prefetcher     33019.68                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadAvgLat::.cpu1.dcache.prefetcher     37536.57                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadAvgLat::.cpu1.l2cache.prefetcher     22480.40                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadAvgLat::.timingCpu0.dtb.walker     45353.68                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadAvgLat::.timingCpu0.itb.walker     46250.00                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadAvgLat::.timingCpu0.inst     28924.70                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadAvgLat::.timingCpu0.data     26379.78                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadAvgLat::.timingCpu1.dtb.walker     41715.28                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadAvgLat::.timingCpu1.itb.walker     32500.00                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadAvgLat::.timingCpu1.inst     28972.46                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadAvgLat::.timingCpu1.data     25179.55                       # Per-master read average memory access latency
system.mem_cntrls2.masterReadBytes::.cpu0.dcache.prefetcher         4800                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadBytes::.cpu0.l2cache.prefetcher         3520                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadBytes::.cpu1.dcache.prefetcher          448                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadBytes::.cpu1.l2cache.prefetcher          320                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadBytes::.timingCpu0.dtb.walker         4032                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadBytes::.timingCpu0.itb.walker          128                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadBytes::.timingCpu0.inst      1098688                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadBytes::.timingCpu0.data       284672                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadBytes::.timingCpu1.dtb.walker         3008                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadBytes::.timingCpu1.itb.walker          320                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadBytes::.timingCpu1.inst       593536                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadBytes::.timingCpu1.data       260288                       # Per-master bytes read from memory
system.mem_cntrls2.masterReadRate::.cpu0.dcache.prefetcher 283.857132624910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadRate::.cpu0.l2cache.prefetcher 208.161897258267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadRate::.cpu1.dcache.prefetcher 26.493332378325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadRate::.cpu1.l2cache.prefetcher 18.923808841661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadRate::.timingCpu0.dtb.walker 238.439991404925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadRate::.timingCpu0.itb.walker 7.569523536664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadRate::.timingCpu0.inst 64973.005276957781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadRate::.timingCpu0.data 16834.620345541342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadRate::.timingCpu1.dtb.walker 177.883803111610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadRate::.timingCpu1.itb.walker 18.923808841661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadRate::.timingCpu1.inst 35099.880639512230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadRate::.timingCpu1.data 15392.626111806798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_cntrls2.masterReadTotalLat::.cpu0.dcache.prefetcher      2851437                       # Per-master read total memory access latency
system.mem_cntrls2.masterReadTotalLat::.cpu0.l2cache.prefetcher      1849102                       # Per-master read total memory access latency
system.mem_cntrls2.masterReadTotalLat::.cpu1.dcache.prefetcher       262756                       # Per-master read total memory access latency
system.mem_cntrls2.masterReadTotalLat::.cpu1.l2cache.prefetcher       112402                       # Per-master read total memory access latency
system.mem_cntrls2.masterReadTotalLat::.timingCpu0.dtb.walker      2857282                       # Per-master read total memory access latency
system.mem_cntrls2.masterReadTotalLat::.timingCpu0.itb.walker        92500                       # Per-master read total memory access latency
system.mem_cntrls2.masterReadTotalLat::.timingCpu0.inst    496550347                       # Per-master read total memory access latency
system.mem_cntrls2.masterReadTotalLat::.timingCpu0.data    120766631                       # Per-master read total memory access latency
system.mem_cntrls2.masterReadTotalLat::.timingCpu1.dtb.walker      1960618                       # Per-master read total memory access latency
system.mem_cntrls2.masterReadTotalLat::.timingCpu1.itb.walker       162500                       # Per-master read total memory access latency
system.mem_cntrls2.masterReadTotalLat::.timingCpu1.inst    268690583                       # Per-master read total memory access latency
system.mem_cntrls2.masterReadTotalLat::.timingCpu1.data    103538299                       # Per-master read total memory access latency
system.mem_cntrls2.masterWriteAccesses::.writebacks         2005                       # Per-master write serviced memory accesses
system.mem_cntrls2.masterWriteAvgLat::.writebacks 19993897702.47                       # Per-master write average memory access latency
system.mem_cntrls2.masterWriteBytes::.writebacks       126528                       # Per-master bytes write to memory
system.mem_cntrls2.masterWriteRate::.writebacks 7482.474015992633                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_cntrls2.masterWriteTotalLat::.writebacks 40087764893461                       # Per-master write total memory access latency
system.mem_cntrls2.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrls2.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_cntrls2.numReadWriteTurnArounds           52                       # Number of turnarounds from READ to WRITE
system.mem_cntrls2.numStayReadState            587657                       # Number of times bus staying in READ state
system.mem_cntrls2.numStayWriteState             1928                       # Number of times bus staying in WRITE state
system.mem_cntrls2.numWrRetry                      41                       # Number of times write queue was full causing retry
system.mem_cntrls2.numWriteReadTurnArounds           52                       # Number of turnarounds from WRITE to READ
system.mem_cntrls2.num_reads::.cpu0.dcache.prefetcher           75                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.cpu0.l2cache.prefetcher           56                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.cpu1.dcache.prefetcher            7                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.cpu1.l2cache.prefetcher            5                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.pc.south_bridge.ide        12715                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.timingCpu0.dtb.walker           63                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.timingCpu0.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.timingCpu0.inst        17167                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.timingCpu0.data         4578                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.timingCpu1.dtb.walker           47                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.timingCpu1.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.timingCpu1.inst         9274                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::.timingCpu1.data         4112                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_reads::total             48106                       # Number of read requests responded to by this memory
system.mem_cntrls2.num_writes::.writebacks         2005                       # Number of write requests responded to by this memory
system.mem_cntrls2.num_writes::.pc.south_bridge.ide      1023712                       # Number of write requests responded to by this memory
system.mem_cntrls2.num_writes::total          1025717                       # Number of write requests responded to by this memory
system.mem_cntrls2.pageHitRate                  73.14                       # Row buffer hit rate, read and write combined
system.mem_cntrls2.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrls2.perBankRdBursts::0            3022                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::1            1766                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::2            2614                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::3            1920                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::4            1745                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::5            1558                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::6            1865                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::7            1943                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::8            1365                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::9            2168                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::10           2259                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::11           2941                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::12           2897                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::13           2620                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::14           2024                       # Per bank write bursts
system.mem_cntrls2.perBankRdBursts::15           2508                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::0             141                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::1             129                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::2             129                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::3             132                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::4             129                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::5             128                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::6             128                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::7             130                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::8              44                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::9              77                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::10            128                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::11            139                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::12            148                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::13            130                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::14            128                       # Per bank write bursts
system.mem_cntrls2.perBankWrBursts::15            137                       # Per bank write bursts
system.mem_cntrls2.priorityMaxLatency    2.277914147432                       # per QoS priority maximum request to response latency (s)
system.mem_cntrls2.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_cntrls2.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.mem_cntrls2.rdPerTurnAround::samples           52                       # Reads before turning the bus around for writes
system.mem_cntrls2.rdPerTurnAround::mean   676.365385                       # Reads before turning the bus around for writes
system.mem_cntrls2.rdPerTurnAround::stdev  1880.483678                       # Reads before turning the bus around for writes
system.mem_cntrls2.rdPerTurnAround::0-511           41     78.85%     78.85% # Reads before turning the bus around for writes
system.mem_cntrls2.rdPerTurnAround::512-1023            4      7.69%     86.54% # Reads before turning the bus around for writes
system.mem_cntrls2.rdPerTurnAround::1024-1535            3      5.77%     92.31% # Reads before turning the bus around for writes
system.mem_cntrls2.rdPerTurnAround::4096-4607            1      1.92%     94.23% # Reads before turning the bus around for writes
system.mem_cntrls2.rdPerTurnAround::4608-5119            1      1.92%     96.15% # Reads before turning the bus around for writes
system.mem_cntrls2.rdPerTurnAround::7680-8191            1      1.92%     98.08% # Reads before turning the bus around for writes
system.mem_cntrls2.rdPerTurnAround::9216-9727            1      1.92%    100.00% # Reads before turning the bus around for writes
system.mem_cntrls2.rdPerTurnAround::total           52                       # Reads before turning the bus around for writes
system.mem_cntrls2.rdQLenPdf::0                 27017                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::1                  6567                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::2                  1260                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::3                   262                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::4                    65                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::5                    20                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::6                    10                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::7                     4                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_cntrls2.readBursts                   35391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrls2.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_cntrls2.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_cntrls2.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_cntrls2.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_cntrls2.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_cntrls2.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_cntrls2.readPktSize::6               35391                       # Read request sizes (log2)
system.mem_cntrls2.readReqs                     35391                       # Number of read requests accepted
system.mem_cntrls2.readRowHitRate               72.15                       # Row buffer hit rate for reads
system.mem_cntrls2.readRowHits                  25406                       # Number of row buffer hits during reads
system.mem_cntrls2.servicedByWrQ                  176                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrls2.totBusLat                176075000                       # Total ticks spent in databus transfers
system.mem_cntrls2.totGap                2013616964071                       # Total gap between requests
system.mem_cntrls2.totMemAccLat             999694457                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrls2.totQLat                  339413207                       # Total ticks spent queuing
system.mem_cntrls2.wrPerTurnAround::samples           52                       # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::mean    38.019231                       # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::gmean    31.483590                       # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::stdev    22.539282                       # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::16-17           14     26.92%     26.92% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::18-19            8     15.38%     42.31% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::20-21            2      3.85%     46.15% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::22-23            1      1.92%     48.08% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::26-27            1      1.92%     50.00% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::28-29            1      1.92%     51.92% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::30-31            1      1.92%     53.85% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::32-33            1      1.92%     55.77% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::44-45            2      3.85%     59.62% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::50-51            1      1.92%     61.54% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::52-53            1      1.92%     63.46% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::54-55            1      1.92%     65.38% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::62-63            1      1.92%     67.31% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::64-65           14     26.92%     94.23% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::66-67            1      1.92%     96.15% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::74-75            1      1.92%     98.08% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::80-81            1      1.92%    100.00% # Writes before turning the bus around for reads
system.mem_cntrls2.wrPerTurnAround::total           52                       # Writes before turning the bus around for reads
system.mem_cntrls2.wrQLenPdf::0                     1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::1                     1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::2                     1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::3                     1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::4                     1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::5                     1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::6                     1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::7                     1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::8                     1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::9                     1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::10                    1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::11                    1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::12                    1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::13                    1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::14                    1                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::15                   28                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::16                   28                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::17                   32                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::18                   33                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::19                   34                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::20                   34                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::21                   35                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::22                   50                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::23                   50                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::24                   66                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::25                   54                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::26                   77                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::27                   74                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::28                   80                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::29                   69                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::30                   84                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::31                   82                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::32                   95                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::33                   52                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::34                   60                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::35                   53                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::36                   48                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::37                   48                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::38                   48                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::39                   51                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::40                   46                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::41                   58                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::42                   34                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::43                   44                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::44                   33                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::45                   31                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::46                   28                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::47                   31                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::48                   22                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::49                   30                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::50                   26                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::51                   36                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::52                   34                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::53                   30                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::54                   23                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::55                   25                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::56                   12                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::57                    9                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::58                    4                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::59                    3                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::60                    3                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::61                    5                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::62                    7                       # What write queue length does an incoming req see
system.mem_cntrls2.wrQLenPdf::63                   51                       # What write queue length does an incoming req see
system.mem_cntrls2.writeBursts                   2005                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrls2.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_cntrls2.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_cntrls2.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_cntrls2.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_cntrls2.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_cntrls2.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_cntrls2.writePktSize::6               2005                       # Write request sizes (log2)
system.mem_cntrls2.writeReqs                     2005                       # Number of write requests accepted
system.mem_cntrls2.writeRowHitRate              90.67                       # Row buffer hit rate for writes
system.mem_cntrls2.writeRowHits                  1818                       # Number of row buffer hits during writes
system.mem_cntrls2_0.actBackEnergy        30987864750                       # Energy for active background per rank (pJ)
system.mem_cntrls2_0.actEnergy               33715080                       # Energy for activate commands per rank (pJ)
system.mem_cntrls2_0.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls2_0.averagePower           55.426001                       # Core power per rank (mW)
system.mem_cntrls2_0.memoryStateTime::IDLE 1942092202770                       # Time in different power states
system.mem_cntrls2_0.memoryStateTime::REF  67238860000                       # Time in different power states
system.mem_cntrls2_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls2_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls2_0.memoryStateTime::ACT   4286256944                       # Time in different power states
system.mem_cntrls2_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls2_0.preBackEnergy       747134006880                       # Energy for precharge background per rank (pJ)
system.mem_cntrls2_0.preEnergy               17919990                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls2_0.prePowerDownEnergy             0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls2_0.readEnergy             117331620                       # Energy for read commands per rank (pJ)
system.mem_cntrls2_0.refreshEnergy       158952665040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls2_0.selfRefreshEnergy              0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls2_0.totalEnergy         937248963480                       # Total energy per rank (pJ)
system.mem_cntrls2_0.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_cntrls2_0.writeEnergy              5460120                       # Energy for write commands per rank (pJ)
system.mem_cntrls2_1.actBackEnergy        31044330090                       # Energy for active background per rank (pJ)
system.mem_cntrls2_1.actEnergy               37456440                       # Energy for activate commands per rank (pJ)
system.mem_cntrls2_1.actPowerDownEnergy             0                       # Energy for active power-down per rank (pJ)
system.mem_cntrls2_1.averagePower           55.427822                       # Core power per rank (mW)
system.mem_cntrls2_1.memoryStateTime::IDLE 1941967752695                       # Time in different power states
system.mem_cntrls2_1.memoryStateTime::REF  67238860000                       # Time in different power states
system.mem_cntrls2_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_cntrls2_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_cntrls2_1.memoryStateTime::ACT   4410707019                       # Time in different power states
system.mem_cntrls2_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_cntrls2_1.preBackEnergy       747086457120                       # Energy for precharge background per rank (pJ)
system.mem_cntrls2_1.preEnergy               19897185                       # Energy for precharge commands per rank (pJ)
system.mem_cntrls2_1.prePowerDownEnergy             0                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrls2_1.readEnergy             134103480                       # Energy for read commands per rank (pJ)
system.mem_cntrls2_1.refreshEnergy       158952665040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_cntrls2_1.selfRefreshEnergy              0                       # Energy for self refresh per rank (pJ)
system.mem_cntrls2_1.totalEnergy         937279769175                       # Total energy per rank (pJ)
system.mem_cntrls2_1.totalIdleTime                  0                       # Total Idle time Per DRAM Rank
system.mem_cntrls2_1.writeEnergy              4859820                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave        10804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave        10278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total        21082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_cntrls2.port      2086460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      2086460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks0.mem_side::system.bridge.slave        58898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks0.mem_side::system.cpu0.interrupts.pio           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks0.mem_side::system.cpu1.interrupts.pio           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks0.mem_side::system.mem_cntrls2.port        23081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks0.mem_side::system.mem_cntrls0.port        28395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks0.mem_side::total       110430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks1.mem_side::system.bridge.slave         8536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks1.mem_side::system.cpu0.interrupts.pio        43714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks1.mem_side::system.cpu1.interrupts.pio        42980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks1.mem_side::system.mem_cntrls2.port        20666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks1.mem_side::system.mem_cntrls1.port        29834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks1.mem_side::total       145730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks2.mem_side::system.bridge.slave         8264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks2.mem_side::system.cpu0.interrupts.pio        22866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks2.mem_side::system.cpu1.interrupts.pio        22302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks2.mem_side::system.mem_cntrls2.port        19840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks2.mem_side::system.mem_cntrls0.port        27354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks2.mem_side::total       100626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks3.mem_side::system.bridge.slave       198926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks3.mem_side::system.cpu0.interrupts.pio          430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks3.mem_side::system.cpu1.interrupts.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks3.mem_side::system.mem_cntrls2.port        18658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks3.mem_side::system.mem_cntrls1.port        27052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.banks3.mem_side::total       245074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave         7608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total         7608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave         7424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total         7424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2724434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave        21608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave        20556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total        42164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_cntrls2.port     66010456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     66010456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks0.mem_side::system.bridge.slave        56779                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks0.mem_side::system.cpu0.interrupts.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks0.mem_side::system.cpu1.interrupts.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks0.mem_side::system.mem_cntrls2.port       582400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks0.mem_side::system.mem_cntrls0.port       789824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks0.mem_side::total      1429115                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks1.mem_side::system.bridge.slave        16940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks1.mem_side::system.cpu0.interrupts.pio        87428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks1.mem_side::system.cpu1.interrupts.pio        85960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks1.mem_side::system.mem_cntrls2.port       573376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks1.mem_side::system.mem_cntrls1.port       780224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks1.mem_side::total      1543928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks2.mem_side::system.bridge.slave        16468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks2.mem_side::system.cpu0.interrupts.pio        45732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks2.mem_side::system.cpu1.interrupts.pio        44604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks2.mem_side::system.mem_cntrls2.port       545600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks2.mem_side::system.mem_cntrls0.port       775808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks2.mem_side::total      1428212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks3.mem_side::system.bridge.slave       113290                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks3.mem_side::system.cpu0.interrupts.pio          860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks3.mem_side::system.cpu1.interrupts.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks3.mem_side::system.mem_cntrls2.port       573184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks3.mem_side::system.mem_cntrls1.port       775744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.banks3.mem_side::total      1463094                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave        15216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total        15216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave        14848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total        14848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71947033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1031967                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1411254                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               49314                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1417914                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy               42876                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy            21273278                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy            10272095                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10520247                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              39744                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3378217                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           17843667                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy           19662377                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy           17030549                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy           18012872                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy              10170                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer8.occupancy              13560                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                     325312                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            119930                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.042383                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.201462                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  114847     95.76%     95.76% # Request fanout histogram
system.membus.snoop_fanout::1                    5083      4.24%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              119930                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests         5067                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        59649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        125342                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                            12663                       # Total snoops (count)
system.membus.trans_dist::ReadReq              104293                       # Transaction distribution
system.membus.trans_dist::ReadResp             181727                       # Transaction distribution
system.membus.trans_dist::WriteReq            1135624                       # Transaction distribution
system.membus.trans_dist::WriteResp           1135624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2986                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8808                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22136                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12081                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10834                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72479                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4955                       # Transaction distribution
system.membus.trans_dist::MessageReq            18057                       # Transaction distribution
system.membus.trans_dist::MessageResp           18057                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1856                       # Transaction distribution
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes       622592                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages          152                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs          152                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes     63203328                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages        15430                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs        15432                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes      2433024                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages          594                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs          594                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.timingCpu0.branchPred.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.timingCpu0.branchPred.BTBHitPct       0.000000                       # BTB Hit Percentage
system.timingCpu0.branchPred.BTBHits                0                       # Number of BTB hits
system.timingCpu0.branchPred.BTBLookups       6311076                       # Number of BTB lookups
system.timingCpu0.branchPred.RASInCorrect         1183                       # Number of incorrect RAS predictions.
system.timingCpu0.branchPred.condIncorrect       482070                       # Number of conditional branches incorrect
system.timingCpu0.branchPred.condPredicted      5457439                       # Number of conditional branches predicted
system.timingCpu0.branchPred.indirectHits      2838973                       # Number of indirect target hits.
system.timingCpu0.branchPred.indirectLookups      6311076                       # Number of indirect predictor lookups.
system.timingCpu0.branchPred.indirectMisses      3472103                       # Number of indirect misses.
system.timingCpu0.branchPred.lookups          7015456                       # Number of BP lookups
system.timingCpu0.branchPred.usedRAS           610805                       # Number of times the RAS was used to get a target.
system.timingCpu0.branchPredindirectMispredicted       438489                       # Number of mispredicted indirect branches.
system.timingCpu0.cc_regfile_reads           18856557                       # number of cc regfile reads
system.timingCpu0.cc_regfile_writes           8535386                       # number of cc regfile writes
system.timingCpu0.commit.amos                       0                       # Number of atomic instructions committed
system.timingCpu0.commit.branchMispredicts       484734                       # The number of times a branch was mispredicted
system.timingCpu0.commit.branches             3273531                       # Number of branches committed
system.timingCpu0.commit.bw_lim_events        1068337                       # number cycles where commit BW limit reached
system.timingCpu0.commit.commitNonSpecStalls       236691                       # The number of times commit has been forced to stall to communicate backwards
system.timingCpu0.commit.commitSquashedInsts     14466639                       # The number of squashed insts skipped by commit
system.timingCpu0.commit.committedInsts      10238492                       # Number of instructions committed
system.timingCpu0.commit.committedOps        24589020                       # Number of ops (including micro ops) committed
system.timingCpu0.commit.committed_per_cycle::samples     18081366                       # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::mean     1.359909                       # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::stdev     2.309970                       # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::0     11367254     62.87%     62.87% # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::1      1856415     10.27%     73.13% # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::2       809624      4.48%     77.61% # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::3       839144      4.64%     82.25% # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::4      1142088      6.32%     88.57% # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::5       655955      3.63%     92.20% # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::6       196741      1.09%     93.29% # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::7       145808      0.81%     94.09% # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::8      1068337      5.91%    100.00% # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.timingCpu0.commit.committed_per_cycle::total     18081366                       # Number of insts commited each cycle
system.timingCpu0.commit.fp_insts               55788                       # Number of committed floating point instructions.
system.timingCpu0.commit.function_calls        270942                       # Number of function calls committed.
system.timingCpu0.commit.int_insts           23507457                       # Number of committed integer instructions.
system.timingCpu0.commit.loads                3232475                       # Number of loads committed
system.timingCpu0.commit.membars               106770                       # Number of memory barriers committed
system.timingCpu0.commit.op_class_0::No_OpClass       753678      3.07%      3.07% # Class of committed instruction
system.timingCpu0.commit.op_class_0::IntAlu     18364712     74.69%     77.75% # Class of committed instruction
system.timingCpu0.commit.op_class_0::IntMult        41649      0.17%     77.92% # Class of committed instruction
system.timingCpu0.commit.op_class_0::IntDiv        31133      0.13%     78.05% # Class of committed instruction
system.timingCpu0.commit.op_class_0::FloatAdd         1642      0.01%     78.05% # Class of committed instruction
system.timingCpu0.commit.op_class_0::FloatCmp            0      0.00%     78.05% # Class of committed instruction
system.timingCpu0.commit.op_class_0::FloatCvt         1488      0.01%     78.06% # Class of committed instruction
system.timingCpu0.commit.op_class_0::FloatMult            0      0.00%     78.06% # Class of committed instruction
system.timingCpu0.commit.op_class_0::FloatMultAcc            0      0.00%     78.06% # Class of committed instruction
system.timingCpu0.commit.op_class_0::FloatDiv            0      0.00%     78.06% # Class of committed instruction
system.timingCpu0.commit.op_class_0::FloatMisc            0      0.00%     78.06% # Class of committed instruction
system.timingCpu0.commit.op_class_0::FloatSqrt            0      0.00%     78.06% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdAdd         2708      0.01%     78.07% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdAddAcc            0      0.00%     78.07% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdAlu         8313      0.03%     78.11% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdCmp           48      0.00%     78.11% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdCvt         8818      0.04%     78.14% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdMisc        11159      0.05%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdMult            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdShift         1874      0.01%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdDiv            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdSqrt            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdFloatAdd            6      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdFloatCvt           16      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdFloatDiv            1      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdFloatMult            3      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdAes            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdAesMix            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction
system.timingCpu0.commit.op_class_0::MemRead      3221500     13.10%     91.30% # Class of committed instruction
system.timingCpu0.commit.op_class_0::MemWrite      2122590      8.63%     99.93% # Class of committed instruction
system.timingCpu0.commit.op_class_0::FloatMemRead        10975      0.04%     99.97% # Class of committed instruction
system.timingCpu0.commit.op_class_0::FloatMemWrite         6707      0.03%    100.00% # Class of committed instruction
system.timingCpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.timingCpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.timingCpu0.commit.op_class_0::total     24589020                       # Class of committed instruction
system.timingCpu0.commit.refs                 5361772                       # Number of memory references committed
system.timingCpu0.commit.swp_count                  0                       # Number of s/w prefetches committed
system.timingCpu0.commit.vec_insts                  0                       # Number of committed Vector instructions.
system.timingCpu0.committedInsts             10238492                       # Number of Instructions Simulated
system.timingCpu0.committedOps               24589020                       # Number of Ops (including micro ops) Simulated
system.timingCpu0.cpi                        2.312350                       # CPI: Cycles Per Instruction
system.timingCpu0.cpi_total                  2.312350                       # CPI: Total CPI of All Threads
system.timingCpu0.decode.BlockedCycles       10106723                       # Number of cycles decode is blocked
system.timingCpu0.decode.DecodedInsts        47023750                       # Number of instructions handled by decode
system.timingCpu0.decode.IdleCycles           2947767                       # Number of cycles decode is idle
system.timingCpu0.decode.RunCycles            5365134                       # Number of cycles decode is running
system.timingCpu0.decode.SquashCycles          509718                       # Number of cycles decode is squashing
system.timingCpu0.decode.UnblockCycles        1358039                       # Number of cycles decode is unblocking
system.timingCpu0.dtb.rdAccesses              4170623                       # TLB accesses on read requests
system.timingCpu0.dtb.rdMisses                  34444                       # TLB misses on read requests
system.timingCpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.timingCpu0.dtb.wrAccesses              2528441                       # TLB accesses on write requests
system.timingCpu0.dtb.wrMisses                   5871                       # TLB misses on write requests
system.timingCpu0.fetch.Branches              7015456                       # Number of branches that fetch encountered
system.timingCpu0.fetch.CacheLines            2975869                       # Number of cache lines fetched
system.timingCpu0.fetch.Cycles               17535039                       # Number of cycles fetch has run and was not squashing or blocked
system.timingCpu0.fetch.IcacheSquashes          78035                       # Number of outstanding Icache misses that were squashed
system.timingCpu0.fetch.Insts                24267104                       # Number of instructions fetch has processed
system.timingCpu0.fetch.ItlbSquashes              724                       # Number of outstanding ITLB misses that were squashed
system.timingCpu0.fetch.MiscStallCycles         22064                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.timingCpu0.fetch.PendingQuiesceStallCycles        51489                       # Number of stall cycles due to pending quiesce instructions
system.timingCpu0.fetch.PendingTrapStallCycles        32875                       # Number of stall cycles due to pending traps
system.timingCpu0.fetch.SquashCycles          1019436                       # Number of cycles fetch has spent squashing
system.timingCpu0.fetch.TlbCycles               42158                       # Number of cycles fetch has spent waiting for tlb
system.timingCpu0.fetch.branchRate           0.296324                       # Number of branch fetches per cycle
system.timingCpu0.fetch.icacheStallCycles      2094038                       # Number of cycles fetch is stalled on an Icache miss
system.timingCpu0.fetch.predictedBranches      3449778                       # Number of branches that fetch has predicted taken
system.timingCpu0.fetch.rate                 1.025011                       # Number of inst fetches per cycle
system.timingCpu0.fetch.rateDist::samples     20287381                       # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::mean       2.741561                       # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::stdev      3.462237                       # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::0          11254322     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::1            633968      3.12%     58.60% # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::2            468510      2.31%     60.91% # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::3            496472      2.45%     63.36% # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::4           1083204      5.34%     68.70% # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::5            469783      2.32%     71.01% # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::6            403015      1.99%     73.00% # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::7            365988      1.80%     74.80% # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::8           5112119     25.20%    100.00% # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.timingCpu0.fetch.rateDist::total      20287381                       # Number of instructions fetched each cycle (Total)
system.timingCpu0.fp_regfile_reads             116921                       # number of floating regfile reads
system.timingCpu0.fp_regfile_writes             63046                       # number of floating regfile writes
system.timingCpu0.idleCycles                  3387596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.timingCpu0.iew.branchMispredicts        674583                       # Number of branch mispredicts detected at execute
system.timingCpu0.iew.exec_branches           3990460                       # Number of branches executed
system.timingCpu0.iew.exec_nop                      0                       # number of nop insts executed
system.timingCpu0.iew.exec_rate              1.365327                       # Inst execution rate
system.timingCpu0.iew.exec_refs               6660600                       # number of memory reference insts executed
system.timingCpu0.iew.exec_stores             2523490                       # Number of stores executed
system.timingCpu0.iew.exec_swp                      0                       # number of swp insts executed
system.timingCpu0.iew.iewBlockCycles          3494242                       # Number of cycles IEW is blocking
system.timingCpu0.iew.iewDispLoadInsts        5230144                       # Number of dispatched load instructions
system.timingCpu0.iew.iewDispNonSpecInsts       202271                       # Number of dispatched non-speculative instructions
system.timingCpu0.iew.iewDispSquashedInsts        44982                       # Number of squashed instructions skipped by dispatch
system.timingCpu0.iew.iewDispStoreInsts       3319457                       # Number of dispatched store instructions
system.timingCpu0.iew.iewDispatchedInsts     39125088                       # Number of instructions dispatched to IQ
system.timingCpu0.iew.iewExecLoadInsts        4137110                       # Number of load instructions executed
system.timingCpu0.iew.iewExecSquashedInsts      1153986                       # Number of squashed instructions skipped in execute
system.timingCpu0.iew.iewExecutedInsts       32324077                       # Number of executed instructions
system.timingCpu0.iew.iewIQFullEvents           30678                       # Number of times the IQ has become full, causing a stall
system.timingCpu0.iew.iewIdleCycles                 0                       # Number of cycles IEW is idle
system.timingCpu0.iew.iewLSQFullEvents         131715                       # Number of times the LSQ has become full, causing a stall
system.timingCpu0.iew.iewSquashCycles          509718                       # Number of cycles IEW is squashing
system.timingCpu0.iew.iewUnblockCycles         181415                       # Number of cycles IEW is unblocking
system.timingCpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.timingCpu0.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.timingCpu0.iew.lsq.thread0.forwLoads       406252                       # Number of loads that had data forwarded from stores
system.timingCpu0.iew.lsq.thread0.ignoredResponses         2839                       # Number of memory responses ignored because the instruction is squashed
system.timingCpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.timingCpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.timingCpu0.iew.lsq.thread0.memOrderViolation        21015                       # Number of memory ordering violations
system.timingCpu0.iew.lsq.thread0.rescheduledLoads         1312                       # Number of loads that were rescheduled
system.timingCpu0.iew.lsq.thread0.squashedLoads      1997669                       # Number of loads squashed
system.timingCpu0.iew.lsq.thread0.squashedStores      1190160                       # Number of stores squashed
system.timingCpu0.iew.memOrderViolationEvents        21015                       # Number of memory order violations
system.timingCpu0.iew.predictedNotTakenIncorrect       625664                       # Number of branches that were predicted not taken incorrectly
system.timingCpu0.iew.predictedTakenIncorrect        48919                       # Number of branches that were predicted taken incorrectly
system.timingCpu0.iew.wb_consumers           36749688                       # num instructions consuming a value
system.timingCpu0.iew.wb_count               32008074                       # cumulative count of insts written-back
system.timingCpu0.iew.wb_fanout              0.595550                       # average fanout of values written-back
system.timingCpu0.iew.wb_producers           21886283                       # num instructions producing a value
system.timingCpu0.iew.wb_rate                1.351979                       # insts written-back per cycle
system.timingCpu0.iew.wb_sent                32224998                       # cumulative count of insts sent to commit
system.timingCpu0.int_regfile_reads          44090089                       # number of integer regfile reads
system.timingCpu0.int_regfile_writes         25181034                       # number of integer regfile writes
system.timingCpu0.ipc                        0.432460                       # IPC: Instructions Per Cycle
system.timingCpu0.ipc_total                  0.432460                       # IPC: Total IPC of All Threads
system.timingCpu0.iq.FU_type_0::No_OpClass       869958      2.60%      2.60% # Type of FU issued
system.timingCpu0.iq.FU_type_0::IntAlu       25438961     75.90%     78.49% # Type of FU issued
system.timingCpu0.iq.FU_type_0::IntMult         52182      0.16%     78.65% # Type of FU issued
system.timingCpu0.iq.FU_type_0::IntDiv          39354      0.12%     78.77% # Type of FU issued
system.timingCpu0.iq.FU_type_0::FloatAdd         4367      0.01%     78.78% # Type of FU issued
system.timingCpu0.iq.FU_type_0::FloatCmp            0      0.00%     78.78% # Type of FU issued
system.timingCpu0.iq.FU_type_0::FloatCvt         4171      0.01%     78.79% # Type of FU issued
system.timingCpu0.iq.FU_type_0::FloatMult            0      0.00%     78.79% # Type of FU issued
system.timingCpu0.iq.FU_type_0::FloatMultAcc            0      0.00%     78.79% # Type of FU issued
system.timingCpu0.iq.FU_type_0::FloatDiv            0      0.00%     78.79% # Type of FU issued
system.timingCpu0.iq.FU_type_0::FloatMisc            0      0.00%     78.79% # Type of FU issued
system.timingCpu0.iq.FU_type_0::FloatSqrt            0      0.00%     78.79% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdAdd          3862      0.01%     78.80% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdAddAcc            0      0.00%     78.80% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdAlu         13089      0.04%     78.84% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdCmp            66      0.00%     78.84% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdCvt         12459      0.04%     78.88% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdMisc        12660      0.04%     78.92% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdMult            0      0.00%     78.92% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdMultAcc            0      0.00%     78.92% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdShift         3757      0.01%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdDiv             0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdSqrt            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdFloatAdd            6      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdFloatCvt           16      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdFloatDiv            1      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdFloatMult            3      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdAes             0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdAesMix            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::SimdPredAlu            0      0.00%     78.93% # Type of FU issued
system.timingCpu0.iq.FU_type_0::MemRead       4400946     13.13%     92.06% # Type of FU issued
system.timingCpu0.iq.FU_type_0::MemWrite      2633479      7.86%     99.92% # Type of FU issued
system.timingCpu0.iq.FU_type_0::FloatMemRead        20411      0.06%     99.98% # Type of FU issued
system.timingCpu0.iq.FU_type_0::FloatMemWrite         7956      0.02%    100.00% # Type of FU issued
system.timingCpu0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.timingCpu0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.timingCpu0.iq.FU_type_0::total        33517704                       # Type of FU issued
system.timingCpu0.iq.fp_alu_accesses            87441                       # Number of floating point alu accesses
system.timingCpu0.iq.fp_inst_queue_reads       174289                       # Number of floating instruction queue reads
system.timingCpu0.iq.fp_inst_queue_wakeup_accesses        79470                       # Number of floating instruction queue wakeup accesses
system.timingCpu0.iq.fp_inst_queue_writes       161502                       # Number of floating instruction queue writes
system.timingCpu0.iq.fu_busy_cnt               668275                       # FU busy when requested
system.timingCpu0.iq.fu_busy_rate            0.019938                       # FU busy rate (busy events/executed inst)
system.timingCpu0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::IntAlu           461009     68.98%     68.98% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::IntMult               0      0.00%     68.98% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::IntDiv                0      0.00%     68.98% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::FloatAdd              0      0.00%     68.98% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::FloatCmp              0      0.00%     68.98% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::FloatCvt             62      0.01%     68.99% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::FloatMult             0      0.00%     68.99% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::FloatMultAcc            0      0.00%     68.99% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::FloatDiv              0      0.00%     68.99% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::FloatMisc             0      0.00%     68.99% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::FloatSqrt             0      0.00%     68.99% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdAdd               6      0.00%     69.00% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdAddAcc            0      0.00%     69.00% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdAlu             395      0.06%     69.05% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdCmp               0      0.00%     69.05% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdCvt             176      0.03%     69.08% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdMisc             98      0.01%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdMult              0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdShift            41      0.01%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdDiv               0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdSqrt              0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdReduceAdd            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdReduceAlu            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdReduceCmp            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdAes               0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdAesMix            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdSha1Hash            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdSha256Hash            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdShaSigma2            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdShaSigma3            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::SimdPredAlu            0      0.00%     69.10% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::MemRead          126614     18.95%     88.05% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::MemWrite          78756     11.78%     99.83% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::FloatMemRead          663      0.10%     99.93% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::FloatMemWrite          455      0.07%    100.00% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::IprAccess             0      0.00%    100.00% # attempts to use FU when none available
system.timingCpu0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.timingCpu0.iq.int_alu_accesses        33228580                       # Number of integer alu accesses
system.timingCpu0.iq.int_inst_queue_reads     88127916                       # Number of integer instruction queue reads
system.timingCpu0.iq.int_inst_queue_wakeup_accesses     31928604                       # Number of integer instruction queue wakeup accesses
system.timingCpu0.iq.int_inst_queue_writes     53520328                       # Number of integer instruction queue writes
system.timingCpu0.iq.iqInstsAdded            38750180                       # Number of instructions added to the IQ (excludes non-spec)
system.timingCpu0.iq.iqInstsIssued           33517704                       # Number of instructions issued
system.timingCpu0.iq.iqNonSpecInstsAdded       374908                       # Number of non-speculative instructions added to the IQ
system.timingCpu0.iq.iqSquashedInstsExamined     14536067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.timingCpu0.iq.iqSquashedInstsIssued       311141                       # Number of squashed instructions issued
system.timingCpu0.iq.iqSquashedNonSpecRemoved       138217                       # Number of squashed non-spec instructions that were removed
system.timingCpu0.iq.iqSquashedOperandsExamined     21235931                       # Number of squashed operands that are examined and possibly removed from graph
system.timingCpu0.iq.issued_per_cycle::samples     20287381                       # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::mean     1.652145                       # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::stdev     2.347301                       # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::0     11486895     56.62%     56.62% # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::1      1761963      8.69%     65.31% # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::2      1151452      5.68%     70.98% # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::3       922512      4.55%     75.53% # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::4      1851809      9.13%     84.66% # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::5      1012275      4.99%     89.65% # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::6       963012      4.75%     94.39% # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::7       661086      3.26%     97.65% # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::8       476377      2.35%    100.00% # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.timingCpu0.iq.issued_per_cycle::total     20287381                       # Number of insts issued each cycle
system.timingCpu0.iq.rate                    1.415744                       # Inst issue rate
system.timingCpu0.iq.vec_alu_accesses               0                       # Number of vector alu accesses
system.timingCpu0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.timingCpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.timingCpu0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.timingCpu0.itb.rdAccesses                    0                       # TLB accesses on read requests
system.timingCpu0.itb.rdMisses                      0                       # TLB misses on read requests
system.timingCpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.timingCpu0.itb.wrAccesses              2982371                       # TLB accesses on write requests
system.timingCpu0.itb.wrMisses                   4539                       # TLB misses on write requests
system.timingCpu0.kern.inst.arm                     0                       # number of arm instructions executed
system.timingCpu0.kern.inst.quiesce                 0                       # number of quiesce instructions executed
system.timingCpu0.memDep0.conflictingLoads      1208057                       # Number of conflicting loads.
system.timingCpu0.memDep0.conflictingStores       960605                       # Number of conflicting stores.
system.timingCpu0.memDep0.insertedLoads       5230144                       # Number of loads inserted to the mem dependence unit.
system.timingCpu0.memDep0.insertedStores      3319457                       # Number of stores inserted to the mem dependence unit.
system.timingCpu0.misc_regfile_reads         14358358                       # number of misc regfile reads
system.timingCpu0.misc_regfile_writes           93426                       # number of misc regfile writes
system.timingCpu0.numCycles                  23674977                       # number of cpu cycles simulated
system.timingCpu0.numPwrStateTransitions         4106                       # Number of power state transitions
system.timingCpu0.numWorkItemsCompleted             0                       # number of work items this cpu completed
system.timingCpu0.numWorkItemsStarted               0                       # number of work items this cpu started
system.timingCpu0.pwrStateClkGateDist::samples         2053                       # Distribution of time spent in the clock gated state
system.timingCpu0.pwrStateClkGateDist::mean 976964544.114467                       # Distribution of time spent in the clock gated state
system.timingCpu0.pwrStateClkGateDist::stdev 140927033.063052                       # Distribution of time spent in the clock gated state
system.timingCpu0.pwrStateClkGateDist::1000-5e+10         2053    100.00%    100.00% # Distribution of time spent in the clock gated state
system.timingCpu0.pwrStateClkGateDist::min_value       539461                       # Distribution of time spent in the clock gated state
system.timingCpu0.pwrStateClkGateDist::max_value    998903097                       # Distribution of time spent in the clock gated state
system.timingCpu0.pwrStateClkGateDist::total         2053                       # Distribution of time spent in the clock gated state
system.timingCpu0.pwrStateResidencyTicks::ON   7883089361                       # Cumulative time (in ticks) in various power states
system.timingCpu0.pwrStateResidencyTicks::CLK_GATED 2005708209067                       # Cumulative time (in ticks) in various power states
system.timingCpu0.pwrStateResidencyTicks::OFF 14896323755011                       # Cumulative time (in ticks) in various power states
system.timingCpu0.quiesceCycles            6023183063                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.timingCpu0.rename.BlockCycles          4929312                       # Number of cycles rename is blocking
system.timingCpu0.rename.CommittedMaps       26239630                       # Number of HB maps that are committed
system.timingCpu0.rename.IQFullEvents          726674                       # Number of times rename has blocked due to IQ full
system.timingCpu0.rename.IdleCycles           3555550                       # Number of cycles rename is idle
system.timingCpu0.rename.LQFullEvents           54423                       # Number of times rename has blocked due to LQ full
system.timingCpu0.rename.ROBFullEvents          36513                       # Number of times rename has blocked due to ROB full
system.timingCpu0.rename.RenameLookups      110496483                       # Number of register rename lookups that rename has made
system.timingCpu0.rename.RenamedInsts        44020910                       # Number of instructions processed by rename
system.timingCpu0.rename.RenamedOperands     46709475                       # Number of destination operands rename has renamed
system.timingCpu0.rename.RunCycles            6030701                       # Number of cycles rename is running
system.timingCpu0.rename.SQFullEvents         1661314                       # Number of times rename has blocked due to SQ full
system.timingCpu0.rename.SquashCycles          509718                       # Number of cycles rename is squashing
system.timingCpu0.rename.UnblockCycles        2724922                       # Number of cycles rename is unblocking
system.timingCpu0.rename.UndoneMaps          20469845                       # Number of HB maps that are undone due to squashing
system.timingCpu0.rename.fp_rename_lookups       183511                       # Number of floating rename lookups
system.timingCpu0.rename.int_rename_lookups     64133744                       # Number of integer rename lookups
system.timingCpu0.rename.serializeStallCycles      2537178                       # count of cycles rename stalled for serializing inst
system.timingCpu0.rename.serializingInsts       117817                       # count of serializing insts renamed
system.timingCpu0.rename.skidInsts            4046964                       # count of insts added to the skid buffer
system.timingCpu0.rename.tempSerializingInsts       115292                       # count of temporary serializing insts renamed
system.timingCpu0.rob.rob_reads              56030332                       # The number of ROB reads
system.timingCpu0.rob.rob_writes             80343133                       # The number of ROB writes
system.timingCpu0.timesIdled                    37397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.timingCpu1.branchPred.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.timingCpu1.branchPred.BTBHitPct       0.000000                       # BTB Hit Percentage
system.timingCpu1.branchPred.BTBHits                0                       # Number of BTB hits
system.timingCpu1.branchPred.BTBLookups       4220546                       # Number of BTB lookups
system.timingCpu1.branchPred.RASInCorrect         1192                       # Number of incorrect RAS predictions.
system.timingCpu1.branchPred.condIncorrect       324778                       # Number of conditional branches incorrect
system.timingCpu1.branchPred.condPredicted      3604491                       # Number of conditional branches predicted
system.timingCpu1.branchPred.indirectHits      1845680                       # Number of indirect target hits.
system.timingCpu1.branchPred.indirectLookups      4220546                       # Number of indirect predictor lookups.
system.timingCpu1.branchPred.indirectMisses      2374866                       # Number of indirect misses.
system.timingCpu1.branchPred.lookups          4724372                       # Number of BP lookups
system.timingCpu1.branchPred.usedRAS           444906                       # Number of times the RAS was used to get a target.
system.timingCpu1.branchPredindirectMispredicted       301970                       # Number of mispredicted indirect branches.
system.timingCpu1.cc_regfile_reads           12757981                       # number of cc regfile reads
system.timingCpu1.cc_regfile_writes           5704336                       # number of cc regfile writes
system.timingCpu1.commit.amos                       0                       # Number of atomic instructions committed
system.timingCpu1.commit.branchMispredicts       327656                       # The number of times a branch was mispredicted
system.timingCpu1.commit.branches             2291197                       # Number of branches committed
system.timingCpu1.commit.bw_lim_events         753700                       # number cycles where commit BW limit reached
system.timingCpu1.commit.commitNonSpecStalls       213514                       # The number of times commit has been forced to stall to communicate backwards
system.timingCpu1.commit.commitSquashedInsts      8983113                       # The number of squashed insts skipped by commit
system.timingCpu1.commit.committedInsts       7108938                       # Number of instructions committed
system.timingCpu1.commit.committedOps        17048132                       # Number of ops (including micro ops) committed
system.timingCpu1.commit.committed_per_cycle::samples     13067796                       # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::mean     1.304591                       # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::stdev     2.275967                       # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::0      8429988     64.51%     64.51% # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::1      1224128      9.37%     73.88% # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::2       593041      4.54%     78.42% # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::3       565908      4.33%     82.75% # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::4       914818      7.00%     89.75% # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::5       361366      2.77%     92.51% # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::6       129433      0.99%     93.50% # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::7        95414      0.73%     94.23% # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::8       753700      5.77%    100.00% # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.timingCpu1.commit.committed_per_cycle::total     13067796                       # Number of insts commited each cycle
system.timingCpu1.commit.fp_insts               67514                       # Number of committed floating point instructions.
system.timingCpu1.commit.function_calls        208233                       # Number of function calls committed.
system.timingCpu1.commit.int_insts           16287425                       # Number of committed integer instructions.
system.timingCpu1.commit.loads                2109699                       # Number of loads committed
system.timingCpu1.commit.membars                81865                       # Number of memory barriers committed
system.timingCpu1.commit.op_class_0::No_OpClass       483954      2.84%      2.84% # Class of committed instruction
system.timingCpu1.commit.op_class_0::IntAlu     12880952     75.56%     78.40% # Class of committed instruction
system.timingCpu1.commit.op_class_0::IntMult        31159      0.18%     78.58% # Class of committed instruction
system.timingCpu1.commit.op_class_0::IntDiv        35096      0.21%     78.78% # Class of committed instruction
system.timingCpu1.commit.op_class_0::FloatAdd         1936      0.01%     78.80% # Class of committed instruction
system.timingCpu1.commit.op_class_0::FloatCmp            0      0.00%     78.80% # Class of committed instruction
system.timingCpu1.commit.op_class_0::FloatCvt          464      0.00%     78.80% # Class of committed instruction
system.timingCpu1.commit.op_class_0::FloatMult            0      0.00%     78.80% # Class of committed instruction
system.timingCpu1.commit.op_class_0::FloatMultAcc            0      0.00%     78.80% # Class of committed instruction
system.timingCpu1.commit.op_class_0::FloatDiv            0      0.00%     78.80% # Class of committed instruction
system.timingCpu1.commit.op_class_0::FloatMisc            0      0.00%     78.80% # Class of committed instruction
system.timingCpu1.commit.op_class_0::FloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdAdd         1176      0.01%     78.80% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdAddAcc            0      0.00%     78.80% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdAlu         8710      0.05%     78.86% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdCmp          542      0.00%     78.86% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdCvt        13656      0.08%     78.94% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdMisc        20800      0.12%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdMult            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdShift          454      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.timingCpu1.commit.op_class_0::MemRead      2097765     12.30%     91.37% # Class of committed instruction
system.timingCpu1.commit.op_class_0::MemWrite      1456432      8.54%     99.91% # Class of committed instruction
system.timingCpu1.commit.op_class_0::FloatMemRead        11934      0.07%     99.98% # Class of committed instruction
system.timingCpu1.commit.op_class_0::FloatMemWrite         3102      0.02%    100.00% # Class of committed instruction
system.timingCpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.timingCpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.timingCpu1.commit.op_class_0::total     17048132                       # Class of committed instruction
system.timingCpu1.commit.refs                 3569233                       # Number of memory references committed
system.timingCpu1.commit.swp_count                  0                       # Number of s/w prefetches committed
system.timingCpu1.commit.vec_insts                  0                       # Number of committed Vector instructions.
system.timingCpu1.committedInsts              7108938                       # Number of Instructions Simulated
system.timingCpu1.committedOps               17048132                       # Number of Ops (including micro ops) Simulated
system.timingCpu1.cpi                        2.317085                       # CPI: Cycles Per Instruction
system.timingCpu1.cpi_total                  2.317085                       # CPI: Total CPI of All Threads
system.timingCpu1.decode.BlockedCycles        7485154                       # Number of cycles decode is blocked
system.timingCpu1.decode.DecodedInsts        31316954                       # Number of instructions handled by decode
system.timingCpu1.decode.IdleCycles           2092046                       # Number of cycles decode is idle
system.timingCpu1.decode.RunCycles            3651178                       # Number of cycles decode is running
system.timingCpu1.decode.SquashCycles          355284                       # Number of cycles decode is squashing
system.timingCpu1.decode.UnblockCycles         887118                       # Number of cycles decode is unblocking
system.timingCpu1.dtb.rdAccesses              2708309                       # TLB accesses on read requests
system.timingCpu1.dtb.rdMisses                  21652                       # TLB misses on read requests
system.timingCpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.timingCpu1.dtb.wrAccesses              1728525                       # TLB accesses on write requests
system.timingCpu1.dtb.wrMisses                   3138                       # TLB misses on write requests
system.timingCpu1.fetch.Branches              4724372                       # Number of branches that fetch encountered
system.timingCpu1.fetch.CacheLines            2051956                       # Number of cache lines fetched
system.timingCpu1.fetch.Cycles               12430648                       # Number of cycles fetch has run and was not squashing or blocked
system.timingCpu1.fetch.IcacheSquashes          56970                       # Number of outstanding Icache misses that were squashed
system.timingCpu1.fetch.Insts                16376874                       # Number of instructions fetch has processed
system.timingCpu1.fetch.ItlbSquashes              985                       # Number of outstanding ITLB misses that were squashed
system.timingCpu1.fetch.MiscStallCycles         21707                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.timingCpu1.fetch.PendingQuiesceStallCycles        52671                       # Number of stall cycles due to pending quiesce instructions
system.timingCpu1.fetch.PendingTrapStallCycles        62472                       # Number of stall cycles due to pending traps
system.timingCpu1.fetch.SquashCycles           710568                       # Number of cycles fetch has spent squashing
system.timingCpu1.fetch.TlbCycles               48537                       # Number of cycles fetch has spent waiting for tlb
system.timingCpu1.fetch.branchRate           0.286812                       # Number of branch fetches per cycle
system.timingCpu1.fetch.icacheStallCycles      1499461                       # Number of cycles fetch is stalled on an Icache miss
system.timingCpu1.fetch.predictedBranches      2290586                       # Number of branches that fetch has predicted taken
system.timingCpu1.fetch.rate                 0.994224                       # Number of inst fetches per cycle
system.timingCpu1.fetch.rateDist::samples     14470780                       # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::mean       2.575936                       # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::stdev      3.403087                       # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::0           8345221     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::1            480321      3.32%     60.99% # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::2            288354      1.99%     62.98% # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::3            340798      2.36%     65.34% # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::4            774165      5.35%     70.69% # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::5            329225      2.28%     72.96% # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::6            297519      2.06%     75.02% # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::7            252938      1.75%     76.77% # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::8           3362239     23.23%    100.00% # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.timingCpu1.fetch.rateDist::total      14470780                       # Number of instructions fetched each cycle (Total)
system.timingCpu1.fp_regfile_reads             143043                       # number of floating regfile reads
system.timingCpu1.fp_regfile_writes             73530                       # number of floating regfile writes
system.timingCpu1.idleCycles                  2001231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.timingCpu1.iew.branchMispredicts        449580                       # Number of branch mispredicts detected at execute
system.timingCpu1.iew.exec_branches           2725504                       # Number of branches executed
system.timingCpu1.iew.exec_nop                      0                       # number of nop insts executed
system.timingCpu1.iew.exec_rate              1.327166                       # Inst execution rate
system.timingCpu1.iew.exec_refs               4412156                       # number of memory reference insts executed
system.timingCpu1.iew.exec_stores             1725525                       # Number of stores executed
system.timingCpu1.iew.exec_swp                      0                       # number of swp insts executed
system.timingCpu1.iew.iewBlockCycles          2385988                       # Number of cycles IEW is blocking
system.timingCpu1.iew.iewDispLoadInsts        3336189                       # Number of dispatched load instructions
system.timingCpu1.iew.iewDispNonSpecInsts       198290                       # Number of dispatched non-speculative instructions
system.timingCpu1.iew.iewDispSquashedInsts        31223                       # Number of squashed instructions skipped by dispatch
system.timingCpu1.iew.iewDispStoreInsts       2218088                       # Number of dispatched store instructions
system.timingCpu1.iew.iewDispatchedInsts     26069159                       # Number of instructions dispatched to IQ
system.timingCpu1.iew.iewExecLoadInsts        2686631                       # Number of load instructions executed
system.timingCpu1.iew.iewExecSquashedInsts       739327                       # Number of squashed instructions skipped in execute
system.timingCpu1.iew.iewExecutedInsts       21861101                       # Number of executed instructions
system.timingCpu1.iew.iewIQFullEvents           16583                       # Number of times the IQ has become full, causing a stall
system.timingCpu1.iew.iewIdleCycles                 0                       # Number of cycles IEW is idle
system.timingCpu1.iew.iewLSQFullEvents         158132                       # Number of times the LSQ has become full, causing a stall
system.timingCpu1.iew.iewSquashCycles          355284                       # Number of cycles IEW is squashing
system.timingCpu1.iew.iewUnblockCycles         184156                       # Number of cycles IEW is unblocking
system.timingCpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.timingCpu1.iew.lsq.thread0.cacheBlocked           92                       # Number of times an access to memory failed due to the cache being blocked
system.timingCpu1.iew.lsq.thread0.forwLoads       257097                       # Number of loads that had data forwarded from stores
system.timingCpu1.iew.lsq.thread0.ignoredResponses         2660                       # Number of memory responses ignored because the instruction is squashed
system.timingCpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.timingCpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.timingCpu1.iew.lsq.thread0.memOrderViolation        14636                       # Number of memory ordering violations
system.timingCpu1.iew.lsq.thread0.rescheduledLoads         1374                       # Number of loads that were rescheduled
system.timingCpu1.iew.lsq.thread0.squashedLoads      1226490                       # Number of loads squashed
system.timingCpu1.iew.lsq.thread0.squashedStores       758554                       # Number of stores squashed
system.timingCpu1.iew.memOrderViolationEvents        14636                       # Number of memory order violations
system.timingCpu1.iew.predictedNotTakenIncorrect       421287                       # Number of branches that were predicted not taken incorrectly
system.timingCpu1.iew.predictedTakenIncorrect        28293                       # Number of branches that were predicted taken incorrectly
system.timingCpu1.iew.wb_consumers           24725336                       # num instructions consuming a value
system.timingCpu1.iew.wb_count               21659582                       # cumulative count of insts written-back
system.timingCpu1.iew.wb_fanout              0.592624                       # average fanout of values written-back
system.timingCpu1.iew.wb_producers           14652819                       # num instructions producing a value
system.timingCpu1.iew.wb_rate                1.314932                       # insts written-back per cycle
system.timingCpu1.iew.wb_sent                21792252                       # cumulative count of insts sent to commit
system.timingCpu1.int_regfile_reads          29835358                       # number of integer regfile reads
system.timingCpu1.int_regfile_writes         16923306                       # number of integer regfile writes
system.timingCpu1.ipc                        0.431577                       # IPC: Instructions Per Cycle
system.timingCpu1.ipc_total                  0.431577                       # IPC: Total IPC of All Threads
system.timingCpu1.iq.FU_type_0::No_OpClass       554617      2.45%      2.45% # Type of FU issued
system.timingCpu1.iq.FU_type_0::IntAlu       17263638     76.30%     78.75% # Type of FU issued
system.timingCpu1.iq.FU_type_0::IntMult         38072      0.17%     78.92% # Type of FU issued
system.timingCpu1.iq.FU_type_0::IntDiv          39046      0.17%     79.10% # Type of FU issued
system.timingCpu1.iq.FU_type_0::FloatAdd         3278      0.01%     79.11% # Type of FU issued
system.timingCpu1.iq.FU_type_0::FloatCmp            0      0.00%     79.11% # Type of FU issued
system.timingCpu1.iq.FU_type_0::FloatCvt         3553      0.02%     79.13% # Type of FU issued
system.timingCpu1.iq.FU_type_0::FloatMult            0      0.00%     79.13% # Type of FU issued
system.timingCpu1.iq.FU_type_0::FloatMultAcc            0      0.00%     79.13% # Type of FU issued
system.timingCpu1.iq.FU_type_0::FloatDiv            0      0.00%     79.13% # Type of FU issued
system.timingCpu1.iq.FU_type_0::FloatMisc            0      0.00%     79.13% # Type of FU issued
system.timingCpu1.iq.FU_type_0::FloatSqrt            0      0.00%     79.13% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdAdd          1694      0.01%     79.13% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.13% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdAlu         12399      0.05%     79.19% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdCmp           564      0.00%     79.19% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdCvt         18366      0.08%     79.27% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdMisc        24200      0.11%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdShift         1391      0.01%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdDiv             0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdAes             0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdAesMix            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.38% # Type of FU issued
system.timingCpu1.iq.FU_type_0::MemRead       2838374     12.55%     91.93% # Type of FU issued
system.timingCpu1.iq.FU_type_0::MemWrite      1800521      7.96%     99.89% # Type of FU issued
system.timingCpu1.iq.FU_type_0::FloatMemRead        20650      0.09%     99.98% # Type of FU issued
system.timingCpu1.iq.FU_type_0::FloatMemWrite         4590      0.02%    100.00% # Type of FU issued
system.timingCpu1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.timingCpu1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.timingCpu1.iq.FU_type_0::total        22624953                       # Type of FU issued
system.timingCpu1.iq.fp_alu_accesses            99555                       # Number of floating point alu accesses
system.timingCpu1.iq.fp_inst_queue_reads       197405                       # Number of floating instruction queue reads
system.timingCpu1.iq.fp_inst_queue_wakeup_accesses        91482                       # Number of floating instruction queue wakeup accesses
system.timingCpu1.iq.fp_inst_queue_writes       163072                       # Number of floating instruction queue writes
system.timingCpu1.iq.fu_busy_cnt               490911                       # FU busy when requested
system.timingCpu1.iq.fu_busy_rate            0.021698                       # FU busy rate (busy events/executed inst)
system.timingCpu1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::IntAlu           320616     65.31%     65.31% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::IntMult               0      0.00%     65.31% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::IntDiv                0      0.00%     65.31% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::FloatAdd              0      0.00%     65.31% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::FloatCmp              0      0.00%     65.31% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::FloatCvt             38      0.01%     65.32% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::FloatMult             0      0.00%     65.32% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::FloatMultAcc            0      0.00%     65.32% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::FloatDiv              0      0.00%     65.32% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::FloatMisc             0      0.00%     65.32% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::FloatSqrt             0      0.00%     65.32% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdAdd               2      0.00%     65.32% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdAddAcc            0      0.00%     65.32% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdAlu             716      0.15%     65.46% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdCmp              43      0.01%     65.47% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdCvt            1135      0.23%     65.70% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdMisc            187      0.04%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdMult              0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdMultAcc            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdShift             9      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdShiftAcc            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdDiv               0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdSqrt              0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdFloatAdd            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdFloatAlu            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdFloatCmp            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdFloatCvt            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdFloatDiv            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdFloatMisc            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdFloatMult            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdFloatSqrt            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdReduceAdd            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdReduceAlu            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdReduceCmp            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdAes               0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdAesMix            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdSha1Hash            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdSha1Hash2            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdSha256Hash            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdSha256Hash2            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdShaSigma2            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdShaSigma3            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::SimdPredAlu            0      0.00%     65.74% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::MemRead          103002     20.98%     86.73% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::MemWrite          64124     13.06%     99.79% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::FloatMemRead          612      0.12%     99.91% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::FloatMemWrite          427      0.09%    100.00% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::IprAccess             0      0.00%    100.00% # attempts to use FU when none available
system.timingCpu1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.timingCpu1.iq.int_alu_accesses        22461692                       # Number of integer alu accesses
system.timingCpu1.iq.int_inst_queue_reads     60213024                       # Number of integer instruction queue reads
system.timingCpu1.iq.int_inst_queue_wakeup_accesses     21568100                       # Number of integer instruction queue wakeup accesses
system.timingCpu1.iq.int_inst_queue_writes     34941522                       # Number of integer instruction queue writes
system.timingCpu1.iq.iqInstsAdded            25751455                       # Number of instructions added to the IQ (excludes non-spec)
system.timingCpu1.iq.iqInstsIssued           22624953                       # Number of instructions issued
system.timingCpu1.iq.iqNonSpecInstsAdded       317704                       # Number of non-speculative instructions added to the IQ
system.timingCpu1.iq.iqSquashedInstsExamined      9021027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.timingCpu1.iq.iqSquashedInstsIssued       198832                       # Number of squashed instructions issued
system.timingCpu1.iq.iqSquashedNonSpecRemoved       104190                       # Number of squashed non-spec instructions that were removed
system.timingCpu1.iq.iqSquashedOperandsExamined     13006835                       # Number of squashed operands that are examined and possibly removed from graph
system.timingCpu1.iq.issued_per_cycle::samples     14470780                       # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::mean     1.563492                       # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::stdev     2.307858                       # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::0      8494523     58.70%     58.70% # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::1      1197624      8.28%     66.98% # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::2       801073      5.54%     72.51% # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::3       618178      4.27%     76.79% # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::4      1349067      9.32%     86.11% # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::5       601869      4.16%     90.27% # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::6       624240      4.31%     94.58% # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::7       454052      3.14%     97.72% # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::8       330154      2.28%    100.00% # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.timingCpu1.iq.issued_per_cycle::total     14470780                       # Number of insts issued each cycle
system.timingCpu1.iq.rate                    1.373539                       # Inst issue rate
system.timingCpu1.iq.vec_alu_accesses               0                       # Number of vector alu accesses
system.timingCpu1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.timingCpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.timingCpu1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.timingCpu1.itb.rdAccesses                    0                       # TLB accesses on read requests
system.timingCpu1.itb.rdMisses                      0                       # TLB misses on read requests
system.timingCpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 16909915053439                       # Cumulative time (in ticks) in various power states
system.timingCpu1.itb.wrAccesses              2060977                       # TLB accesses on write requests
system.timingCpu1.itb.wrMisses                   4923                       # TLB misses on write requests
system.timingCpu1.kern.inst.arm                     0                       # number of arm instructions executed
system.timingCpu1.kern.inst.quiesce                 0                       # number of quiesce instructions executed
system.timingCpu1.memDep0.conflictingLoads       626960                       # Number of conflicting loads.
system.timingCpu1.memDep0.conflictingStores       513666                       # Number of conflicting stores.
system.timingCpu1.memDep0.insertedLoads       3336189                       # Number of loads inserted to the mem dependence unit.
system.timingCpu1.memDep0.insertedStores      2218088                       # Number of stores inserted to the mem dependence unit.
system.timingCpu1.misc_regfile_reads          9661797                       # number of misc regfile reads
system.timingCpu1.misc_regfile_writes          106642                       # number of misc regfile writes
system.timingCpu1.numCycles                  16472011                       # number of cpu cycles simulated
system.timingCpu1.numPwrStateTransitions         4108                       # Number of power state transitions
system.timingCpu1.numWorkItemsCompleted             0                       # number of work items this cpu completed
system.timingCpu1.numWorkItemsStarted               0                       # number of work items this cpu started
system.timingCpu1.pwrStateClkGateDist::samples         2054                       # Distribution of time spent in the clock gated state
system.timingCpu1.pwrStateClkGateDist::mean 977669337.240506                       # Distribution of time spent in the clock gated state
system.timingCpu1.pwrStateClkGateDist::stdev 137967033.220482                       # Distribution of time spent in the clock gated state
system.timingCpu1.pwrStateClkGateDist::1000-5e+10         2054    100.00%    100.00% # Distribution of time spent in the clock gated state
system.timingCpu1.pwrStateClkGateDist::min_value       372295                       # Distribution of time spent in the clock gated state
system.timingCpu1.pwrStateClkGateDist::max_value    999293373                       # Distribution of time spent in the clock gated state
system.timingCpu1.pwrStateClkGateDist::total         2054                       # Distribution of time spent in the clock gated state
system.timingCpu1.pwrStateResidencyTicks::ON   5423104481                       # Cumulative time (in ticks) in various power states
system.timingCpu1.pwrStateResidencyTicks::CLK_GATED 2008132818692                       # Cumulative time (in ticks) in various power states
system.timingCpu1.pwrStateResidencyTicks::OFF 14896359130266                       # Cumulative time (in ticks) in various power states
system.timingCpu1.quiesceCycles            6030426846                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.timingCpu1.rename.BlockCycles          2989851                       # Number of cycles rename is blocking
system.timingCpu1.rename.CommittedMaps       18087028                       # Number of HB maps that are committed
system.timingCpu1.rename.IQFullEvents          413126                       # Number of times rename has blocked due to IQ full
system.timingCpu1.rename.IdleCycles           2498803                       # Number of cycles rename is idle
system.timingCpu1.rename.LQFullEvents           16530                       # Number of times rename has blocked due to LQ full
system.timingCpu1.rename.ROBFullEvents          19710                       # Number of times rename has blocked due to ROB full
system.timingCpu1.rename.RenameLookups       73079946                       # Number of register rename lookups that rename has made
system.timingCpu1.rename.RenamedInsts        29216197                       # Number of instructions processed by rename
system.timingCpu1.rename.RenamedOperands     30813152                       # Number of destination operands rename has renamed
system.timingCpu1.rename.RunCycles            4087176                       # Number of cycles rename is running
system.timingCpu1.rename.SQFullEvents         1541482                       # Number of times rename has blocked due to SQ full
system.timingCpu1.rename.SquashCycles          355284                       # Number of cycles rename is squashing
system.timingCpu1.rename.UnblockCycles        2174787                       # Number of cycles rename is unblocking
system.timingCpu1.rename.UndoneMaps          12726124                       # Number of HB maps that are undone due to squashing
system.timingCpu1.rename.fp_rename_lookups       193298                       # Number of floating rename lookups
system.timingCpu1.rename.int_rename_lookups     42408549                       # Number of integer rename lookups
system.timingCpu1.rename.serializeStallCycles      2364879                       # count of cycles rename stalled for serializing inst
system.timingCpu1.rename.serializingInsts       126505                       # count of serializing insts renamed
system.timingCpu1.rename.skidInsts            2664040                       # count of insts added to the skid buffer
system.timingCpu1.rename.tempSerializingInsts       124435                       # count of temporary serializing insts renamed
system.timingCpu1.rob.rob_reads              38302016                       # The number of ROB reads
system.timingCpu1.rob.rob_writes             53481316                       # The number of ROB writes
system.timingCpu1.timesIdled                    23456                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
