# do reg_file_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/altera/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/aluno/ELD_IFSC/Encontro27/reg_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:20 on Dec 17,2024
# vcom -reportprogress 300 -93 -work work /home/aluno/ELD_IFSC/Encontro27/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_file
# -- Compiling architecture no_loop_arch of reg_file
# End time: 14:42:20 on Dec 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.reg_file(no_loop_arch)
# vsim work.reg_file(no_loop_arch) 
# Start time: 14:42:23 on Dec 17,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 6.1.0-28-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.reg_file(no_loop_arch)
add wave -position end  sim:/reg_file/clk
add wave -position end  sim:/reg_file/reset
add wave -position end  sim:/reg_file/wr_en
add wave -position end  sim:/reg_file/w_addr
add wave -position end  sim:/reg_file/w_data
add wave -position end  sim:/reg_file/r_addr0
add wave -position end  sim:/reg_file/r_addr1
add wave -position end  sim:/reg_file/r_data0
add wave -position end  sim:/reg_file/r_data1
add wave -position end  sim:/reg_file/array_reg
add wave -position end  sim:/reg_file/array_next
add wave -position end  sim:/reg_file/en
add wave -position end  sim:/reg_file/W
add wave -position end  sim:/reg_file/B
force -freeze sim:/reg_file/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/reg_file/reset 1 0
force -freeze sim:/reg_file/reset 1 0, 0 20
force -freeze sim:/reg_file/w_addr 00 0
force -freeze sim:/reg_file/w_data 10#10000 0
run
force -freeze sim:/reg_file/wr_en 0 0
force -freeze sim:/reg_file/r_addr0 00 0
force -freeze sim:/reg_file/r_addr1 1 0
# Value length (1) does not equal array index length (2).
# ** UI-Msg: (vsim-4011) Invalid force value: 1 0.
# 
force -freeze sim:/reg_file/r_addr1 11 0
run
force -freeze sim:/reg_file/w_data 10#10001 0
run
force -freeze sim:/reg_file/wr_en 1 0
run
# End time: 15:01:47 on Dec 17,2024, Elapsed time: 0:19:24
# Errors: 0, Warnings: 0
