Analysis & Synthesis report for FinalProj
Fri Apr 21 13:14:15 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_level|controller:U_CONTROLLER|state_r
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component|altsyncram_0bv3:auto_generated
 16. Parameter Settings for User Entity Instance: controller:U_CONTROLLER
 17. Parameter Settings for User Entity Instance: datapath:U_DATAPATH
 18. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_REG_PC
 19. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux2x1:U_MUX1
 20. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY
 21. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT0
 22. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT1
 23. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:U_OUTPORT
 24. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|mem_logic:U_MEM_LOGIC
 25. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:U_MUX_EN
 27. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|mux3x1:U_MUX0
 28. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|mux3x1:U_MUX0|mux2x1:U_MUX1
 29. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|mux3x1:U_MUX0|mux2x1:U_MUX2
 30. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|zero_extend:U_ZERO_EX
 31. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_REG_IR
 32. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_REG_MDR
 33. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux2x1:U_MUX2
 34. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux2x1:U_MUX3
 35. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|sign_extend:U_SIGN_EX
 36. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_REGA
 37. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_REGB
 38. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux2x1:U_MUX4
 39. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|shiftleft2:U_SHL2_BOT
 40. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux4x1:U_MUX5|mux2x1:U_MUX1
 41. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux4x1:U_MUX5|mux2x1:U_MUX2
 42. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux4x1:U_MUX5|mux2x1:U_MUX3
 43. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|alu:UUT
 44. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|shiftleft2:U_SHL2_TOP
 45. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|concat:U_CONCAT
 46. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_ALU_OUT
 47. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_LO
 48. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_HI
 49. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|alu_control:U_ALU_CONTROL
 50. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX6
 51. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX6|mux2x1:U_MUX1
 52. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX6|mux2x1:U_MUX2
 53. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX7
 54. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX7|mux2x1:U_MUX1
 55. Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX7|mux2x1:U_MUX2
 56. Parameter Settings for User Entity Instance: decoder7seg:U_LED5
 57. Parameter Settings for User Entity Instance: decoder7seg:U_LED4
 58. Parameter Settings for User Entity Instance: decoder7seg:U_LED3
 59. Parameter Settings for User Entity Instance: decoder7seg:U_LED2
 60. Parameter Settings for User Entity Instance: decoder7seg:U_LED1
 61. Parameter Settings for User Entity Instance: decoder7seg:U_LED0
 62. Parameter Settings for Inferred Entity Instance: datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult0
 63. Parameter Settings for Inferred Entity Instance: datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult1
 64. altsyncram Parameter Settings by Entity Instance
 65. lpm_mult Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "datapath:U_DATAPATH|alu:UUT"
 67. Port Connectivity Checks: "datapath:U_DATAPATH|mux4x1:U_MUX5"
 68. Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_DATA_REGB"
 69. Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_DATA_REGA"
 70. Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_DATA_REG_MDR"
 71. Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|reg:U_MUX_EN"
 72. Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT1"
 73. Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT0"
 74. Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY"
 75. Port Connectivity Checks: "datapath:U_DATAPATH"
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 21 13:14:15 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; FinalProj                                      ;
; Top-level Entity Name              ; top_level                                      ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 4,197                                          ;
;     Total combinational functions  ; 3,054                                          ;
;     Dedicated logic registers      ; 1,373                                          ;
; Total registers                    ; 1373                                           ;
; Total pins                         ; 61                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 8,192                                          ;
; Embedded Multiplier 9-bit elements ; 16                                             ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; top_level          ; FinalProj          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                           ; Library ;
+------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; ../../Final Project/Week3/Deliverable7/decoder7seg.vhd                                                           ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/decoder7seg.vhd      ;         ;
; ../../Final Project/Week2/Deliverable4/controller.vhd                                                            ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week2/Deliverable4/controller.vhd       ;         ;
; ../../Final Project/Week3/Deliverable7/top_level.vhd                                                             ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd        ;         ;
; ../../Final Project/Week1/Deliverable2/mem_logic.vhd                                                             ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/mem_logic.vhd        ;         ;
; ../../Final Project/Week1/Deliverable2/memory.vhd                                                                ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd           ;         ;
; ../../Final Project/Week1/Deliverable1/alu.vhd                                                                   ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd              ;         ;
; ../../Final Project/Week1/Deliverable3/zero_extend.vhd                                                           ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/zero_extend.vhd      ;         ;
; ../../Final Project/Week1/Deliverable3/sign_extend.vhd                                                           ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/sign_extend.vhd      ;         ;
; ../../Final Project/Week1/Deliverable3/shiftleft2.vhd                                                            ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/shiftleft2.vhd       ;         ;
; ../../Final Project/Week1/Deliverable3/registerfile.vhd                                                          ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/registerfile.vhd     ;         ;
; ../../Final Project/Week1/Deliverable3/reg.vhd                                                                   ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/reg.vhd              ;         ;
; ../../Final Project/Week1/Deliverable3/mux4x1.vhd                                                                ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux4x1.vhd           ;         ;
; ../../Final Project/Week1/Deliverable3/mux3x1.vhd                                                                ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux3x1.vhd           ;         ;
; ../../Final Project/Week1/Deliverable3/mux2x1.vhd                                                                ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux2x1.vhd           ;         ;
; ../../Final Project/Week1/Deliverable3/datapath.vhd                                                              ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd         ;         ;
; ../../Final Project/Week1/Deliverable3/concat.vhd                                                                ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/concat.vhd           ;         ;
; ../../Final Project/Week1/Deliverable3/alucontrol.vhd                                                            ; yes             ; User VHDL File                         ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/alucontrol.vhd       ;         ;
; ../../Final Project/Week1/Deliverable2/ram_gcd.vhd                                                               ; yes             ; User Wizard-Generated File             ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_gcd.vhd          ;         ;
; altsyncram.tdf                                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc                                                                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                                                                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; aglobal221.inc                                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                               ;         ;
; a_rdenreg.inc                                                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                                                                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                                                                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; altdpram.inc                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; db/altsyncram_0bv3.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Quartus Projects/Final Project/db/altsyncram_0bv3.tdf ;         ;
; /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/gcd_assembly.mif ; yes             ; Auto-Found Memory Initialization File  ; /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/gcd_assembly.mif       ;         ;
; lpm_mult.tdf                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                 ;         ;
; lpm_add_sub.inc                                                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;         ;
; multcore.inc                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc                                                 ;         ;
; bypassff.inc                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                 ;         ;
; altshift.inc                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                 ;         ;
; db/mult_qgs.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Quartus Projects/Final Project/db/mult_qgs.tdf        ;         ;
; db/mult_tns.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Quartus Projects/Final Project/db/mult_tns.tdf        ;         ;
+------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,197          ;
;                                             ;                ;
; Total combinational functions               ; 3054           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2202           ;
;     -- 3 input functions                    ; 699            ;
;     -- <=2 input functions                  ; 153            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2793           ;
;     -- arithmetic mode                      ; 261            ;
;                                             ;                ;
; Total registers                             ; 1373           ;
;     -- Dedicated logic registers            ; 1373           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 61             ;
; Total memory bits                           ; 8192           ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 16             ;
;                                             ;                ;
; Maximum fan-out node                        ; clk50MHz~input ;
; Maximum fan-out                             ; 1405           ;
; Total fan-out                               ; 17315          ;
; Average fan-out                             ; 3.77           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                         ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top_level                                      ; 3054 (0)            ; 1373 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 61   ; 0            ; 0          ; |top_level                                                                                                                  ; top_level       ; work         ;
;    |controller:U_CONTROLLER|                    ; 90 (90)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|controller:U_CONTROLLER                                                                                          ; controller      ; work         ;
;    |datapath:U_DATAPATH|                        ; 2922 (3)            ; 1356 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH                                                                                              ; datapath        ; work         ;
;       |alu:UUT|                                 ; 1207 (1036)         ; 0 (0)                     ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|alu:UUT                                                                                      ; alu             ; work         ;
;          |lpm_mult:Mult0|                       ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult0                                                                       ; lpm_mult        ; work         ;
;             |mult_qgs:auto_generated|           ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult0|mult_qgs:auto_generated                                               ; mult_qgs        ; work         ;
;          |lpm_mult:Mult1|                       ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult1                                                                       ; lpm_mult        ; work         ;
;             |mult_tns:auto_generated|           ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult1|mult_tns:auto_generated                                               ; mult_tns        ; work         ;
;       |alu_control:U_ALU_CONTROL|               ; 26 (26)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|alu_control:U_ALU_CONTROL                                                                    ; alu_control     ; work         ;
;       |memory:U_MEMORY|                         ; 84 (0)              ; 44 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY                                                                              ; memory          ; work         ;
;          |mem_logic:U_MEM_LOGIC|                ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|mem_logic:U_MEM_LOGIC                                                        ; mem_logic       ; work         ;
;          |mux3x1:U_MUX0|                        ; 41 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|mux3x1:U_MUX0                                                                ; mux3x1          ; work         ;
;             |mux2x1:U_MUX2|                     ; 41 (41)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|mux3x1:U_MUX0|mux2x1:U_MUX2                                                  ; mux2x1          ; work         ;
;          |ram_gcd:U_RAM|                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM                                                                ; ram_gcd         ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_0bv3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component|altsyncram_0bv3:auto_generated ; altsyncram_0bv3 ; work         ;
;          |reg:U_INPORT0|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT0                                                                ; reg             ; work         ;
;          |reg:U_INPORT1|                        ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT1                                                                ; reg             ; work         ;
;          |reg:U_MUX_EN|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|reg:U_MUX_EN                                                                 ; reg             ; work         ;
;          |reg:U_OUTPORT|                        ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|reg:U_OUTPORT                                                                ; reg             ; work         ;
;       |mux2x1:U_MUX1|                           ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux2x1:U_MUX1                                                                                ; mux2x1          ; work         ;
;       |mux2x1:U_MUX2|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux2x1:U_MUX2                                                                                ; mux2x1          ; work         ;
;       |mux2x1:U_MUX3|                           ; 66 (66)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux2x1:U_MUX3                                                                                ; mux2x1          ; work         ;
;       |mux2x1:U_MUX4|                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux2x1:U_MUX4                                                                                ; mux2x1          ; work         ;
;       |mux3x1:U_MUX6|                           ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux3x1:U_MUX6                                                                                ; mux3x1          ; work         ;
;          |mux2x1:U_MUX1|                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux3x1:U_MUX6|mux2x1:U_MUX1                                                                  ; mux2x1          ; work         ;
;       |mux4x1:U_MUX5|                           ; 53 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux4x1:U_MUX5                                                                                ; mux4x1          ; work         ;
;          |mux2x1:U_MUX3|                        ; 53 (53)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|mux4x1:U_MUX5|mux2x1:U_MUX3                                                                  ; mux2x1          ; work         ;
;       |reg:U_DATA_ALU_OUT|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_DATA_ALU_OUT                                                                           ; reg             ; work         ;
;       |reg:U_DATA_HI|                           ; 1 (1)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_DATA_HI                                                                                ; reg             ; work         ;
;       |reg:U_DATA_LO|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_DATA_LO                                                                                ; reg             ; work         ;
;       |reg:U_DATA_REGB|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_DATA_REGB                                                                              ; reg             ; work         ;
;       |reg:U_DATA_REG_IR|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_DATA_REG_IR                                                                            ; reg             ; work         ;
;       |reg:U_DATA_REG_MDR|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_DATA_REG_MDR                                                                           ; reg             ; work         ;
;       |reg:U_DATA_REG_PC|                       ; 31 (31)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|reg:U_DATA_REG_PC                                                                            ; reg             ; work         ;
;       |register_file:U_REGFILE|                 ; 1394 (1394)         ; 1088 (1088)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|register_file:U_REGFILE                                                                      ; register_file   ; work         ;
;       |sign_extend:U_SIGN_EX|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|datapath:U_DATAPATH|sign_extend:U_SIGN_EX                                                                        ; sign_extend     ; work         ;
;    |decoder7seg:U_LED0|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED0                                                                                               ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED1|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED1                                                                                               ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED2|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED2                                                                                               ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED3|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED3                                                                                               ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED4|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED4                                                                                               ; decoder7seg     ; work         ;
;    |decoder7seg:U_LED5|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|decoder7seg:U_LED5                                                                                               ; decoder7seg     ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------+
; Name                                                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------+
; datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component|altsyncram_0bv3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; ../../Final Project/Week1/Deliverable2/GCD_Assembly.mif ;
+-----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM ; ../../Final Project/Week1/Deliverable2/ram_gcd.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|controller:U_CONTROLLER|state_r                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------+--------------+--------------------+------------------------+-------------------------+-------------------------+------------------+------------------+----------------+----------------+----------------+--------------+-----------------+-------------------------+-------------------------+------------------+----------------------------+------------------+---------------+
; Name                       ; state_r.stop ; state_r.Mem_read_2 ; state_r.OP_Rbeq_cycle2 ; state_r.OP_Itype_cycle2 ; state_r.OP_Itype_cycle1 ; state_r.IR_Write ; state_r.Mem_read ; state_r.LW_mem ; state_r.SW_mem ; state_r.OP_Jal ; state_r.OP_J ; state_r.OP_Rbeq ; state_r.OP_Rtype_cycle2 ; state_r.OP_Rtype_cycle1 ; state_r.OP_LW_SW ; state_r.Instruction_decode ; state_r.IR_Fetch ; state_r.Start ;
+----------------------------+--------------+--------------------+------------------------+-------------------------+-------------------------+------------------+------------------+----------------+----------------+----------------+--------------+-----------------+-------------------------+-------------------------+------------------+----------------------------+------------------+---------------+
; state_r.Start              ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 0             ;
; state_r.IR_Fetch           ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 1                ; 1             ;
; state_r.Instruction_decode ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 1                          ; 0                ; 1             ;
; state_r.OP_LW_SW           ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 1                ; 0                          ; 0                ; 1             ;
; state_r.OP_Rtype_cycle1    ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 1                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.OP_Rtype_cycle2    ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 1                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.OP_Rbeq            ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 1               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.OP_J               ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 1            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.OP_Jal             ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 1              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.SW_mem             ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 1              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.LW_mem             ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 1              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.Mem_read           ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 1                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.IR_Write           ; 0            ; 0                  ; 0                      ; 0                       ; 0                       ; 1                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.OP_Itype_cycle1    ; 0            ; 0                  ; 0                      ; 0                       ; 1                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.OP_Itype_cycle2    ; 0            ; 0                  ; 0                      ; 1                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.OP_Rbeq_cycle2     ; 0            ; 0                  ; 1                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.Mem_read_2         ; 0            ; 1                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
; state_r.stop               ; 1            ; 0                  ; 0                      ; 0                       ; 0                       ; 0                ; 0                ; 0              ; 0              ; 0              ; 0            ; 0               ; 0                       ; 0                       ; 0                ; 0                          ; 0                ; 1             ;
+----------------------------+--------------+--------------------+------------------------+-------------------------+-------------------------+------------------+------------------+----------------+----------------+----------------+--------------+-----------------+-------------------------+-------------------------+------------------+----------------------------+------------------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-----------------------------------------------------------------+----------------------------------------+
; Register name                                                   ; Reason for Removal                     ;
+-----------------------------------------------------------------+----------------------------------------+
; datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT1|output[9..31] ; Stuck at GND due to stuck port data_in ;
; datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT0|output[9..31] ; Stuck at GND due to stuck port data_in ;
; controller:U_CONTROLLER|state_r.stop                            ; Lost fanout                            ;
; Total Number of Removed Registers = 47                          ;                                        ;
+-----------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1373  ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 1291  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1290  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|datapath:U_DATAPATH|reg:U_DATA_REG_PC|output[1]                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_level|datapath:U_DATAPATH|reg:U_DATA_REG_PC|output[8]                           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |top_level|datapath:U_DATAPATH|register_file:U_REGFILE|rd_data1[26]                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |top_level|datapath:U_DATAPATH|register_file:U_REGFILE|rd_data0[30]                  ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 64 LEs               ; 1280 LEs               ; Yes        ; |top_level|datapath:U_DATAPATH|reg:U_DATA_HI|output[4]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_level|controller:U_CONTROLLER|ALUOp                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|alu_control:U_ALU_CONTROL|ALU_LO_HI[0]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|mux4x1:U_MUX5|mux2x1:U_MUX3|output[0]                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|mux4x1:U_MUX5|mux2x1:U_MUX3|output[31]                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|memory:U_MEMORY|mux3x1:U_MUX0|mux2x1:U_MUX2|output[1] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|mux4x1:U_MUX5|mux2x1:U_MUX3|output[10]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|mux2x1:U_MUX3|output[10]                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |top_level|datapath:U_DATAPATH|alu_control:U_ALU_CONTROL|OPSelect[0]                 ;
; 15:1               ; 9 bits    ; 90 LEs        ; 63 LEs               ; 27 LEs                 ; No         ; |top_level|controller:U_CONTROLLER|Selector0                                         ;
; 41:1               ; 8 bits    ; 216 LEs       ; 104 LEs              ; 112 LEs                ; No         ; |top_level|datapath:U_DATAPATH|alu:UUT|Mux21                                         ;
; 42:1               ; 7 bits    ; 196 LEs       ; 91 LEs               ; 105 LEs                ; No         ; |top_level|datapath:U_DATAPATH|alu:UUT|Mux8                                          ;
; 42:1               ; 4 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |top_level|datapath:U_DATAPATH|alu:UUT|Mux25                                         ;
; 43:1               ; 4 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |top_level|datapath:U_DATAPATH|alu:UUT|Mux7                                          ;
; 43:1               ; 2 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |top_level|datapath:U_DATAPATH|alu:UUT|Mux28                                         ;
; 44:1               ; 2 bits    ; 58 LEs        ; 28 LEs               ; 30 LEs                 ; No         ; |top_level|datapath:U_DATAPATH|alu:UUT|Mux3                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |top_level|datapath:U_DATAPATH|alu:UUT|Add0                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |top_level|datapath:U_DATAPATH|alu:UUT|Add0                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component|altsyncram_0bv3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:U_CONTROLLER ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_REG_PC ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux2x1:U_MUX1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:U_OUTPORT ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|mem_logic:U_MEM_LOGIC ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                                   ; Type                            ;
+------------------------------------+---------------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                       ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                      ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                     ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                      ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                     ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                                       ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT                                             ; Untyped                         ;
; WIDTH_A                            ; 32                                                      ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                                                       ; Signed Integer                  ;
; NUMWORDS_A                         ; 256                                                     ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                            ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                                    ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                                    ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                    ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                                    ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                                    ; Untyped                         ;
; WIDTH_B                            ; 1                                                       ; Signed Integer                  ;
; WIDTHAD_B                          ; 1                                                       ; Signed Integer                  ;
; NUMWORDS_B                         ; 0                                                       ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1                                                  ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                  ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                                  ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                                  ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                            ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                                  ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                                    ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                    ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                                    ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                                    ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                    ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                                    ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                                       ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                                                       ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                    ; Untyped                         ;
; BYTE_SIZE                          ; 8                                                       ; Signed Integer                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                    ; Untyped                         ;
; INIT_FILE                          ; ../../Final Project/Week1/Deliverable2/GCD_Assembly.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                  ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                                       ; Signed Integer                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                  ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                  ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                  ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                  ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                         ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                         ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                                   ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                   ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                                       ; Signed Integer                  ;
; DEVICE_FAMILY                      ; MAX 10                                                  ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_0bv3                                         ; Untyped                         ;
+------------------------------------+---------------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|reg:U_MUX_EN ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|mux3x1:U_MUX0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|mux3x1:U_MUX0|mux2x1:U_MUX1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|memory:U_MEMORY|mux3x1:U_MUX0|mux2x1:U_MUX2 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|zero_extend:U_ZERO_EX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_REG_IR ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_REG_MDR ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux2x1:U_MUX2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux2x1:U_MUX3 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|sign_extend:U_SIGN_EX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_REGA ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_REGB ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux2x1:U_MUX4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|shiftleft2:U_SHL2_BOT ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux4x1:U_MUX5|mux2x1:U_MUX1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux4x1:U_MUX5|mux2x1:U_MUX2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux4x1:U_MUX5|mux2x1:U_MUX3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|alu:UUT ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|shiftleft2:U_SHL2_TOP ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 26    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|concat:U_CONCAT ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_ALU_OUT ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_LO ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|reg:U_DATA_HI ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|alu_control:U_ALU_CONTROL ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX6 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX6|mux2x1:U_MUX1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX6|mux2x1:U_MUX2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX7 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX7|mux2x1:U_MUX1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:U_DATAPATH|mux3x1:U_MUX7|mux2x1:U_MUX2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder7seg:U_LED5 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; g_to_a         ; true  ; Enumerated                             ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder7seg:U_LED4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; g_to_a         ; true  ; Enumerated                             ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder7seg:U_LED3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; g_to_a         ; true  ; Enumerated                             ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder7seg:U_LED2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; g_to_a         ; true  ; Enumerated                             ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder7seg:U_LED1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; g_to_a         ; true  ; Enumerated                             ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decoder7seg:U_LED0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; g_to_a         ; true  ; Enumerated                             ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------+
; Parameter Name                                 ; Value    ; Type                            ;
+------------------------------------------------+----------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 32       ; Untyped                         ;
; LPM_WIDTHB                                     ; 32       ; Untyped                         ;
; LPM_WIDTHP                                     ; 64       ; Untyped                         ;
; LPM_WIDTHR                                     ; 64       ; Untyped                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                         ;
; LATENCY                                        ; 0        ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                         ;
; USE_EAB                                        ; OFF      ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                         ;
+------------------------------------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult1 ;
+------------------------------------------------+----------+---------------------------------+
; Parameter Name                                 ; Value    ; Type                            ;
+------------------------------------------------+----------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 32       ; Untyped                         ;
; LPM_WIDTHB                                     ; 32       ; Untyped                         ;
; LPM_WIDTHP                                     ; 64       ; Untyped                         ;
; LPM_WIDTHR                                     ; 64       ; Untyped                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                         ;
; LATENCY                                        ; 0        ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                         ;
; USE_EAB                                        ; OFF      ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                         ;
+------------------------------------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                 ;
; Entity Instance                           ; datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 2                                          ;
; Entity Instance                       ; datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 32                                         ;
;     -- LPM_WIDTHP                     ; 64                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|alu:UUT"                                                                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; branch_taken[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|mux4x1:U_MUX5" ;
+---------------+-------+----------+----------------------------+
; Port          ; Type  ; Severity ; Details                    ;
+---------------+-------+----------+----------------------------+
; input1[31..3] ; Input ; Info     ; Stuck at GND               ;
; input1[1..0]  ; Input ; Info     ; Stuck at GND               ;
; input1[2]     ; Input ; Info     ; Stuck at VCC               ;
+---------------+-------+----------+----------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_DATA_REGB" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_DATA_REGA"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; en     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|reg:U_DATA_REG_MDR" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|reg:U_MUX_EN" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT1" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY|reg:U_INPORT0" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH|memory:U_MEMORY"                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; outport[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:U_DATAPATH"                                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ir31_0[25..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ir31_0[15..6]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 61                          ;
; cycloneiii_ff         ; 1373                        ;
;     CLR               ; 83                          ;
;     ENA               ; 82                          ;
;     ENA CLR           ; 1178                        ;
;     ENA CLR SCLR SLD  ; 4                           ;
;     ENA CLR SLD       ; 26                          ;
; cycloneiii_lcell_comb ; 3061                        ;
;     arith             ; 261                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 223                         ;
;     normal            ; 2800                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 112                         ;
;         3 data inputs ; 476                         ;
;         4 data inputs ; 2202                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 7.14                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Fri Apr 21 13:13:37 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProj -c FinalProj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week3/deliverable7/decoder7seg.vhd
    Info (12022): Found design unit 1: decoder7seg-BHV File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/decoder7seg.vhd Line: 14
    Info (12023): Found entity 1: decoder7seg File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/decoder7seg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week2/deliverable4/controller.vhd
    Info (12022): Found design unit 1: controller-default_arch File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week2/Deliverable4/controller.vhd Line: 35
    Info (12023): Found entity 1: controller File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week2/Deliverable4/controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week3/deliverable7/top_level.vhd
    Info (12022): Found design unit 1: top_level-STR File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd Line: 31
    Info (12023): Found entity 1: top_level File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/mem_logic.vhd
    Info (12022): Found design unit 1: mem_logic-default_arch File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/mem_logic.vhd Line: 18
    Info (12023): Found entity 1: mem_logic File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/mem_logic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/memory.vhd
    Info (12022): Found design unit 1: memory-default_arch File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd Line: 23
    Info (12023): Found entity 1: memory File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable1/alu.vhd
    Info (12022): Found design unit 1: alu-BHV File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd Line: 20
    Info (12023): Found entity 1: alu File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/zero_extend.vhd
    Info (12022): Found design unit 1: zero_extend-default_arch File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/zero_extend.vhd Line: 14
    Info (12023): Found entity 1: zero_extend File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/zero_extend.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-default_arch File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/sign_extend.vhd Line: 16
    Info (12023): Found entity 1: sign_extend File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/sign_extend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/shiftleft2.vhd
    Info (12022): Found design unit 1: shiftleft2-default_arch File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/shiftleft2.vhd Line: 15
    Info (12023): Found entity 1: shiftleft2 File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/shiftleft2.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/registerfile.vhd
    Info (12022): Found design unit 1: register_file-sync_read_during_write File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/registerfile.vhd Line: 20
    Info (12022): Found design unit 2: register_file-sync_read File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/registerfile.vhd Line: 50
    Info (12023): Found entity 1: register_file File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/registerfile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/reg.vhd
    Info (12022): Found design unit 1: reg-default_arch File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/reg.vhd Line: 17
    Info (12023): Found entity 1: reg File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/mux4x1.vhd
    Info (12022): Found design unit 1: mux4x1-STR1 File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux4x1.vhd Line: 17
    Info (12023): Found entity 1: mux4x1 File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/mux3x1.vhd
    Info (12022): Found design unit 1: mux3x1-default_arch File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux3x1.vhd Line: 17
    Info (12023): Found entity 1: mux3x1 File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux3x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-default_arch File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux2x1.vhd Line: 16
    Info (12023): Found entity 1: mux2x1 File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/mux2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/datapath.vhd
    Info (12022): Found design unit 1: datapath-str File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 35
    Info (12023): Found entity 1: datapath File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/concat.vhd
    Info (12022): Found design unit 1: concat-default_arch File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/concat.vhd Line: 16
    Info (12023): Found entity 1: concat File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/concat.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable3/alucontrol.vhd
    Info (12022): Found design unit 1: alu_control-BHV File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/alucontrol.vhd Line: 19
    Info (12023): Found entity 1: alu_control File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/alucontrol.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram.vhd Line: 55
    Info (12023): Found entity 1: ram File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase1.vhd
    Info (12022): Found design unit 1: ram_testcase1-SYN File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase1.vhd Line: 55
    Info (12023): Found entity 1: ram_testcase1 File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase2.vhd
    Info (12022): Found design unit 1: ram_testcase2-SYN File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase2.vhd Line: 55
    Info (12023): Found entity 1: ram_testcase2 File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase2.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase4.vhd
    Info (12022): Found design unit 1: ram_testcase4-SYN File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase4.vhd Line: 55
    Info (12023): Found entity 1: ram_testcase4 File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase4.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_testcase7.vhd
    Info (12022): Found design unit 1: ram_testcase7-SYN File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase7.vhd Line: 55
    Info (12023): Found entity 1: ram_testcase7 File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_testcase7.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/ram_gcd.vhd
    Info (12022): Found design unit 1: ram_gcd-SYN File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_gcd.vhd Line: 55
    Info (12023): Found entity 1: ram_gcd File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_gcd.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/chris/onedrive/documents/2022-2023/spring/eel4712c/labs/final project/week1/deliverable2/bubble.vhd
    Info (12022): Found design unit 1: bubble-SYN File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/bubble.vhd Line: 55
    Info (12023): Found entity 1: bubble File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/bubble.vhd Line: 43
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:U_CONTROLLER" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd Line: 84
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:U_DATAPATH" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(42): object "regA_data" assigned a value but never read File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 42
Info (12128): Elaborating entity "reg" for hierarchy "datapath:U_DATAPATH|reg:U_DATA_REG_PC" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 70
Info (12128): Elaborating entity "mux2x1" for hierarchy "datapath:U_DATAPATH|mux2x1:U_MUX1" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 78
Info (12128): Elaborating entity "memory" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 87
Info (12128): Elaborating entity "mem_logic" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY|mem_logic:U_MEM_LOGIC" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd Line: 57
Info (12128): Elaborating entity "ram_gcd" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_gcd.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_gcd.vhd Line: 62
Info (12133): Instantiated megafunction "datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/ram_gcd.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../Final Project/Week1/Deliverable2/GCD_Assembly.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0bv3.tdf
    Info (12023): Found entity 1: altsyncram_0bv3 File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Quartus Projects/Final Project/db/altsyncram_0bv3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0bv3" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY|ram_gcd:U_RAM|altsyncram:altsyncram_component|altsyncram_0bv3:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "reg" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY|reg:U_MUX_EN" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd Line: 74
Info (12128): Elaborating entity "mux3x1" for hierarchy "datapath:U_DATAPATH|memory:U_MEMORY|mux3x1:U_MUX0" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable2/memory.vhd Line: 82
Info (12128): Elaborating entity "zero_extend" for hierarchy "datapath:U_DATAPATH|zero_extend:U_ZERO_EX" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 103
Info (12128): Elaborating entity "mux2x1" for hierarchy "datapath:U_DATAPATH|mux2x1:U_MUX2" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 128
Info (12128): Elaborating entity "register_file" for hierarchy "datapath:U_DATAPATH|register_file:U_REGFILE" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 148
Info (12128): Elaborating entity "sign_extend" for hierarchy "datapath:U_DATAPATH|sign_extend:U_SIGN_EX" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 162
Info (12128): Elaborating entity "shiftleft2" for hierarchy "datapath:U_DATAPATH|shiftleft2:U_SHL2_BOT" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 196
Info (12128): Elaborating entity "mux4x1" for hierarchy "datapath:U_DATAPATH|mux4x1:U_MUX5" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 202
Info (12128): Elaborating entity "alu" for hierarchy "datapath:U_DATAPATH|alu:UUT" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 214
Info (12128): Elaborating entity "shiftleft2" for hierarchy "datapath:U_DATAPATH|shiftleft2:U_SHL2_TOP" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 226
Info (12128): Elaborating entity "concat" for hierarchy "datapath:U_DATAPATH|concat:U_CONCAT" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 232
Info (12128): Elaborating entity "alu_control" for hierarchy "datapath:U_DATAPATH|alu_control:U_ALU_CONTROL" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable3/datapath.vhd Line: 262
Info (12128): Elaborating entity "decoder7seg" for hierarchy "decoder7seg:U_LED5" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd Line: 138
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:U_DATAPATH|alu:UUT|Mult0" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:U_DATAPATH|alu:UUT|Mult1" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult0" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd Line: 55
Info (12133): Instantiated megafunction "datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult0" with the following parameter: File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd Line: 55
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Quartus Projects/Final Project/db/mult_qgs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult1" File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd Line: 61
Info (12133): Instantiated megafunction "datapath:U_DATAPATH|alu:UUT|lpm_mult:Mult1" with the following parameter: File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week1/Deliverable1/alu.vhd Line: 61
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Quartus Projects/Final Project/db/mult_tns.tdf Line: 31
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led0_dp" is stuck at VCC File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd Line: 17
    Warning (13410): Pin "led1_dp" is stuck at VCC File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd Line: 19
    Warning (13410): Pin "led2_dp" is stuck at VCC File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd Line: 21
    Warning (13410): Pin "led3_dp" is stuck at VCC File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd Line: 23
    Warning (13410): Pin "led4_dp" is stuck at VCC File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd Line: 25
    Warning (13410): Pin "led5_dp" is stuck at VCC File: C:/Users/chris/OneDrive/Documents/2022-2023/SPRING/EEL4712C/Labs/Final Project/Week3/Deliverable7/top_level.vhd Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4402 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 4293 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Fri Apr 21 13:14:15 2023
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:47


