// Seed: 3393924844
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input logic id_3,
    output logic id_4,
    output logic id_5
);
  type_18(
      1, id_2, 1
  ); defparam id_6.id_7 = 1; type_19(
      1 - id_2, 1, id_1, 1'b0 == 1
  );
  assign id_5 = 1;
  logic id_8 = id_3, id_9;
  logic id_10;
  logic id_11, id_12;
  type_22(
      1, 1, 1
  );
  logic id_13;
  assign id_6  = 1;
  assign id_13 = 1 ? 1 : id_13 ? 1'b0 : id_7;
endmodule
