#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d545fa2480 .scope module, "tb_writeback" "tb_writeback" 2 4;
 .timescale -9 -12;
P_000001d545fa2610 .param/l "AWIDTH" 0 2 6, +C4<00000000000000000000000000000101>;
P_000001d545fa2648 .param/l "DWIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_000001d545fa2680 .param/l "FUNCT_WIDTH" 0 2 8, +C4<00000000000000000000000000000011>;
P_000001d545fa26b8 .param/l "PC_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
v000001d54600b8c0_0 .var "wb_clk", 0 0;
v000001d54600d080_0 .var "wb_i_ce", 0 0;
v000001d54600b6e0_0 .var "wb_i_change_pc", 0 0;
v000001d54600b820_0 .var "wb_i_data_load", 31 0;
v000001d54600c400_0 .var "wb_i_flush", 0 0;
v000001d54600c5e0_0 .var "wb_i_funct", 2 0;
v000001d54600c680_0 .var "wb_i_opcode", 10 0;
v000001d54600c360_0 .var "wb_i_pc", 31 0;
v000001d54600b960_0 .var "wb_i_rd_addr", 4 0;
v000001d54600c720_0 .var "wb_i_rd_data", 31 0;
v000001d54600c4a0_0 .var "wb_i_stall", 0 0;
v000001d54600b320_0 .var "wb_i_we_rd", 0 0;
v000001d54600c860_0 .net "wb_o_ce", 0 0, v000001d54600ad10_0;  1 drivers
v000001d54600cfe0_0 .net "wb_o_change_pc", 0 0, v000001d54600a590_0;  1 drivers
v000001d54600bbe0_0 .net "wb_o_flush", 0 0, v000001d54600a8b0_0;  1 drivers
v000001d54600bc80_0 .net "wb_o_funct", 2 0, v000001d54600a9f0_0;  1 drivers
v000001d54600cb80_0 .net "wb_o_next_pc", 31 0, v000001d54600aa90_0;  1 drivers
v000001d54600bfa0_0 .net "wb_o_opcode", 10 0, v000001d54600a630_0;  1 drivers
v000001d54600bdc0_0 .net "wb_o_rd_addr", 4 0, v000001d54600ab30_0;  1 drivers
v000001d54600be60_0 .net "wb_o_rd_data", 31 0, v000001d54600adb0_0;  1 drivers
v000001d54600ba00_0 .net "wb_o_stall", 0 0, v000001d54600b5a0_0;  1 drivers
v000001d54600c900_0 .net "wb_o_we_rd", 0 0, v000001d54600cae0_0;  1 drivers
v000001d54600cc20_0 .var "wb_rst", 0 0;
S_000001d545f62da0 .scope function.vec4.s11, "opc" "opc" 2 89, 2 89 0, S_000001d545fa2480;
 .timescale -9 -12;
v000001d545f634c0_0 .var/i "idx", 31 0;
; Variable opc is vec4 return value of scope S_000001d545f62da0
TD_tb_writeback.opc ;
    %pushi/vec4 0, 0, 11;
    %ret/vec4 0, 0, 11;  Assign to opc (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v000001d545f634c0_0;
    %ret/vec4 0, 4, 1; Assign to opc (store_vec4_to_lval)
    %end;
S_000001d545f62f30 .scope task, "reset" "reset" 2 81, 2 81 0, S_000001d545fa2480;
 .timescale -9 -12;
v000001d545f63330_0 .var/i "cycles", 31 0;
E_000001d545fb56f0 .event posedge, v000001d54600ac70_0;
TD_tb_writeback.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d54600cc20_0, 0, 1;
    %load/vec4 v000001d545f63330_0;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d545fb56f0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d54600cc20_0, 0, 1;
    %end;
S_000001d545fb7720 .scope module, "uut" "write_back_stage" 2 43, 3 4 0, S_000001d545fa2480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wb_clk";
    .port_info 1 /INPUT 1 "wb_rst";
    .port_info 2 /INPUT 11 "wb_i_opcode";
    .port_info 3 /INPUT 3 "wb_i_funct";
    .port_info 4 /INPUT 32 "wb_i_data_load";
    .port_info 5 /INPUT 1 "wb_i_we_rd";
    .port_info 6 /OUTPUT 1 "wb_o_we_rd";
    .port_info 7 /INPUT 5 "wb_i_rd_addr";
    .port_info 8 /OUTPUT 5 "wb_o_rd_addr";
    .port_info 9 /INPUT 32 "wb_i_rd_data";
    .port_info 10 /OUTPUT 32 "wb_o_rd_data";
    .port_info 11 /INPUT 32 "wb_i_pc";
    .port_info 12 /OUTPUT 32 "wb_o_next_pc";
    .port_info 13 /OUTPUT 1 "wb_o_change_pc";
    .port_info 14 /INPUT 1 "wb_i_ce";
    .port_info 15 /OUTPUT 1 "wb_o_stall";
    .port_info 16 /OUTPUT 1 "wb_o_flush";
    .port_info 17 /INPUT 1 "wb_i_flush";
    .port_info 18 /INPUT 1 "wb_i_stall";
    .port_info 19 /OUTPUT 1 "wb_o_ce";
    .port_info 20 /OUTPUT 3 "wb_o_funct";
    .port_info 21 /OUTPUT 11 "wb_o_opcode";
    .port_info 22 /INPUT 1 "wb_i_change_pc";
P_000001d545fa2700 .param/l "AWIDTH" 0 3 6, +C4<00000000000000000000000000000101>;
P_000001d545fa2738 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_000001d545fa2770 .param/l "FUNCT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_000001d545fa27a8 .param/l "PC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
L_000001d545f8b7c0 .functor OR 1, v000001d54600c4a0_0, v000001d54600b5a0_0, C4<0>, C4<0>;
v000001d545f94810_0 .net "op_auipc", 0 0, L_000001d54600b460;  1 drivers
v000001d545fb78b0_0 .net "op_itype", 0 0, L_000001d54600c040;  1 drivers
v000001d545fb7950_0 .net "op_jal", 0 0, L_000001d54600bf00;  1 drivers
v000001d54600a1d0_0 .net "op_jalr", 0 0, L_000001d54600b780;  1 drivers
v000001d54600a950_0 .net "op_load", 0 0, L_000001d54600b1e0;  1 drivers
v000001d54600b030_0 .net "op_lui", 0 0, L_000001d54600b3c0;  1 drivers
v000001d54600aef0_0 .net "op_rtype", 0 0, L_000001d54600b280;  1 drivers
v000001d54600b0d0_0 .net "stall_bit", 0 0, L_000001d545f8b7c0;  1 drivers
v000001d54600ac70_0 .net "wb_clk", 0 0, v000001d54600b8c0_0;  1 drivers
v000001d54600abd0_0 .net "wb_i_ce", 0 0, v000001d54600d080_0;  1 drivers
v000001d54600af90_0 .net "wb_i_change_pc", 0 0, v000001d54600b6e0_0;  1 drivers
v000001d54600ae50_0 .net "wb_i_data_load", 31 0, v000001d54600b820_0;  1 drivers
v000001d54600a270_0 .net "wb_i_flush", 0 0, v000001d54600c400_0;  1 drivers
v000001d54600a310_0 .net "wb_i_funct", 2 0, v000001d54600c5e0_0;  1 drivers
v000001d54600a3b0_0 .net "wb_i_opcode", 10 0, v000001d54600c680_0;  1 drivers
v000001d54600a4f0_0 .net "wb_i_pc", 31 0, v000001d54600c360_0;  1 drivers
v000001d54600a6d0_0 .net "wb_i_rd_addr", 4 0, v000001d54600b960_0;  1 drivers
v000001d54600a450_0 .net "wb_i_rd_data", 31 0, v000001d54600c720_0;  1 drivers
v000001d54600a770_0 .net "wb_i_stall", 0 0, v000001d54600c4a0_0;  1 drivers
v000001d54600a810_0 .net "wb_i_we_rd", 0 0, v000001d54600b320_0;  1 drivers
v000001d54600ad10_0 .var "wb_o_ce", 0 0;
v000001d54600a590_0 .var "wb_o_change_pc", 0 0;
v000001d54600a8b0_0 .var "wb_o_flush", 0 0;
v000001d54600a9f0_0 .var "wb_o_funct", 2 0;
v000001d54600aa90_0 .var "wb_o_next_pc", 31 0;
v000001d54600a630_0 .var "wb_o_opcode", 10 0;
v000001d54600ab30_0 .var "wb_o_rd_addr", 4 0;
v000001d54600adb0_0 .var "wb_o_rd_data", 31 0;
v000001d54600b5a0_0 .var "wb_o_stall", 0 0;
v000001d54600cae0_0 .var "wb_o_we_rd", 0 0;
v000001d54600b640_0 .net "wb_rst", 0 0, v000001d54600cc20_0;  1 drivers
E_000001d545fb5930/0 .event negedge, v000001d54600b640_0;
E_000001d545fb5930/1 .event posedge, v000001d54600ac70_0;
E_000001d545fb5930 .event/or E_000001d545fb5930/0, E_000001d545fb5930/1;
L_000001d54600b1e0 .part v000001d54600c680_0, 2, 1;
L_000001d54600b280 .part v000001d54600c680_0, 0, 1;
L_000001d54600c040 .part v000001d54600c680_0, 1, 1;
L_000001d54600bf00 .part v000001d54600c680_0, 5, 1;
L_000001d54600b780 .part v000001d54600c680_0, 6, 1;
L_000001d54600b3c0 .part v000001d54600c680_0, 7, 1;
L_000001d54600b460 .part v000001d54600c680_0, 8, 1;
    .scope S_000001d545fb7720;
T_2 ;
    %wait E_000001d545fb5930;
    %load/vec4 v000001d54600b640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d54600ad10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d54600a8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d54600b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d54600cae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d54600a590_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d54600ab30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d54600adb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d54600aa90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d54600a9f0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001d54600a630_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d54600a270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d54600ad10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d54600b5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d54600a8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d54600cae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d54600a590_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d54600ab30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d54600adb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d54600a9f0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001d54600a630_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d54600abd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v000001d54600b0d0_0;
    %nor/r;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d54600b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d54600a8b0_0, 0;
    %load/vec4 v000001d54600abd0_0;
    %assign/vec4 v000001d54600ad10_0, 0;
    %load/vec4 v000001d54600a810_0;
    %assign/vec4 v000001d54600cae0_0, 0;
    %load/vec4 v000001d54600a310_0;
    %assign/vec4 v000001d54600a9f0_0, 0;
    %load/vec4 v000001d54600a3b0_0;
    %assign/vec4 v000001d54600a630_0, 0;
    %load/vec4 v000001d54600a6d0_0;
    %assign/vec4 v000001d54600ab30_0, 0;
    %load/vec4 v000001d54600a4f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001d54600aa90_0, 0;
    %load/vec4 v000001d54600af90_0;
    %assign/vec4 v000001d54600a590_0, 0;
    %load/vec4 v000001d54600a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v000001d54600ae50_0;
    %assign/vec4 v000001d54600adb0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000001d54600aef0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.15, 8;
    %load/vec4 v000001d545fb78b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.15;
    %jmp/1 T_2.14, 8;
    %load/vec4 v000001d545fb7950_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.14;
    %jmp/1 T_2.13, 8;
    %load/vec4 v000001d54600a1d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.13;
    %jmp/1 T_2.12, 8;
    %load/vec4 v000001d54600b030_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.12;
    %jmp/1 T_2.11, 8;
    %load/vec4 v000001d545f94810_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.11;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v000001d54600a450_0;
    %assign/vec4 v000001d54600adb0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d54600adb0_0, 0;
T_2.10 ;
T_2.8 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d54600adb0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d545fa2480;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d54600b8c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001d545fa2480;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001d54600b8c0_0;
    %inv;
    %store/vec4 v000001d54600b8c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d545fa2480;
T_5 ;
    %vpi_call 2 76 "$dumpfile", "./waveform/writeback.vcd" {0 0 0};
    %vpi_call 2 77 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d545fa2480 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001d545fa2480;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d54600c5e0_0, 0, 3;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001d54600c680_0, 0, 11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d54600b820_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d54600b320_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d54600b960_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d54600c720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d54600c360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d54600d080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d54600c4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d54600c400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d54600b6e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001d545f63330_0, 0, 32;
    %fork TD_tb_writeback.reset, S_000001d545f62f30;
    %join;
    %wait E_000001d545fb56f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d54600d080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d54600b320_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001d545f634c0_0, 0, 32;
    %callf/vec4 TD_tb_writeback.opc, S_000001d545f62da0;
    %store/vec4 v000001d54600c680_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d54600b6e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d54600c5e0_0, 0, 3;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001d54600b960_0, 0, 5;
    %wait E_000001d545fb56f0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001d54600b820_0, 0, 32;
    %wait E_000001d545fb56f0;
    %vpi_call 2 128 "$display", "%0t: we_rd=%b, rd_addr=%d, rd_data=0x%h, next_pc=%d, change_pc=%b, stall=%b, flush=%b, ce=%b", $time, v000001d54600c900_0, v000001d54600bdc0_0, v000001d54600be60_0, v000001d54600cb80_0, v000001d54600cfe0_0, v000001d54600ba00_0, v000001d54600bbe0_0, v000001d54600c860_0 {0 0 0};
    %vpi_call 2 130 "$display", $time, " ", "wb_o_opcode = %b, wb_o_funct = %b", v000001d54600bfa0_0, v000001d54600bc80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d54600d080_0, 0, 1;
    %wait E_000001d545fb56f0;
    %vpi_call 2 135 "$display", "%0t: (after CE=0) stall=%b, flush=%b, change_pc=%b", $time, v000001d54600ba00_0, v000001d54600bbe0_0, v000001d54600cfe0_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 137 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_write_back_stage.v";
    "././source/write_back_stage.v";
