#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffb8726b00 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x7fffb87540c0_0 .var "clk", 0 0;
v0x7fffb8754180_0 .net "dataadr", 31 0, v0x7fffb874aeb0_0;  1 drivers
v0x7fffb8754240_0 .net "memwrite", 0 0, v0x7fffb87497e0_0;  1 drivers
v0x7fffb87542e0_0 .var "reset", 0 0;
v0x7fffb8754410_0 .net "writedata", 31 0, L_0x7fffb8765c70;  1 drivers
E_0x7fffb86de840 .event negedge, v0x7fffb8747af0_0;
S_0x7fffb87232b0 .scope module, "dut" "top" 2 11, 3 4 0, S_0x7fffb8726b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "dataadr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x7fffb87538d0_0 .net "clk", 0 0, v0x7fffb87540c0_0;  1 drivers
v0x7fffb8753990_0 .net "dataadr", 31 0, v0x7fffb874aeb0_0;  alias, 1 drivers
v0x7fffb8753ae0_0 .net "instr", 31 0, L_0x7fffb8754910;  1 drivers
v0x7fffb8753b80_0 .net "memwrite", 0 0, v0x7fffb87497e0_0;  alias, 1 drivers
v0x7fffb8753cb0_0 .net "pc", 31 0, v0x7fffb874d540_0;  1 drivers
v0x7fffb8753e00_0 .net "readdata", 31 0, L_0x7fffb8767110;  1 drivers
v0x7fffb8753ec0_0 .net "reset", 0 0, v0x7fffb87542e0_0;  1 drivers
v0x7fffb8753f60_0 .net "writedata", 31 0, L_0x7fffb8765c70;  alias, 1 drivers
L_0x7fffb8766f80 .part v0x7fffb874d540_0, 2, 6;
S_0x7fffb8720f70 .scope module, "dmem" "dmem" 3 14, 4 4 0, S_0x7fffb87232b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memwrite"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x7fffb8767110 .functor BUFZ 32, L_0x7fffb8767070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffb8723ac0 .array "RAM", 0 63, 31 0;
v0x7fffb871d700_0 .net *"_s0", 31 0, L_0x7fffb8767070;  1 drivers
v0x7fffb8747a30_0 .net "address", 31 0, v0x7fffb874aeb0_0;  alias, 1 drivers
v0x7fffb8747af0_0 .net "clk", 0 0, v0x7fffb87540c0_0;  alias, 1 drivers
v0x7fffb8747bb0_0 .net "memwrite", 0 0, v0x7fffb87497e0_0;  alias, 1 drivers
v0x7fffb8747c70_0 .net "rd", 31 0, L_0x7fffb8767110;  alias, 1 drivers
v0x7fffb8747d50_0 .net "wd", 31 0, L_0x7fffb8765c70;  alias, 1 drivers
E_0x7fffb86da810 .event posedge, v0x7fffb8747af0_0;
L_0x7fffb8767070 .array/port v0x7fffb8723ac0, v0x7fffb874aeb0_0;
S_0x7fffb8747ed0 .scope module, "imem" "imem" 3 13, 5 4 0, S_0x7fffb87232b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x7fffb8754910 .functor BUFZ 32, L_0x7fffb8766d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffb8748070 .array "RAM", 0 63, 31 0;
v0x7fffb8748150_0 .net *"_s0", 31 0, L_0x7fffb8766d50;  1 drivers
v0x7fffb8748230_0 .net *"_s2", 7 0, L_0x7fffb8766df0;  1 drivers
L_0x7fe2f5390378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb87482f0_0 .net *"_s5", 1 0, L_0x7fe2f5390378;  1 drivers
v0x7fffb87483d0_0 .net "a", 5 0, L_0x7fffb8766f80;  1 drivers
v0x7fffb8748500_0 .net "rd", 31 0, L_0x7fffb8754910;  alias, 1 drivers
L_0x7fffb8766d50 .array/port v0x7fffb8748070, L_0x7fffb8766df0;
L_0x7fffb8766df0 .concat [ 6 2 0 0], L_0x7fffb8766f80, L_0x7fe2f5390378;
S_0x7fffb8748640 .scope module, "mips" "mips" 3 12, 6 5 0, S_0x7fffb87232b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x7fffb87529b0_0 .net "alucontrol", 2 0, v0x7fffb8748d80_0;  1 drivers
v0x7fffb8752a90_0 .net "aluout", 31 0, v0x7fffb874aeb0_0;  alias, 1 drivers
v0x7fffb8752b50_0 .net "alusrc", 0 0, v0x7fffb87494a0_0;  1 drivers
v0x7fffb8752c80_0 .net "clk", 0 0, v0x7fffb87540c0_0;  alias, 1 drivers
v0x7fffb8752db0_0 .net "instr", 31 0, L_0x7fffb8754910;  alias, 1 drivers
v0x7fffb8752e50_0 .net "jump", 0 0, v0x7fffb8749610_0;  1 drivers
v0x7fffb8752ef0_0 .net "memtoreg", 0 0, v0x7fffb87496d0_0;  1 drivers
v0x7fffb8752f90_0 .net "memwrite", 0 0, v0x7fffb87497e0_0;  alias, 1 drivers
v0x7fffb8753030_0 .net "pc", 31 0, v0x7fffb874d540_0;  alias, 1 drivers
v0x7fffb8753180_0 .net "pcsrc", 0 0, L_0x7fffb87544b0;  1 drivers
v0x7fffb8753220_0 .net "readdata", 31 0, L_0x7fffb8767110;  alias, 1 drivers
v0x7fffb87532e0_0 .net "regdst", 0 0, v0x7fffb8749940_0;  1 drivers
v0x7fffb8753410_0 .net "regwrite", 0 0, v0x7fffb8749a00_0;  1 drivers
v0x7fffb8753540_0 .net "reset", 0 0, v0x7fffb87542e0_0;  alias, 1 drivers
v0x7fffb87535e0_0 .net "writedata", 31 0, L_0x7fffb8765c70;  alias, 1 drivers
v0x7fffb8753730_0 .net "zero", 0 0, v0x7fffb874afa0_0;  1 drivers
L_0x7fffb8754680 .part L_0x7fffb8754910, 26, 6;
L_0x7fffb87547d0 .part L_0x7fffb8754910, 0, 6;
S_0x7fffb8748930 .scope module, "c" "controller" 6 20, 7 5 0, S_0x7fffb8748640;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 3 "alucontrol"
L_0x7fffb87544b0 .functor AND 1, v0x7fffb8749540_0, v0x7fffb874afa0_0, C4<1>, C4<1>;
v0x7fffb8749be0_0 .net "alucontrol", 2 0, v0x7fffb8748d80_0;  alias, 1 drivers
v0x7fffb8749cf0_0 .net "aluop", 1 0, v0x7fffb87493c0_0;  1 drivers
v0x7fffb8749d90_0 .net "alusrc", 0 0, v0x7fffb87494a0_0;  alias, 1 drivers
v0x7fffb8749e60_0 .net "branch", 0 0, v0x7fffb8749540_0;  1 drivers
v0x7fffb8749f30_0 .net "funct", 5 0, L_0x7fffb87547d0;  1 drivers
v0x7fffb874a020_0 .net "jump", 0 0, v0x7fffb8749610_0;  alias, 1 drivers
v0x7fffb874a0f0_0 .net "memtoreg", 0 0, v0x7fffb87496d0_0;  alias, 1 drivers
v0x7fffb874a1c0_0 .net "memwrite", 0 0, v0x7fffb87497e0_0;  alias, 1 drivers
v0x7fffb874a2b0_0 .net "op", 5 0, L_0x7fffb8754680;  1 drivers
v0x7fffb874a3e0_0 .net "pcsrc", 0 0, L_0x7fffb87544b0;  alias, 1 drivers
v0x7fffb874a480_0 .net "regdst", 0 0, v0x7fffb8749940_0;  alias, 1 drivers
v0x7fffb874a550_0 .net "regwrite", 0 0, v0x7fffb8749a00_0;  alias, 1 drivers
v0x7fffb874a620_0 .net "zero", 0 0, v0x7fffb874afa0_0;  alias, 1 drivers
S_0x7fffb8748b00 .scope module, "ad" "aludec" 7 18, 8 4 0, S_0x7fffb8748930;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x7fffb8748d80_0 .var "alucontrol", 2 0;
v0x7fffb8748e80_0 .net "aluop", 1 0, v0x7fffb87493c0_0;  alias, 1 drivers
v0x7fffb8748f60_0 .net "funct", 5 0, L_0x7fffb87547d0;  alias, 1 drivers
E_0x7fffb86dab70 .event edge, v0x7fffb8748e80_0, v0x7fffb8748f60_0;
S_0x7fffb87490a0 .scope module, "md" "maindec" 7 15, 9 4 0, S_0x7fffb8748930;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 2 "aluop"
v0x7fffb87493c0_0 .var "aluop", 1 0;
v0x7fffb87494a0_0 .var "alusrc", 0 0;
v0x7fffb8749540_0 .var "branch", 0 0;
v0x7fffb8749610_0 .var "jump", 0 0;
v0x7fffb87496d0_0 .var "memtoreg", 0 0;
v0x7fffb87497e0_0 .var "memwrite", 0 0;
v0x7fffb8749880_0 .net "op", 5 0, L_0x7fffb8754680;  alias, 1 drivers
v0x7fffb8749940_0 .var "regdst", 0 0;
v0x7fffb8749a00_0 .var "regwrite", 0 0;
E_0x7fffb872d470 .event edge, v0x7fffb8749880_0;
S_0x7fffb874a780 .scope module, "dp" "datapath" 6 24, 10 12 0, S_0x7fffb8748640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 3 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
v0x7fffb8750c80_0 .net *"_s19", 3 0, L_0x7fffb87663f0;  1 drivers
v0x7fffb8750d80_0 .net *"_s21", 25 0, L_0x7fffb87665f0;  1 drivers
L_0x7fe2f5390330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb8750e60_0 .net/2u *"_s22", 1 0, L_0x7fe2f5390330;  1 drivers
v0x7fffb8750f20_0 .net *"_s3", 3 0, L_0x7fffb8765030;  1 drivers
v0x7fffb8751000_0 .net *"_s5", 25 0, L_0x7fffb87650d0;  1 drivers
L_0x7fe2f53900a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb8751130_0 .net/2u *"_s6", 1 0, L_0x7fe2f53900a8;  1 drivers
v0x7fffb8751210_0 .net "alucontrol", 2 0, v0x7fffb8748d80_0;  alias, 1 drivers
v0x7fffb87512d0_0 .net "aluout", 31 0, v0x7fffb874aeb0_0;  alias, 1 drivers
v0x7fffb87513e0_0 .net "alusrc", 0 0, v0x7fffb87494a0_0;  alias, 1 drivers
v0x7fffb8751480_0 .net "clk", 0 0, v0x7fffb87540c0_0;  alias, 1 drivers
v0x7fffb8751520_0 .net "instr", 31 0, L_0x7fffb8754910;  alias, 1 drivers
v0x7fffb87515e0_0 .net "jump", 0 0, v0x7fffb8749610_0;  alias, 1 drivers
v0x7fffb8751710_0 .net "memtoreg", 0 0, v0x7fffb87496d0_0;  alias, 1 drivers
v0x7fffb87517b0_0 .net "pc", 31 0, v0x7fffb874d540_0;  alias, 1 drivers
v0x7fffb8751850_0 .net "pcbranch", 31 0, L_0x7fffb8764bf0;  1 drivers
RS_0x7fe2f53e0f78 .resolv tri, L_0x7fffb8764ee0, L_0x7fffb8766350;
v0x7fffb8751960_0 .net8 "pcnext", 31 0, RS_0x7fe2f53e0f78;  2 drivers
v0x7fffb8751a20_0 .net "pcnextbr", 31 0, L_0x7fffb8764d20;  1 drivers
v0x7fffb8751bf0_0 .net "pcplus4", 31 0, L_0x7fffb8754870;  1 drivers
v0x7fffb8751cb0_0 .net "pcsrc", 0 0, L_0x7fffb87544b0;  alias, 1 drivers
v0x7fffb8751da0_0 .net "readdata", 31 0, L_0x7fffb8767110;  alias, 1 drivers
v0x7fffb8751e60_0 .net "regdst", 0 0, v0x7fffb8749940_0;  alias, 1 drivers
v0x7fffb8751f00_0 .net "regwrite", 0 0, v0x7fffb8749a00_0;  alias, 1 drivers
v0x7fffb8751fa0_0 .net "reset", 0 0, v0x7fffb87542e0_0;  alias, 1 drivers
o0x7fe2f53e15d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffb8752040_0 .net "result", 31 0, o0x7fe2f53e15d8;  0 drivers
v0x7fffb87520e0_0 .net "signim", 31 0, L_0x7fffb8766b20;  1 drivers
v0x7fffb8752180_0 .net "signimmsh", 31 0, L_0x7fffb8764b50;  1 drivers
v0x7fffb8752270_0 .net "srca", 31 0, L_0x7fffb87655b0;  1 drivers
v0x7fffb8752380_0 .net "srcb", 31 0, L_0x7fffb8766cb0;  1 drivers
v0x7fffb8752490_0 .net "writedata", 31 0, L_0x7fffb8765c70;  alias, 1 drivers
v0x7fffb8752550_0 .net "writereg", 4 0, L_0x7fffb8766090;  1 drivers
v0x7fffb8752660_0 .net "zero", 0 0, v0x7fffb874afa0_0;  alias, 1 drivers
L_0x7fffb8765030 .part L_0x7fffb8754870, 28, 4;
L_0x7fffb87650d0 .part L_0x7fffb8754910, 0, 26;
L_0x7fffb8765170 .concat [ 2 26 4 0], L_0x7fe2f53900a8, L_0x7fffb87650d0, L_0x7fffb8765030;
L_0x7fffb8765e10 .part L_0x7fffb8754910, 21, 5;
L_0x7fffb8765ee0 .part L_0x7fffb8754910, 16, 5;
L_0x7fffb8766130 .part L_0x7fffb8754910, 16, 5;
L_0x7fffb8766260 .part L_0x7fffb8754910, 11, 5;
L_0x7fffb87663f0 .part L_0x7fffb8754870, 28, 4;
L_0x7fffb87665f0 .part L_0x7fffb8754910, 0, 26;
L_0x7fffb8766690 .concat [ 2 26 4 0], L_0x7fe2f5390330, L_0x7fffb87665f0, L_0x7fffb87663f0;
L_0x7fffb8766c10 .part L_0x7fffb8754910, 0, 16;
S_0x7fffb874a920 .scope module, "Alu" "alu" 10 56, 11 4 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fffb874abe0_0 .net "a", 31 0, L_0x7fffb87655b0;  alias, 1 drivers
v0x7fffb874ace0_0 .net "aluop", 2 0, v0x7fffb8748d80_0;  alias, 1 drivers
v0x7fffb874adf0_0 .net "b", 31 0, L_0x7fffb8766cb0;  alias, 1 drivers
v0x7fffb874aeb0_0 .var "result", 31 0;
v0x7fffb874afa0_0 .var "zero", 0 0;
E_0x7fffb872d4b0 .event edge, v0x7fffb8748d80_0, v0x7fffb874abe0_0, v0x7fffb874adf0_0;
S_0x7fffb874b120 .scope module, "immsh" "sl2" 10 34, 12 3 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x7fffb874b350_0 .net *"_s1", 29 0, L_0x7fffb8764a20;  1 drivers
L_0x7fe2f5390060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb874b450_0 .net/2u *"_s2", 1 0, L_0x7fe2f5390060;  1 drivers
v0x7fffb874b530_0 .net "a", 31 0, L_0x7fffb8766b20;  alias, 1 drivers
v0x7fffb874b5f0_0 .net "y", 31 0, L_0x7fffb8764b50;  alias, 1 drivers
L_0x7fffb8764a20 .part L_0x7fffb8766b20, 0, 30;
L_0x7fffb8764b50 .concat [ 2 30 0 0], L_0x7fe2f5390060, L_0x7fffb8764a20;
S_0x7fffb874b730 .scope module, "pcadd1" "adder" 10 33, 13 4 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x7fffb874b980_0 .net "a", 31 0, v0x7fffb874d540_0;  alias, 1 drivers
L_0x7fe2f5390018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffb874ba60_0 .net "b", 31 0, L_0x7fe2f5390018;  1 drivers
v0x7fffb874bb40_0 .net "y", 31 0, L_0x7fffb8754870;  alias, 1 drivers
L_0x7fffb8754870 .arith/sum 32, v0x7fffb874d540_0, L_0x7fe2f5390018;
S_0x7fffb874bcb0 .scope module, "pcadd2" "adder" 10 35, 13 4 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x7fffb874bed0_0 .net "a", 31 0, L_0x7fffb8754870;  alias, 1 drivers
v0x7fffb874bfe0_0 .net "b", 31 0, L_0x7fffb8764b50;  alias, 1 drivers
v0x7fffb874c0b0_0 .net "y", 31 0, L_0x7fffb8764bf0;  alias, 1 drivers
L_0x7fffb8764bf0 .arith/sum 32, L_0x7fffb8754870, L_0x7fffb8764b50;
S_0x7fffb874c200 .scope module, "pcbrmux" "mux2" 10 36, 14 4 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffb874c420 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffb874c580_0 .net "d0", 31 0, L_0x7fffb8754870;  alias, 1 drivers
v0x7fffb874c690_0 .net "d1", 31 0, L_0x7fffb8764bf0;  alias, 1 drivers
v0x7fffb874c750_0 .net "s", 0 0, L_0x7fffb87544b0;  alias, 1 drivers
v0x7fffb874c850_0 .net "y", 31 0, L_0x7fffb8764d20;  alias, 1 drivers
L_0x7fffb8764d20 .functor MUXZ 32, L_0x7fffb8754870, L_0x7fffb8764bf0, L_0x7fffb87544b0, C4<>;
S_0x7fffb874c980 .scope module, "pcmux" "mux2" 10 37, 14 4 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffb874cb50 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffb874cc90_0 .net "d0", 31 0, L_0x7fffb8764d20;  alias, 1 drivers
v0x7fffb874cda0_0 .net "d1", 31 0, L_0x7fffb8765170;  1 drivers
v0x7fffb874ce60_0 .net "s", 0 0, v0x7fffb8749610_0;  alias, 1 drivers
v0x7fffb874cf80_0 .net8 "y", 31 0, RS_0x7fe2f53e0f78;  alias, 2 drivers
L_0x7fffb8764ee0 .functor MUXZ 32, L_0x7fffb8764d20, L_0x7fffb8765170, v0x7fffb8749610_0, C4<>;
S_0x7fffb874d0c0 .scope module, "pcreg" "flopr" 10 32, 15 4 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
v0x7fffb874d380_0 .net "clk", 0 0, v0x7fffb87540c0_0;  alias, 1 drivers
v0x7fffb874d470_0 .net8 "d", 31 0, RS_0x7fe2f53e0f78;  alias, 2 drivers
v0x7fffb874d540_0 .var "q", 31 0;
v0x7fffb874d640_0 .net "reset", 0 0, v0x7fffb87542e0_0;  alias, 1 drivers
E_0x7fffb874d300 .event posedge, v0x7fffb874d640_0, v0x7fffb8747af0_0;
S_0x7fffb874d770 .scope module, "resmux" "mux2" 10 47, 14 4 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffb874d940 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffb874da80_0 .net "d0", 31 0, L_0x7fffb8764d20;  alias, 1 drivers
v0x7fffb874dbb0_0 .net "d1", 31 0, L_0x7fffb8766690;  1 drivers
v0x7fffb874dc90_0 .net "s", 0 0, v0x7fffb8749610_0;  alias, 1 drivers
v0x7fffb874dd30_0 .net8 "y", 31 0, RS_0x7fe2f53e0f78;  alias, 2 drivers
L_0x7fffb8766350 .functor MUXZ 32, L_0x7fffb8764d20, L_0x7fffb8766690, v0x7fffb8749610_0, C4<>;
S_0x7fffb874dea0 .scope module, "rf" "regfile" 10 42, 16 5 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x7fffb874e140_0 .net *"_s0", 31 0, L_0x7fffb8765210;  1 drivers
v0x7fffb874e240_0 .net *"_s10", 6 0, L_0x7fffb87653f0;  1 drivers
L_0x7fe2f5390180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb874e320_0 .net *"_s13", 1 0, L_0x7fe2f5390180;  1 drivers
L_0x7fe2f53901c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffb874e3e0_0 .net/2u *"_s14", 31 0, L_0x7fe2f53901c8;  1 drivers
v0x7fffb874e4c0_0 .net *"_s18", 31 0, L_0x7fffb8765740;  1 drivers
L_0x7fe2f5390210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffb874e5f0_0 .net *"_s21", 26 0, L_0x7fe2f5390210;  1 drivers
L_0x7fe2f5390258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffb874e6d0_0 .net/2u *"_s22", 31 0, L_0x7fe2f5390258;  1 drivers
v0x7fffb874e7b0_0 .net *"_s24", 0 0, L_0x7fffb8765900;  1 drivers
v0x7fffb874e870_0 .net *"_s26", 31 0, L_0x7fffb87659f0;  1 drivers
v0x7fffb874e9e0_0 .net *"_s28", 6 0, L_0x7fffb8765ae0;  1 drivers
L_0x7fe2f53900f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffb874eac0_0 .net *"_s3", 26 0, L_0x7fe2f53900f0;  1 drivers
L_0x7fe2f53902a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb874eba0_0 .net *"_s31", 1 0, L_0x7fe2f53902a0;  1 drivers
L_0x7fe2f53902e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffb874ec80_0 .net/2u *"_s32", 31 0, L_0x7fe2f53902e8;  1 drivers
L_0x7fe2f5390138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffb874ed60_0 .net/2u *"_s4", 31 0, L_0x7fe2f5390138;  1 drivers
v0x7fffb874ee40_0 .net *"_s6", 0 0, L_0x7fffb87652b0;  1 drivers
v0x7fffb874ef00_0 .net *"_s8", 31 0, L_0x7fffb8765350;  1 drivers
v0x7fffb874efe0_0 .net "clk", 0 0, v0x7fffb87540c0_0;  alias, 1 drivers
v0x7fffb874f080_0 .net "ra1", 4 0, L_0x7fffb8765e10;  1 drivers
v0x7fffb874f160_0 .net "ra2", 4 0, L_0x7fffb8765ee0;  1 drivers
v0x7fffb874f240_0 .net "rd1", 31 0, L_0x7fffb87655b0;  alias, 1 drivers
v0x7fffb874f300_0 .net "rd2", 31 0, L_0x7fffb8765c70;  alias, 1 drivers
v0x7fffb874f3a0 .array "rf", 0 31, 31 0;
v0x7fffb874f440_0 .net "wa3", 4 0, L_0x7fffb8766090;  alias, 1 drivers
v0x7fffb874f520_0 .net "wd3", 31 0, o0x7fe2f53e15d8;  alias, 0 drivers
v0x7fffb874f600_0 .net "we3", 0 0, v0x7fffb8749a00_0;  alias, 1 drivers
L_0x7fffb8765210 .concat [ 5 27 0 0], L_0x7fffb8765e10, L_0x7fe2f53900f0;
L_0x7fffb87652b0 .cmp/ne 32, L_0x7fffb8765210, L_0x7fe2f5390138;
L_0x7fffb8765350 .array/port v0x7fffb874f3a0, L_0x7fffb87653f0;
L_0x7fffb87653f0 .concat [ 5 2 0 0], L_0x7fffb8765e10, L_0x7fe2f5390180;
L_0x7fffb87655b0 .functor MUXZ 32, L_0x7fe2f53901c8, L_0x7fffb8765350, L_0x7fffb87652b0, C4<>;
L_0x7fffb8765740 .concat [ 5 27 0 0], L_0x7fffb8765ee0, L_0x7fe2f5390210;
L_0x7fffb8765900 .cmp/ne 32, L_0x7fffb8765740, L_0x7fe2f5390258;
L_0x7fffb87659f0 .array/port v0x7fffb874f3a0, L_0x7fffb8765ae0;
L_0x7fffb8765ae0 .concat [ 5 2 0 0], L_0x7fffb8765ee0, L_0x7fe2f53902a0;
L_0x7fffb8765c70 .functor MUXZ 32, L_0x7fe2f53902e8, L_0x7fffb87659f0, L_0x7fffb8765900, C4<>;
S_0x7fffb874f840 .scope module, "se" "signext" 10 50, 17 4 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x7fffb874fa20_0 .net *"_s1", 0 0, L_0x7fffb87668d0;  1 drivers
v0x7fffb874fb20_0 .net *"_s2", 15 0, L_0x7fffb8766970;  1 drivers
v0x7fffb874fc00_0 .net "a", 15 0, L_0x7fffb8766c10;  1 drivers
v0x7fffb874fcc0_0 .net "y", 31 0, L_0x7fffb8766b20;  alias, 1 drivers
L_0x7fffb87668d0 .part L_0x7fffb8766c10, 15, 1;
LS_0x7fffb8766970_0_0 .concat [ 1 1 1 1], L_0x7fffb87668d0, L_0x7fffb87668d0, L_0x7fffb87668d0, L_0x7fffb87668d0;
LS_0x7fffb8766970_0_4 .concat [ 1 1 1 1], L_0x7fffb87668d0, L_0x7fffb87668d0, L_0x7fffb87668d0, L_0x7fffb87668d0;
LS_0x7fffb8766970_0_8 .concat [ 1 1 1 1], L_0x7fffb87668d0, L_0x7fffb87668d0, L_0x7fffb87668d0, L_0x7fffb87668d0;
LS_0x7fffb8766970_0_12 .concat [ 1 1 1 1], L_0x7fffb87668d0, L_0x7fffb87668d0, L_0x7fffb87668d0, L_0x7fffb87668d0;
L_0x7fffb8766970 .concat [ 4 4 4 4], LS_0x7fffb8766970_0_0, LS_0x7fffb8766970_0_4, LS_0x7fffb8766970_0_8, LS_0x7fffb8766970_0_12;
L_0x7fffb8766b20 .concat [ 16 16 0 0], L_0x7fffb8766c10, L_0x7fffb8766970;
S_0x7fffb874fdf0 .scope module, "srcbmux" "mux2" 10 54, 14 4 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffb874ffc0 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffb8750130_0 .net "d0", 31 0, L_0x7fffb8765c70;  alias, 1 drivers
v0x7fffb8750240_0 .net "d1", 31 0, L_0x7fffb8766b20;  alias, 1 drivers
v0x7fffb8750350_0 .net "s", 0 0, v0x7fffb87494a0_0;  alias, 1 drivers
v0x7fffb8750440_0 .net "y", 31 0, L_0x7fffb8766cb0;  alias, 1 drivers
L_0x7fffb8766cb0 .functor MUXZ 32, L_0x7fffb8765c70, L_0x7fffb8766b20, v0x7fffb87494a0_0, C4<>;
S_0x7fffb8750540 .scope module, "wrmux" "mux2" 10 45, 14 4 0, S_0x7fffb874a780;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x7fffb8750710 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000000101>;
v0x7fffb8750850_0 .net "d0", 4 0, L_0x7fffb8766130;  1 drivers
v0x7fffb8750950_0 .net "d1", 4 0, L_0x7fffb8766260;  1 drivers
v0x7fffb8750a30_0 .net "s", 0 0, v0x7fffb8749940_0;  alias, 1 drivers
v0x7fffb8750b50_0 .net "y", 4 0, L_0x7fffb8766090;  alias, 1 drivers
L_0x7fffb8766090 .functor MUXZ 5, L_0x7fffb8766130, L_0x7fffb8766260, v0x7fffb8749940_0, C4<>;
    .scope S_0x7fffb87490a0;
T_0 ;
    %wait E_0x7fffb872d470;
    %load/vec4 v0x7fffb8749880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb8749a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb8749940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87494a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87497e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87496d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749610_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffb87493c0_0, 0;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb8749a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb87494a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87497e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb87496d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffb87493c0_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb87494a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb87497e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87496d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffb87493c0_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87494a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb8749540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87497e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87496d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749610_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffb87493c0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb8749a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb87494a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87497e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87496d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffb87493c0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87494a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb8749540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87497e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87496d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb8749610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffb87493c0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffb8748b00;
T_1 ;
    %wait E_0x7fffb86dab70;
    %load/vec4 v0x7fffb8748e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x7fffb8748f60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fffb8748d80_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffb8748d80_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffb8748d80_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffb8748d80_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffb8748d80_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fffb8748d80_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffb8748d80_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffb8748d80_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffb874d0c0;
T_2 ;
    %wait E_0x7fffb874d300;
    %load/vec4 v0x7fffb874d640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffb874d540_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffb874d470_0;
    %assign/vec4 v0x7fffb874d540_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffb874dea0;
T_3 ;
    %wait E_0x7fffb86da810;
    %load/vec4 v0x7fffb874f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffb874f520_0;
    %load/vec4 v0x7fffb874f440_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb874f3a0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffb874a920;
T_4 ;
    %wait E_0x7fffb872d4b0;
    %load/vec4 v0x7fffb874ace0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x7fffb874abe0_0;
    %load/vec4 v0x7fffb874adf0_0;
    %add;
    %assign/vec4 v0x7fffb874aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb874afa0_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x7fffb874abe0_0;
    %load/vec4 v0x7fffb874adf0_0;
    %sub;
    %assign/vec4 v0x7fffb874aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb874afa0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x7fffb874abe0_0;
    %load/vec4 v0x7fffb874adf0_0;
    %and;
    %assign/vec4 v0x7fffb874aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb874afa0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x7fffb874abe0_0;
    %load/vec4 v0x7fffb874adf0_0;
    %or;
    %assign/vec4 v0x7fffb874aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb874afa0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x7fffb874abe0_0;
    %load/vec4 v0x7fffb874adf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %assign/vec4 v0x7fffb874aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb874afa0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x7fffb874abe0_0;
    %load/vec4 v0x7fffb874adf0_0;
    %add;
    %assign/vec4 v0x7fffb874aeb0_0, 0;
    %load/vec4 v0x7fffb874abe0_0;
    %load/vec4 v0x7fffb874adf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %assign/vec4 v0x7fffb874afa0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffb8747ed0;
T_5 ;
    %vpi_call 5 12 "$readmemh", "memfile.dat", v0x7fffb8748070 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fffb8720f70;
T_6 ;
    %wait E_0x7fffb86da810;
    %load/vec4 v0x7fffb8747bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fffb8747d50_0;
    %ix/getv 3, v0x7fffb8747a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb8723ac0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffb8726b00;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb87542e0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87542e0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7fffb8726b00;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb87540c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb87540c0_0, 0;
    %delay 5, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffb8726b00;
T_9 ;
    %wait E_0x7fffb86de840;
    %load/vec4 v0x7fffb8754240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fffb8754180_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fffb8754410_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %vpi_call 2 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 31 "$stop" {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fffb8754180_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_9.4, 6;
    %vpi_call 2 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 34 "$stop" {0 0 0};
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "mipstests.v";
    "./mipstop.v";
    "./mems/dmem.v";
    "./mems/imem.v";
    "./mips.v";
    "./controller.v";
    "./control/aludec.v";
    "./control/maindec.v";
    "./datapath.v";
    "./mips_parts/Alu.v";
    "./mips_parts/sl2.v";
    "./mips_parts/adder.v";
    "./mips_parts/mux2.v";
    "./mips_parts/flopr.v";
    "./mips_parts/Register_file.v";
    "./mips_parts/signext.v";
