$date
	Sun Oct 23 01:24:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#818458
b110 &
b110 %
1$
b110 !
1"
#818459
0"
#818462
b11 &
b11 %
#818466
b1010 &
b1010 %
#818470
b101 &
b101 %
#818474
b10000 &
b10000 %
#818478
b1000 &
b1000 %
#818482
b100 &
b100 %
#818486
b10 &
b10 %
#818490
b1 &
b1 %
1#
#818494
b0 &
0#
b0 %
0$
#1790531
b11 !
1"
#1790534
b11 &
b11 %
1$
#1790535
0"
#1790538
b1010 &
b1010 %
#1790542
b101 &
b101 %
#1790546
b10000 &
b10000 %
#1790550
b1000 &
b1000 %
#1790554
b100 &
b100 %
#1790558
b10 &
b10 %
#1790562
b1 &
b1 %
1#
#1790566
b0 &
0#
b0 %
0$
#2779242
b11110 &
b11110 %
1$
b11110 !
1"
#2779243
0"
#2779246
b1111 &
b1111 %
#2779250
b101110 &
b101110 %
#2779254
b10111 &
b10111 %
#2779258
b1000110 &
b1000110 %
#2779262
b100011 &
b100011 %
#2779266
b1101010 &
b1101010 %
#2779270
b110101 &
b110101 %
#2779274
b10100000 &
b10100000 %
#2779278
b1010000 &
b1010000 %
#2779282
b101000 &
b101000 %
#2779286
b10100 &
b10100 %
#2779290
b1010 &
b1010 %
#2779294
b101 &
b101 %
#2779298
b10000 &
b10000 %
#2779302
b1000 &
b1000 %
#2779306
b100 &
b100 %
#2779310
b10 &
b10 %
#2779314
b1 &
b1 %
1#
#2779318
b0 &
0#
b0 %
0$
#4500012
