// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

// DATE "06/28/2021 11:16:19"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module counter_pll_top (
	Clk,
	Rst_n,
	led);
input 	Clk;
input 	Rst_n;
output 	[3:0] led;

// Design Ports Information
// led[0]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rst_n	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pll_ip_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \Rst_n~input_o ;
wire \Rst_n~inputclkctrl_outclk ;
wire \Clk~input_o ;
wire \pll_ip|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \counter0|Add0~0_combout ;
wire \counter0|Add0~1 ;
wire \counter0|Add0~2_combout ;
wire \counter0|Add0~3 ;
wire \counter0|Add0~4_combout ;
wire \counter0|Add0~5 ;
wire \counter0|Add0~6_combout ;
wire \counter0|Add0~7 ;
wire \counter0|Add0~8_combout ;
wire \counter0|Add0~9 ;
wire \counter0|Add0~10_combout ;
wire \counter0|Add0~11 ;
wire \counter0|Add0~12_combout ;
wire \counter0|cnt~11_combout ;
wire \counter0|Add0~13 ;
wire \counter0|Add0~14_combout ;
wire \counter0|Add0~15 ;
wire \counter0|Add0~16_combout ;
wire \counter0|Add0~17 ;
wire \counter0|Add0~18_combout ;
wire \counter0|Add0~19 ;
wire \counter0|Add0~20_combout ;
wire \counter0|Add0~21 ;
wire \counter0|Add0~22_combout ;
wire \counter0|cnt~10_combout ;
wire \counter0|Add0~23 ;
wire \counter0|Add0~24_combout ;
wire \counter0|cnt~9_combout ;
wire \counter0|Add0~25 ;
wire \counter0|Add0~26_combout ;
wire \counter0|cnt~8_combout ;
wire \counter0|Add0~27 ;
wire \counter0|Add0~28_combout ;
wire \counter0|cnt~7_combout ;
wire \counter0|Add0~29 ;
wire \counter0|Add0~30_combout ;
wire \counter0|Add0~31 ;
wire \counter0|Add0~32_combout ;
wire \counter0|cnt~6_combout ;
wire \counter0|Add0~33 ;
wire \counter0|Add0~34_combout ;
wire \counter0|Add0~35 ;
wire \counter0|Add0~36_combout ;
wire \counter0|cnt~5_combout ;
wire \counter0|Add0~37 ;
wire \counter0|Add0~38_combout ;
wire \counter0|cnt~4_combout ;
wire \counter0|Add0~39 ;
wire \counter0|Add0~40_combout ;
wire \counter0|cnt~3_combout ;
wire \counter0|Add0~41 ;
wire \counter0|Add0~42_combout ;
wire \counter0|cnt~2_combout ;
wire \counter0|Add0~43 ;
wire \counter0|Add0~44_combout ;
wire \counter0|cnt~1_combout ;
wire \counter0|Add0~45 ;
wire \counter0|Add0~46_combout ;
wire \counter0|Add0~47 ;
wire \counter0|Add0~48_combout ;
wire \counter0|cnt~0_combout ;
wire \counter0|Equal0~0_combout ;
wire \counter0|Equal0~1_combout ;
wire \counter0|Equal0~3_combout ;
wire \counter0|Equal0~2_combout ;
wire \counter0|Equal0~4_combout ;
wire \counter0|Equal0~6_combout ;
wire \counter0|Equal0~5_combout ;
wire \counter0|Equal0~7_combout ;
wire \counter0|led~0_combout ;
wire \counter0|led~q ;
wire \pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \counter1|Add0~0_combout ;
wire \counter1|Add0~1 ;
wire \counter1|Add0~2_combout ;
wire \counter1|Add0~3 ;
wire \counter1|Add0~4_combout ;
wire \counter1|Add0~5 ;
wire \counter1|Add0~6_combout ;
wire \counter1|Add0~7 ;
wire \counter1|Add0~8_combout ;
wire \counter1|Add0~9 ;
wire \counter1|Add0~10_combout ;
wire \counter1|Add0~11 ;
wire \counter1|Add0~12_combout ;
wire \counter1|cnt~11_combout ;
wire \counter1|Add0~13 ;
wire \counter1|Add0~14_combout ;
wire \counter1|Add0~15 ;
wire \counter1|Add0~16_combout ;
wire \counter1|Add0~17 ;
wire \counter1|Add0~18_combout ;
wire \counter1|Add0~19 ;
wire \counter1|Add0~20_combout ;
wire \counter1|Add0~21 ;
wire \counter1|Add0~22_combout ;
wire \counter1|cnt~10_combout ;
wire \counter1|Add0~23 ;
wire \counter1|Add0~24_combout ;
wire \counter1|cnt~9_combout ;
wire \counter1|Add0~25 ;
wire \counter1|Add0~26_combout ;
wire \counter1|cnt~8_combout ;
wire \counter1|Add0~27 ;
wire \counter1|Add0~28_combout ;
wire \counter1|cnt~7_combout ;
wire \counter1|Add0~29 ;
wire \counter1|Add0~30_combout ;
wire \counter1|Add0~31 ;
wire \counter1|Add0~32_combout ;
wire \counter1|cnt~6_combout ;
wire \counter1|Equal0~2_combout ;
wire \counter1|Equal0~3_combout ;
wire \counter1|Add0~33 ;
wire \counter1|Add0~34_combout ;
wire \counter1|Add0~35 ;
wire \counter1|Add0~36_combout ;
wire \counter1|cnt~5_combout ;
wire \counter1|Add0~37 ;
wire \counter1|Add0~38_combout ;
wire \counter1|cnt~4_combout ;
wire \counter1|Add0~39 ;
wire \counter1|Add0~40_combout ;
wire \counter1|cnt~3_combout ;
wire \counter1|Equal0~1_combout ;
wire \counter1|Add0~41 ;
wire \counter1|Add0~42_combout ;
wire \counter1|cnt~2_combout ;
wire \counter1|Add0~43 ;
wire \counter1|Add0~44_combout ;
wire \counter1|cnt~1_combout ;
wire \counter1|Add0~45 ;
wire \counter1|Add0~46_combout ;
wire \counter1|Add0~47 ;
wire \counter1|Add0~48_combout ;
wire \counter1|cnt~0_combout ;
wire \counter1|Equal0~0_combout ;
wire \counter1|Equal0~4_combout ;
wire \counter1|Equal0~6_combout ;
wire \counter1|Equal0~5_combout ;
wire \counter1|Equal0~7_combout ;
wire \counter1|led~0_combout ;
wire \counter1|led~q ;
wire \pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \counter2|Add0~0_combout ;
wire \counter2|Add0~1 ;
wire \counter2|Add0~2_combout ;
wire \counter2|Add0~3 ;
wire \counter2|Add0~4_combout ;
wire \counter2|Add0~5 ;
wire \counter2|Add0~6_combout ;
wire \counter2|Add0~7 ;
wire \counter2|Add0~8_combout ;
wire \counter2|Add0~9 ;
wire \counter2|Add0~10_combout ;
wire \counter2|Add0~11 ;
wire \counter2|Add0~12_combout ;
wire \counter2|cnt~11_combout ;
wire \counter2|Add0~13 ;
wire \counter2|Add0~14_combout ;
wire \counter2|Add0~15 ;
wire \counter2|Add0~16_combout ;
wire \counter2|Add0~17 ;
wire \counter2|Add0~18_combout ;
wire \counter2|Add0~19 ;
wire \counter2|Add0~20_combout ;
wire \counter2|Add0~21 ;
wire \counter2|Add0~22_combout ;
wire \counter2|cnt~10_combout ;
wire \counter2|Add0~23 ;
wire \counter2|Add0~24_combout ;
wire \counter2|cnt~9_combout ;
wire \counter2|Add0~25 ;
wire \counter2|Add0~26_combout ;
wire \counter2|cnt~8_combout ;
wire \counter2|Add0~27 ;
wire \counter2|Add0~28_combout ;
wire \counter2|cnt~7_combout ;
wire \counter2|Add0~29 ;
wire \counter2|Add0~30_combout ;
wire \counter2|Add0~31 ;
wire \counter2|Add0~32_combout ;
wire \counter2|cnt~6_combout ;
wire \counter2|Equal0~2_combout ;
wire \counter2|Add0~33 ;
wire \counter2|Add0~34_combout ;
wire \counter2|Add0~35 ;
wire \counter2|Add0~36_combout ;
wire \counter2|cnt~5_combout ;
wire \counter2|Add0~37 ;
wire \counter2|Add0~38_combout ;
wire \counter2|cnt~4_combout ;
wire \counter2|Add0~39 ;
wire \counter2|Add0~40_combout ;
wire \counter2|cnt~3_combout ;
wire \counter2|Equal0~1_combout ;
wire \counter2|Equal0~3_combout ;
wire \counter2|Add0~41 ;
wire \counter2|Add0~42_combout ;
wire \counter2|cnt~2_combout ;
wire \counter2|Add0~43 ;
wire \counter2|Add0~44_combout ;
wire \counter2|cnt~1_combout ;
wire \counter2|Add0~45 ;
wire \counter2|Add0~46_combout ;
wire \counter2|Add0~47 ;
wire \counter2|Add0~48_combout ;
wire \counter2|cnt~0_combout ;
wire \counter2|Equal0~0_combout ;
wire \counter2|Equal0~4_combout ;
wire \counter2|Equal0~6_combout ;
wire \counter2|Equal0~5_combout ;
wire \counter2|Equal0~7_combout ;
wire \counter2|led~0_combout ;
wire \counter2|led~q ;
wire \Clk~inputclkctrl_outclk ;
wire \counter3|Add0~0_combout ;
wire \counter3|Add0~1 ;
wire \counter3|Add0~2_combout ;
wire \counter3|Add0~3 ;
wire \counter3|Add0~4_combout ;
wire \counter3|Add0~5 ;
wire \counter3|Add0~6_combout ;
wire \counter3|Add0~7 ;
wire \counter3|Add0~8_combout ;
wire \counter3|Add0~9 ;
wire \counter3|Add0~10_combout ;
wire \counter3|Add0~11 ;
wire \counter3|Add0~12_combout ;
wire \counter3|cnt~11_combout ;
wire \counter3|Add0~13 ;
wire \counter3|Add0~14_combout ;
wire \counter3|Add0~15 ;
wire \counter3|Add0~16_combout ;
wire \counter3|Add0~17 ;
wire \counter3|Add0~18_combout ;
wire \counter3|Add0~19 ;
wire \counter3|Add0~20_combout ;
wire \counter3|Add0~21 ;
wire \counter3|Add0~22_combout ;
wire \counter3|cnt~10_combout ;
wire \counter3|Add0~23 ;
wire \counter3|Add0~24_combout ;
wire \counter3|cnt~9_combout ;
wire \counter3|Add0~25 ;
wire \counter3|Add0~26_combout ;
wire \counter3|cnt~8_combout ;
wire \counter3|Add0~27 ;
wire \counter3|Add0~28_combout ;
wire \counter3|cnt~7_combout ;
wire \counter3|Add0~29 ;
wire \counter3|Add0~30_combout ;
wire \counter3|Add0~31 ;
wire \counter3|Add0~32_combout ;
wire \counter3|cnt~6_combout ;
wire \counter3|Add0~33 ;
wire \counter3|Add0~34_combout ;
wire \counter3|Add0~35 ;
wire \counter3|Add0~36_combout ;
wire \counter3|cnt~5_combout ;
wire \counter3|Add0~37 ;
wire \counter3|Add0~38_combout ;
wire \counter3|cnt~4_combout ;
wire \counter3|Add0~39 ;
wire \counter3|Add0~40_combout ;
wire \counter3|cnt~3_combout ;
wire \counter3|Add0~41 ;
wire \counter3|Add0~42_combout ;
wire \counter3|cnt~2_combout ;
wire \counter3|Add0~43 ;
wire \counter3|Add0~44_combout ;
wire \counter3|cnt~1_combout ;
wire \counter3|Add0~45 ;
wire \counter3|Add0~46_combout ;
wire \counter3|Add0~47 ;
wire \counter3|Add0~48_combout ;
wire \counter3|cnt~0_combout ;
wire \counter3|Equal0~0_combout ;
wire \counter3|Equal0~2_combout ;
wire \counter3|Equal0~3_combout ;
wire \counter3|Equal0~1_combout ;
wire \counter3|Equal0~4_combout ;
wire \counter3|Equal0~6_combout ;
wire \counter3|Equal0~5_combout ;
wire \counter3|Equal0~7_combout ;
wire \counter3|led~0_combout ;
wire \counter3|led~q ;
wire [24:0] \counter1|cnt ;
wire [4:0] \pll_ip|altpll_component|auto_generated|wire_pll1_clk ;
wire [24:0] \counter2|cnt ;
wire [24:0] \counter0|cnt ;
wire [24:0] \counter3|cnt ;

wire [4:0] \pll_ip|altpll_component|auto_generated|pll1_CLK_bus ;

assign \pll_ip|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_ip|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_ip|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_ip|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_ip|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_ip|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_ip|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_ip|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_ip|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_ip|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \led[0]~output (
	.i(!\counter0|led~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \led[1]~output (
	.i(!\counter1|led~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \led[2]~output (
	.i(!\counter2|led~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N16
cycloneive_io_obuf \led[3]~output (
	.i(!\counter3|led~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \Rst_n~input (
	.i(Rst_n),
	.ibar(gnd),
	.o(\Rst_n~input_o ));
// synopsys translate_off
defparam \Rst_n~input .bus_hold = "false";
defparam \Rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \Rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Rst_n~inputclkctrl .clock_type = "global clock";
defparam \Rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_ip|altpll_component|auto_generated|pll1 (
	.areset(!\Rst_n~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\pll_ip|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\Clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_ip|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_ip|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_ip|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_ip|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_ip|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c0_initial = 4;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_ip|altpll_component|auto_generated|pll1 .c0_ph = 3;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c1_high = 4;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c1_low = 4;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll_ip|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_ip|altpll_component|auto_generated|pll1 .c2_high = 3;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c2_low = 3;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \pll_ip|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_ip|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_ip|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_ip|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_ip|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_ip|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk0_phase_shift = "5625";
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk1_multiply_by = 3;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk2_counter = "c2";
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk2_multiply_by = 2;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_ip|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_ip|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_ip|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_ip|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll_ip|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_ip|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_ip|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_ip|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_ip|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_ip|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_ip|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll_ip|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_ip|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_ip|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_ip|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_ip|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_ip|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_ip|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll_ip|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_ip|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \counter0|Add0~0 (
// Equation(s):
// \counter0|Add0~0_combout  = \counter0|cnt [0] $ (VCC)
// \counter0|Add0~1  = CARRY(\counter0|cnt [0])

	.dataa(gnd),
	.datab(\counter0|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter0|Add0~0_combout ),
	.cout(\counter0|Add0~1 ));
// synopsys translate_off
defparam \counter0|Add0~0 .lut_mask = 16'h33CC;
defparam \counter0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \counter0|cnt[0] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[0] .is_wysiwyg = "true";
defparam \counter0|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \counter0|Add0~2 (
// Equation(s):
// \counter0|Add0~2_combout  = (\counter0|cnt [1] & (!\counter0|Add0~1 )) # (!\counter0|cnt [1] & ((\counter0|Add0~1 ) # (GND)))
// \counter0|Add0~3  = CARRY((!\counter0|Add0~1 ) # (!\counter0|cnt [1]))

	.dataa(\counter0|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~1 ),
	.combout(\counter0|Add0~2_combout ),
	.cout(\counter0|Add0~3 ));
// synopsys translate_off
defparam \counter0|Add0~2 .lut_mask = 16'h5A5F;
defparam \counter0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \counter0|cnt[1] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[1] .is_wysiwyg = "true";
defparam \counter0|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \counter0|Add0~4 (
// Equation(s):
// \counter0|Add0~4_combout  = (\counter0|cnt [2] & (\counter0|Add0~3  $ (GND))) # (!\counter0|cnt [2] & (!\counter0|Add0~3  & VCC))
// \counter0|Add0~5  = CARRY((\counter0|cnt [2] & !\counter0|Add0~3 ))

	.dataa(\counter0|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~3 ),
	.combout(\counter0|Add0~4_combout ),
	.cout(\counter0|Add0~5 ));
// synopsys translate_off
defparam \counter0|Add0~4 .lut_mask = 16'hA50A;
defparam \counter0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \counter0|cnt[2] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[2] .is_wysiwyg = "true";
defparam \counter0|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \counter0|Add0~6 (
// Equation(s):
// \counter0|Add0~6_combout  = (\counter0|cnt [3] & (!\counter0|Add0~5 )) # (!\counter0|cnt [3] & ((\counter0|Add0~5 ) # (GND)))
// \counter0|Add0~7  = CARRY((!\counter0|Add0~5 ) # (!\counter0|cnt [3]))

	.dataa(gnd),
	.datab(\counter0|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~5 ),
	.combout(\counter0|Add0~6_combout ),
	.cout(\counter0|Add0~7 ));
// synopsys translate_off
defparam \counter0|Add0~6 .lut_mask = 16'h3C3F;
defparam \counter0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \counter0|cnt[3] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[3] .is_wysiwyg = "true";
defparam \counter0|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \counter0|Add0~8 (
// Equation(s):
// \counter0|Add0~8_combout  = (\counter0|cnt [4] & (\counter0|Add0~7  $ (GND))) # (!\counter0|cnt [4] & (!\counter0|Add0~7  & VCC))
// \counter0|Add0~9  = CARRY((\counter0|cnt [4] & !\counter0|Add0~7 ))

	.dataa(gnd),
	.datab(\counter0|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~7 ),
	.combout(\counter0|Add0~8_combout ),
	.cout(\counter0|Add0~9 ));
// synopsys translate_off
defparam \counter0|Add0~8 .lut_mask = 16'hC30C;
defparam \counter0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \counter0|cnt[4] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[4] .is_wysiwyg = "true";
defparam \counter0|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \counter0|Add0~10 (
// Equation(s):
// \counter0|Add0~10_combout  = (\counter0|cnt [5] & (!\counter0|Add0~9 )) # (!\counter0|cnt [5] & ((\counter0|Add0~9 ) # (GND)))
// \counter0|Add0~11  = CARRY((!\counter0|Add0~9 ) # (!\counter0|cnt [5]))

	.dataa(gnd),
	.datab(\counter0|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~9 ),
	.combout(\counter0|Add0~10_combout ),
	.cout(\counter0|Add0~11 ));
// synopsys translate_off
defparam \counter0|Add0~10 .lut_mask = 16'h3C3F;
defparam \counter0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \counter0|cnt[5] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[5] .is_wysiwyg = "true";
defparam \counter0|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \counter0|Add0~12 (
// Equation(s):
// \counter0|Add0~12_combout  = (\counter0|cnt [6] & (\counter0|Add0~11  $ (GND))) # (!\counter0|cnt [6] & (!\counter0|Add0~11  & VCC))
// \counter0|Add0~13  = CARRY((\counter0|cnt [6] & !\counter0|Add0~11 ))

	.dataa(gnd),
	.datab(\counter0|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~11 ),
	.combout(\counter0|Add0~12_combout ),
	.cout(\counter0|Add0~13 ));
// synopsys translate_off
defparam \counter0|Add0~12 .lut_mask = 16'hC30C;
defparam \counter0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \counter0|cnt~11 (
// Equation(s):
// \counter0|cnt~11_combout  = (\counter0|Add0~12_combout  & !\counter0|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter0|Add0~12_combout ),
	.datac(gnd),
	.datad(\counter0|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter0|cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~11 .lut_mask = 16'h00CC;
defparam \counter0|cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \counter0|cnt[6] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~11_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[6] .is_wysiwyg = "true";
defparam \counter0|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \counter0|Add0~14 (
// Equation(s):
// \counter0|Add0~14_combout  = (\counter0|cnt [7] & (!\counter0|Add0~13 )) # (!\counter0|cnt [7] & ((\counter0|Add0~13 ) # (GND)))
// \counter0|Add0~15  = CARRY((!\counter0|Add0~13 ) # (!\counter0|cnt [7]))

	.dataa(\counter0|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~13 ),
	.combout(\counter0|Add0~14_combout ),
	.cout(\counter0|Add0~15 ));
// synopsys translate_off
defparam \counter0|Add0~14 .lut_mask = 16'h5A5F;
defparam \counter0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \counter0|cnt[7] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[7] .is_wysiwyg = "true";
defparam \counter0|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \counter0|Add0~16 (
// Equation(s):
// \counter0|Add0~16_combout  = (\counter0|cnt [8] & (\counter0|Add0~15  $ (GND))) # (!\counter0|cnt [8] & (!\counter0|Add0~15  & VCC))
// \counter0|Add0~17  = CARRY((\counter0|cnt [8] & !\counter0|Add0~15 ))

	.dataa(gnd),
	.datab(\counter0|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~15 ),
	.combout(\counter0|Add0~16_combout ),
	.cout(\counter0|Add0~17 ));
// synopsys translate_off
defparam \counter0|Add0~16 .lut_mask = 16'hC30C;
defparam \counter0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \counter0|cnt[8] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[8] .is_wysiwyg = "true";
defparam \counter0|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \counter0|Add0~18 (
// Equation(s):
// \counter0|Add0~18_combout  = (\counter0|cnt [9] & (!\counter0|Add0~17 )) # (!\counter0|cnt [9] & ((\counter0|Add0~17 ) # (GND)))
// \counter0|Add0~19  = CARRY((!\counter0|Add0~17 ) # (!\counter0|cnt [9]))

	.dataa(\counter0|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~17 ),
	.combout(\counter0|Add0~18_combout ),
	.cout(\counter0|Add0~19 ));
// synopsys translate_off
defparam \counter0|Add0~18 .lut_mask = 16'h5A5F;
defparam \counter0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N27
dffeas \counter0|cnt[9] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[9] .is_wysiwyg = "true";
defparam \counter0|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \counter0|Add0~20 (
// Equation(s):
// \counter0|Add0~20_combout  = (\counter0|cnt [10] & (\counter0|Add0~19  $ (GND))) # (!\counter0|cnt [10] & (!\counter0|Add0~19  & VCC))
// \counter0|Add0~21  = CARRY((\counter0|cnt [10] & !\counter0|Add0~19 ))

	.dataa(gnd),
	.datab(\counter0|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~19 ),
	.combout(\counter0|Add0~20_combout ),
	.cout(\counter0|Add0~21 ));
// synopsys translate_off
defparam \counter0|Add0~20 .lut_mask = 16'hC30C;
defparam \counter0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \counter0|cnt[10] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[10] .is_wysiwyg = "true";
defparam \counter0|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \counter0|Add0~22 (
// Equation(s):
// \counter0|Add0~22_combout  = (\counter0|cnt [11] & (!\counter0|Add0~21 )) # (!\counter0|cnt [11] & ((\counter0|Add0~21 ) # (GND)))
// \counter0|Add0~23  = CARRY((!\counter0|Add0~21 ) # (!\counter0|cnt [11]))

	.dataa(\counter0|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~21 ),
	.combout(\counter0|Add0~22_combout ),
	.cout(\counter0|Add0~23 ));
// synopsys translate_off
defparam \counter0|Add0~22 .lut_mask = 16'h5A5F;
defparam \counter0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \counter0|cnt~10 (
// Equation(s):
// \counter0|cnt~10_combout  = (\counter0|Add0~22_combout  & !\counter0|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter0|Add0~22_combout ),
	.datad(\counter0|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter0|cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~10 .lut_mask = 16'h00F0;
defparam \counter0|cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \counter0|cnt[11] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~10_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[11] .is_wysiwyg = "true";
defparam \counter0|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \counter0|Add0~24 (
// Equation(s):
// \counter0|Add0~24_combout  = (\counter0|cnt [12] & (\counter0|Add0~23  $ (GND))) # (!\counter0|cnt [12] & (!\counter0|Add0~23  & VCC))
// \counter0|Add0~25  = CARRY((\counter0|cnt [12] & !\counter0|Add0~23 ))

	.dataa(\counter0|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~23 ),
	.combout(\counter0|Add0~24_combout ),
	.cout(\counter0|Add0~25 ));
// synopsys translate_off
defparam \counter0|Add0~24 .lut_mask = 16'hA50A;
defparam \counter0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \counter0|cnt~9 (
// Equation(s):
// \counter0|cnt~9_combout  = (!\counter0|Equal0~7_combout  & \counter0|Add0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter0|Equal0~7_combout ),
	.datad(\counter0|Add0~24_combout ),
	.cin(gnd),
	.combout(\counter0|cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~9 .lut_mask = 16'h0F00;
defparam \counter0|cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \counter0|cnt[12] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~9_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[12] .is_wysiwyg = "true";
defparam \counter0|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \counter0|Add0~26 (
// Equation(s):
// \counter0|Add0~26_combout  = (\counter0|cnt [13] & (!\counter0|Add0~25 )) # (!\counter0|cnt [13] & ((\counter0|Add0~25 ) # (GND)))
// \counter0|Add0~27  = CARRY((!\counter0|Add0~25 ) # (!\counter0|cnt [13]))

	.dataa(\counter0|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~25 ),
	.combout(\counter0|Add0~26_combout ),
	.cout(\counter0|Add0~27 ));
// synopsys translate_off
defparam \counter0|Add0~26 .lut_mask = 16'h5A5F;
defparam \counter0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \counter0|cnt~8 (
// Equation(s):
// \counter0|cnt~8_combout  = (\counter0|Add0~26_combout  & !\counter0|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter0|Add0~26_combout ),
	.datac(\counter0|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter0|cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~8 .lut_mask = 16'h0C0C;
defparam \counter0|cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \counter0|cnt[13] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[13] .is_wysiwyg = "true";
defparam \counter0|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \counter0|Add0~28 (
// Equation(s):
// \counter0|Add0~28_combout  = (\counter0|cnt [14] & (\counter0|Add0~27  $ (GND))) # (!\counter0|cnt [14] & (!\counter0|Add0~27  & VCC))
// \counter0|Add0~29  = CARRY((\counter0|cnt [14] & !\counter0|Add0~27 ))

	.dataa(gnd),
	.datab(\counter0|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~27 ),
	.combout(\counter0|Add0~28_combout ),
	.cout(\counter0|Add0~29 ));
// synopsys translate_off
defparam \counter0|Add0~28 .lut_mask = 16'hC30C;
defparam \counter0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \counter0|cnt~7 (
// Equation(s):
// \counter0|cnt~7_combout  = (\counter0|Add0~28_combout  & !\counter0|Equal0~7_combout )

	.dataa(\counter0|Add0~28_combout ),
	.datab(gnd),
	.datac(\counter0|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter0|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~7 .lut_mask = 16'h0A0A;
defparam \counter0|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \counter0|cnt[14] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~7_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[14] .is_wysiwyg = "true";
defparam \counter0|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \counter0|Add0~30 (
// Equation(s):
// \counter0|Add0~30_combout  = (\counter0|cnt [15] & (!\counter0|Add0~29 )) # (!\counter0|cnt [15] & ((\counter0|Add0~29 ) # (GND)))
// \counter0|Add0~31  = CARRY((!\counter0|Add0~29 ) # (!\counter0|cnt [15]))

	.dataa(\counter0|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~29 ),
	.combout(\counter0|Add0~30_combout ),
	.cout(\counter0|Add0~31 ));
// synopsys translate_off
defparam \counter0|Add0~30 .lut_mask = 16'h5A5F;
defparam \counter0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \counter0|cnt[15] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[15] .is_wysiwyg = "true";
defparam \counter0|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \counter0|Add0~32 (
// Equation(s):
// \counter0|Add0~32_combout  = (\counter0|cnt [16] & (\counter0|Add0~31  $ (GND))) # (!\counter0|cnt [16] & (!\counter0|Add0~31  & VCC))
// \counter0|Add0~33  = CARRY((\counter0|cnt [16] & !\counter0|Add0~31 ))

	.dataa(\counter0|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~31 ),
	.combout(\counter0|Add0~32_combout ),
	.cout(\counter0|Add0~33 ));
// synopsys translate_off
defparam \counter0|Add0~32 .lut_mask = 16'hA50A;
defparam \counter0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \counter0|cnt~6 (
// Equation(s):
// \counter0|cnt~6_combout  = (\counter0|Add0~32_combout  & !\counter0|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter0|Add0~32_combout ),
	.datac(\counter0|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter0|cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~6 .lut_mask = 16'h0C0C;
defparam \counter0|cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \counter0|cnt[16] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[16] .is_wysiwyg = "true";
defparam \counter0|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \counter0|Add0~34 (
// Equation(s):
// \counter0|Add0~34_combout  = (\counter0|cnt [17] & (!\counter0|Add0~33 )) # (!\counter0|cnt [17] & ((\counter0|Add0~33 ) # (GND)))
// \counter0|Add0~35  = CARRY((!\counter0|Add0~33 ) # (!\counter0|cnt [17]))

	.dataa(\counter0|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~33 ),
	.combout(\counter0|Add0~34_combout ),
	.cout(\counter0|Add0~35 ));
// synopsys translate_off
defparam \counter0|Add0~34 .lut_mask = 16'h5A5F;
defparam \counter0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \counter0|cnt[17] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[17] .is_wysiwyg = "true";
defparam \counter0|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \counter0|Add0~36 (
// Equation(s):
// \counter0|Add0~36_combout  = (\counter0|cnt [18] & (\counter0|Add0~35  $ (GND))) # (!\counter0|cnt [18] & (!\counter0|Add0~35  & VCC))
// \counter0|Add0~37  = CARRY((\counter0|cnt [18] & !\counter0|Add0~35 ))

	.dataa(\counter0|cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~35 ),
	.combout(\counter0|Add0~36_combout ),
	.cout(\counter0|Add0~37 ));
// synopsys translate_off
defparam \counter0|Add0~36 .lut_mask = 16'hA50A;
defparam \counter0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \counter0|cnt~5 (
// Equation(s):
// \counter0|cnt~5_combout  = (!\counter0|Equal0~7_combout  & \counter0|Add0~36_combout )

	.dataa(\counter0|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter0|Add0~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter0|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~5 .lut_mask = 16'h5050;
defparam \counter0|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \counter0|cnt[18] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~5_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[18] .is_wysiwyg = "true";
defparam \counter0|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \counter0|Add0~38 (
// Equation(s):
// \counter0|Add0~38_combout  = (\counter0|cnt [19] & (!\counter0|Add0~37 )) # (!\counter0|cnt [19] & ((\counter0|Add0~37 ) # (GND)))
// \counter0|Add0~39  = CARRY((!\counter0|Add0~37 ) # (!\counter0|cnt [19]))

	.dataa(gnd),
	.datab(\counter0|cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~37 ),
	.combout(\counter0|Add0~38_combout ),
	.cout(\counter0|Add0~39 ));
// synopsys translate_off
defparam \counter0|Add0~38 .lut_mask = 16'h3C3F;
defparam \counter0|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \counter0|cnt~4 (
// Equation(s):
// \counter0|cnt~4_combout  = (!\counter0|Equal0~7_combout  & \counter0|Add0~38_combout )

	.dataa(\counter0|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter0|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter0|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~4 .lut_mask = 16'h5050;
defparam \counter0|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \counter0|cnt[19] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[19] .is_wysiwyg = "true";
defparam \counter0|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \counter0|Add0~40 (
// Equation(s):
// \counter0|Add0~40_combout  = (\counter0|cnt [20] & (\counter0|Add0~39  $ (GND))) # (!\counter0|cnt [20] & (!\counter0|Add0~39  & VCC))
// \counter0|Add0~41  = CARRY((\counter0|cnt [20] & !\counter0|Add0~39 ))

	.dataa(\counter0|cnt [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~39 ),
	.combout(\counter0|Add0~40_combout ),
	.cout(\counter0|Add0~41 ));
// synopsys translate_off
defparam \counter0|Add0~40 .lut_mask = 16'hA50A;
defparam \counter0|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \counter0|cnt~3 (
// Equation(s):
// \counter0|cnt~3_combout  = (\counter0|Add0~40_combout  & !\counter0|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter0|Add0~40_combout ),
	.datac(\counter0|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter0|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~3 .lut_mask = 16'h0C0C;
defparam \counter0|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \counter0|cnt[20] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[20] .is_wysiwyg = "true";
defparam \counter0|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \counter0|Add0~42 (
// Equation(s):
// \counter0|Add0~42_combout  = (\counter0|cnt [21] & (!\counter0|Add0~41 )) # (!\counter0|cnt [21] & ((\counter0|Add0~41 ) # (GND)))
// \counter0|Add0~43  = CARRY((!\counter0|Add0~41 ) # (!\counter0|cnt [21]))

	.dataa(gnd),
	.datab(\counter0|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~41 ),
	.combout(\counter0|Add0~42_combout ),
	.cout(\counter0|Add0~43 ));
// synopsys translate_off
defparam \counter0|Add0~42 .lut_mask = 16'h3C3F;
defparam \counter0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \counter0|cnt~2 (
// Equation(s):
// \counter0|cnt~2_combout  = (\counter0|Add0~42_combout  & !\counter0|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter0|Add0~42_combout ),
	.datac(\counter0|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter0|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~2 .lut_mask = 16'h0C0C;
defparam \counter0|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \counter0|cnt[21] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[21] .is_wysiwyg = "true";
defparam \counter0|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \counter0|Add0~44 (
// Equation(s):
// \counter0|Add0~44_combout  = (\counter0|cnt [22] & (\counter0|Add0~43  $ (GND))) # (!\counter0|cnt [22] & (!\counter0|Add0~43  & VCC))
// \counter0|Add0~45  = CARRY((\counter0|cnt [22] & !\counter0|Add0~43 ))

	.dataa(gnd),
	.datab(\counter0|cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~43 ),
	.combout(\counter0|Add0~44_combout ),
	.cout(\counter0|Add0~45 ));
// synopsys translate_off
defparam \counter0|Add0~44 .lut_mask = 16'hC30C;
defparam \counter0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \counter0|cnt~1 (
// Equation(s):
// \counter0|cnt~1_combout  = (!\counter0|Equal0~7_combout  & \counter0|Add0~44_combout )

	.dataa(\counter0|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter0|Add0~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter0|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~1 .lut_mask = 16'h5050;
defparam \counter0|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \counter0|cnt[22] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[22] .is_wysiwyg = "true";
defparam \counter0|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \counter0|Add0~46 (
// Equation(s):
// \counter0|Add0~46_combout  = (\counter0|cnt [23] & (!\counter0|Add0~45 )) # (!\counter0|cnt [23] & ((\counter0|Add0~45 ) # (GND)))
// \counter0|Add0~47  = CARRY((!\counter0|Add0~45 ) # (!\counter0|cnt [23]))

	.dataa(\counter0|cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter0|Add0~45 ),
	.combout(\counter0|Add0~46_combout ),
	.cout(\counter0|Add0~47 ));
// synopsys translate_off
defparam \counter0|Add0~46 .lut_mask = 16'h5A5F;
defparam \counter0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \counter0|cnt[23] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[23] .is_wysiwyg = "true";
defparam \counter0|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \counter0|Add0~48 (
// Equation(s):
// \counter0|Add0~48_combout  = \counter0|Add0~47  $ (!\counter0|cnt [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\counter0|cnt [24]),
	.cin(\counter0|Add0~47 ),
	.combout(\counter0|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|Add0~48 .lut_mask = 16'hF00F;
defparam \counter0|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \counter0|cnt~0 (
// Equation(s):
// \counter0|cnt~0_combout  = (\counter0|Add0~48_combout  & !\counter0|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter0|Add0~48_combout ),
	.datac(\counter0|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter0|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|cnt~0 .lut_mask = 16'h0C0C;
defparam \counter0|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \counter0|cnt[24] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|cnt~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|cnt[24] .is_wysiwyg = "true";
defparam \counter0|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \counter0|Equal0~0 (
// Equation(s):
// \counter0|Equal0~0_combout  = (\counter0|cnt [21] & (\counter0|cnt [22] & (\counter0|cnt [24] & !\counter0|cnt [23])))

	.dataa(\counter0|cnt [21]),
	.datab(\counter0|cnt [22]),
	.datac(\counter0|cnt [24]),
	.datad(\counter0|cnt [23]),
	.cin(gnd),
	.combout(\counter0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|Equal0~0 .lut_mask = 16'h0080;
defparam \counter0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \counter0|Equal0~1 (
// Equation(s):
// \counter0|Equal0~1_combout  = (\counter0|cnt [20] & (\counter0|cnt [18] & (!\counter0|cnt [17] & \counter0|cnt [19])))

	.dataa(\counter0|cnt [20]),
	.datab(\counter0|cnt [18]),
	.datac(\counter0|cnt [17]),
	.datad(\counter0|cnt [19]),
	.cin(gnd),
	.combout(\counter0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|Equal0~1 .lut_mask = 16'h0800;
defparam \counter0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \counter0|Equal0~3 (
// Equation(s):
// \counter0|Equal0~3_combout  = (\counter0|cnt [11] & (!\counter0|cnt [10] & (\counter0|cnt [12] & !\counter0|cnt [9])))

	.dataa(\counter0|cnt [11]),
	.datab(\counter0|cnt [10]),
	.datac(\counter0|cnt [12]),
	.datad(\counter0|cnt [9]),
	.cin(gnd),
	.combout(\counter0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|Equal0~3 .lut_mask = 16'h0020;
defparam \counter0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \counter0|Equal0~2 (
// Equation(s):
// \counter0|Equal0~2_combout  = (\counter0|cnt [13] & (\counter0|cnt [14] & (\counter0|cnt [16] & !\counter0|cnt [15])))

	.dataa(\counter0|cnt [13]),
	.datab(\counter0|cnt [14]),
	.datac(\counter0|cnt [16]),
	.datad(\counter0|cnt [15]),
	.cin(gnd),
	.combout(\counter0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|Equal0~2 .lut_mask = 16'h0080;
defparam \counter0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \counter0|Equal0~4 (
// Equation(s):
// \counter0|Equal0~4_combout  = (\counter0|Equal0~0_combout  & (\counter0|Equal0~1_combout  & (\counter0|Equal0~3_combout  & \counter0|Equal0~2_combout )))

	.dataa(\counter0|Equal0~0_combout ),
	.datab(\counter0|Equal0~1_combout ),
	.datac(\counter0|Equal0~3_combout ),
	.datad(\counter0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\counter0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|Equal0~4 .lut_mask = 16'h8000;
defparam \counter0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \counter0|Equal0~6 (
// Equation(s):
// \counter0|Equal0~6_combout  = (\counter0|cnt [2] & (\counter0|cnt [4] & (\counter0|cnt [3] & \counter0|cnt [1])))

	.dataa(\counter0|cnt [2]),
	.datab(\counter0|cnt [4]),
	.datac(\counter0|cnt [3]),
	.datad(\counter0|cnt [1]),
	.cin(gnd),
	.combout(\counter0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|Equal0~6 .lut_mask = 16'h8000;
defparam \counter0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \counter0|Equal0~5 (
// Equation(s):
// \counter0|Equal0~5_combout  = (\counter0|cnt [5] & (!\counter0|cnt [8] & (!\counter0|cnt [7] & !\counter0|cnt [6])))

	.dataa(\counter0|cnt [5]),
	.datab(\counter0|cnt [8]),
	.datac(\counter0|cnt [7]),
	.datad(\counter0|cnt [6]),
	.cin(gnd),
	.combout(\counter0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|Equal0~5 .lut_mask = 16'h0002;
defparam \counter0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \counter0|Equal0~7 (
// Equation(s):
// \counter0|Equal0~7_combout  = (\counter0|Equal0~4_combout  & (\counter0|Equal0~6_combout  & (\counter0|cnt [0] & \counter0|Equal0~5_combout )))

	.dataa(\counter0|Equal0~4_combout ),
	.datab(\counter0|Equal0~6_combout ),
	.datac(\counter0|cnt [0]),
	.datad(\counter0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\counter0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|Equal0~7 .lut_mask = 16'h8000;
defparam \counter0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \counter0|led~0 (
// Equation(s):
// \counter0|led~0_combout  = \counter0|Equal0~7_combout  $ (\counter0|led~q )

	.dataa(\counter0|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter0|led~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter0|led~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter0|led~0 .lut_mask = 16'h5A5A;
defparam \counter0|led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \counter0|led (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter0|led~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter0|led~q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter0|led .is_wysiwyg = "true";
defparam \counter0|led .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_ip|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \counter1|Add0~0 (
// Equation(s):
// \counter1|Add0~0_combout  = \counter1|cnt [0] $ (VCC)
// \counter1|Add0~1  = CARRY(\counter1|cnt [0])

	.dataa(gnd),
	.datab(\counter1|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter1|Add0~0_combout ),
	.cout(\counter1|Add0~1 ));
// synopsys translate_off
defparam \counter1|Add0~0 .lut_mask = 16'h33CC;
defparam \counter1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N9
dffeas \counter1|cnt[0] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[0] .is_wysiwyg = "true";
defparam \counter1|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \counter1|Add0~2 (
// Equation(s):
// \counter1|Add0~2_combout  = (\counter1|cnt [1] & (!\counter1|Add0~1 )) # (!\counter1|cnt [1] & ((\counter1|Add0~1 ) # (GND)))
// \counter1|Add0~3  = CARRY((!\counter1|Add0~1 ) # (!\counter1|cnt [1]))

	.dataa(\counter1|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~1 ),
	.combout(\counter1|Add0~2_combout ),
	.cout(\counter1|Add0~3 ));
// synopsys translate_off
defparam \counter1|Add0~2 .lut_mask = 16'h5A5F;
defparam \counter1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \counter1|cnt[1] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[1] .is_wysiwyg = "true";
defparam \counter1|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \counter1|Add0~4 (
// Equation(s):
// \counter1|Add0~4_combout  = (\counter1|cnt [2] & (\counter1|Add0~3  $ (GND))) # (!\counter1|cnt [2] & (!\counter1|Add0~3  & VCC))
// \counter1|Add0~5  = CARRY((\counter1|cnt [2] & !\counter1|Add0~3 ))

	.dataa(\counter1|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~3 ),
	.combout(\counter1|Add0~4_combout ),
	.cout(\counter1|Add0~5 ));
// synopsys translate_off
defparam \counter1|Add0~4 .lut_mask = 16'hA50A;
defparam \counter1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \counter1|cnt[2] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[2] .is_wysiwyg = "true";
defparam \counter1|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \counter1|Add0~6 (
// Equation(s):
// \counter1|Add0~6_combout  = (\counter1|cnt [3] & (!\counter1|Add0~5 )) # (!\counter1|cnt [3] & ((\counter1|Add0~5 ) # (GND)))
// \counter1|Add0~7  = CARRY((!\counter1|Add0~5 ) # (!\counter1|cnt [3]))

	.dataa(gnd),
	.datab(\counter1|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~5 ),
	.combout(\counter1|Add0~6_combout ),
	.cout(\counter1|Add0~7 ));
// synopsys translate_off
defparam \counter1|Add0~6 .lut_mask = 16'h3C3F;
defparam \counter1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y19_N15
dffeas \counter1|cnt[3] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[3] .is_wysiwyg = "true";
defparam \counter1|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \counter1|Add0~8 (
// Equation(s):
// \counter1|Add0~8_combout  = (\counter1|cnt [4] & (\counter1|Add0~7  $ (GND))) # (!\counter1|cnt [4] & (!\counter1|Add0~7  & VCC))
// \counter1|Add0~9  = CARRY((\counter1|cnt [4] & !\counter1|Add0~7 ))

	.dataa(gnd),
	.datab(\counter1|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~7 ),
	.combout(\counter1|Add0~8_combout ),
	.cout(\counter1|Add0~9 ));
// synopsys translate_off
defparam \counter1|Add0~8 .lut_mask = 16'hC30C;
defparam \counter1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \counter1|cnt[4] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[4] .is_wysiwyg = "true";
defparam \counter1|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \counter1|Add0~10 (
// Equation(s):
// \counter1|Add0~10_combout  = (\counter1|cnt [5] & (!\counter1|Add0~9 )) # (!\counter1|cnt [5] & ((\counter1|Add0~9 ) # (GND)))
// \counter1|Add0~11  = CARRY((!\counter1|Add0~9 ) # (!\counter1|cnt [5]))

	.dataa(gnd),
	.datab(\counter1|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~9 ),
	.combout(\counter1|Add0~10_combout ),
	.cout(\counter1|Add0~11 ));
// synopsys translate_off
defparam \counter1|Add0~10 .lut_mask = 16'h3C3F;
defparam \counter1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \counter1|cnt[5] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[5] .is_wysiwyg = "true";
defparam \counter1|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \counter1|Add0~12 (
// Equation(s):
// \counter1|Add0~12_combout  = (\counter1|cnt [6] & (\counter1|Add0~11  $ (GND))) # (!\counter1|cnt [6] & (!\counter1|Add0~11  & VCC))
// \counter1|Add0~13  = CARRY((\counter1|cnt [6] & !\counter1|Add0~11 ))

	.dataa(gnd),
	.datab(\counter1|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~11 ),
	.combout(\counter1|Add0~12_combout ),
	.cout(\counter1|Add0~13 ));
// synopsys translate_off
defparam \counter1|Add0~12 .lut_mask = 16'hC30C;
defparam \counter1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \counter1|cnt~11 (
// Equation(s):
// \counter1|cnt~11_combout  = (\counter1|Add0~12_combout  & !\counter1|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter1|Add0~12_combout ),
	.datac(gnd),
	.datad(\counter1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter1|cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~11 .lut_mask = 16'h00CC;
defparam \counter1|cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \counter1|cnt[6] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~11_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[6] .is_wysiwyg = "true";
defparam \counter1|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \counter1|Add0~14 (
// Equation(s):
// \counter1|Add0~14_combout  = (\counter1|cnt [7] & (!\counter1|Add0~13 )) # (!\counter1|cnt [7] & ((\counter1|Add0~13 ) # (GND)))
// \counter1|Add0~15  = CARRY((!\counter1|Add0~13 ) # (!\counter1|cnt [7]))

	.dataa(\counter1|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~13 ),
	.combout(\counter1|Add0~14_combout ),
	.cout(\counter1|Add0~15 ));
// synopsys translate_off
defparam \counter1|Add0~14 .lut_mask = 16'h5A5F;
defparam \counter1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \counter1|cnt[7] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[7] .is_wysiwyg = "true";
defparam \counter1|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \counter1|Add0~16 (
// Equation(s):
// \counter1|Add0~16_combout  = (\counter1|cnt [8] & (\counter1|Add0~15  $ (GND))) # (!\counter1|cnt [8] & (!\counter1|Add0~15  & VCC))
// \counter1|Add0~17  = CARRY((\counter1|cnt [8] & !\counter1|Add0~15 ))

	.dataa(gnd),
	.datab(\counter1|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~15 ),
	.combout(\counter1|Add0~16_combout ),
	.cout(\counter1|Add0~17 ));
// synopsys translate_off
defparam \counter1|Add0~16 .lut_mask = 16'hC30C;
defparam \counter1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \counter1|cnt[8] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[8] .is_wysiwyg = "true";
defparam \counter1|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \counter1|Add0~18 (
// Equation(s):
// \counter1|Add0~18_combout  = (\counter1|cnt [9] & (!\counter1|Add0~17 )) # (!\counter1|cnt [9] & ((\counter1|Add0~17 ) # (GND)))
// \counter1|Add0~19  = CARRY((!\counter1|Add0~17 ) # (!\counter1|cnt [9]))

	.dataa(\counter1|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~17 ),
	.combout(\counter1|Add0~18_combout ),
	.cout(\counter1|Add0~19 ));
// synopsys translate_off
defparam \counter1|Add0~18 .lut_mask = 16'h5A5F;
defparam \counter1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y19_N27
dffeas \counter1|cnt[9] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[9] .is_wysiwyg = "true";
defparam \counter1|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \counter1|Add0~20 (
// Equation(s):
// \counter1|Add0~20_combout  = (\counter1|cnt [10] & (\counter1|Add0~19  $ (GND))) # (!\counter1|cnt [10] & (!\counter1|Add0~19  & VCC))
// \counter1|Add0~21  = CARRY((\counter1|cnt [10] & !\counter1|Add0~19 ))

	.dataa(gnd),
	.datab(\counter1|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~19 ),
	.combout(\counter1|Add0~20_combout ),
	.cout(\counter1|Add0~21 ));
// synopsys translate_off
defparam \counter1|Add0~20 .lut_mask = 16'hC30C;
defparam \counter1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \counter1|cnt[10] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[10] .is_wysiwyg = "true";
defparam \counter1|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \counter1|Add0~22 (
// Equation(s):
// \counter1|Add0~22_combout  = (\counter1|cnt [11] & (!\counter1|Add0~21 )) # (!\counter1|cnt [11] & ((\counter1|Add0~21 ) # (GND)))
// \counter1|Add0~23  = CARRY((!\counter1|Add0~21 ) # (!\counter1|cnt [11]))

	.dataa(gnd),
	.datab(\counter1|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~21 ),
	.combout(\counter1|Add0~22_combout ),
	.cout(\counter1|Add0~23 ));
// synopsys translate_off
defparam \counter1|Add0~22 .lut_mask = 16'h3C3F;
defparam \counter1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \counter1|cnt~10 (
// Equation(s):
// \counter1|cnt~10_combout  = (!\counter1|Equal0~7_combout  & \counter1|Add0~22_combout )

	.dataa(\counter1|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter1|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter1|cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~10 .lut_mask = 16'h5050;
defparam \counter1|cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \counter1|cnt[11] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~10_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[11] .is_wysiwyg = "true";
defparam \counter1|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \counter1|Add0~24 (
// Equation(s):
// \counter1|Add0~24_combout  = (\counter1|cnt [12] & (\counter1|Add0~23  $ (GND))) # (!\counter1|cnt [12] & (!\counter1|Add0~23  & VCC))
// \counter1|Add0~25  = CARRY((\counter1|cnt [12] & !\counter1|Add0~23 ))

	.dataa(\counter1|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~23 ),
	.combout(\counter1|Add0~24_combout ),
	.cout(\counter1|Add0~25 ));
// synopsys translate_off
defparam \counter1|Add0~24 .lut_mask = 16'hA50A;
defparam \counter1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \counter1|cnt~9 (
// Equation(s):
// \counter1|cnt~9_combout  = (!\counter1|Equal0~7_combout  & \counter1|Add0~24_combout )

	.dataa(\counter1|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter1|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter1|cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~9 .lut_mask = 16'h5050;
defparam \counter1|cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N13
dffeas \counter1|cnt[12] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~9_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[12] .is_wysiwyg = "true";
defparam \counter1|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \counter1|Add0~26 (
// Equation(s):
// \counter1|Add0~26_combout  = (\counter1|cnt [13] & (!\counter1|Add0~25 )) # (!\counter1|cnt [13] & ((\counter1|Add0~25 ) # (GND)))
// \counter1|Add0~27  = CARRY((!\counter1|Add0~25 ) # (!\counter1|cnt [13]))

	.dataa(\counter1|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~25 ),
	.combout(\counter1|Add0~26_combout ),
	.cout(\counter1|Add0~27 ));
// synopsys translate_off
defparam \counter1|Add0~26 .lut_mask = 16'h5A5F;
defparam \counter1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \counter1|cnt~8 (
// Equation(s):
// \counter1|cnt~8_combout  = (\counter1|Add0~26_combout  & !\counter1|Equal0~7_combout )

	.dataa(\counter1|Add0~26_combout ),
	.datab(gnd),
	.datac(\counter1|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter1|cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~8 .lut_mask = 16'h0A0A;
defparam \counter1|cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \counter1|cnt[13] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[13] .is_wysiwyg = "true";
defparam \counter1|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \counter1|Add0~28 (
// Equation(s):
// \counter1|Add0~28_combout  = (\counter1|cnt [14] & (\counter1|Add0~27  $ (GND))) # (!\counter1|cnt [14] & (!\counter1|Add0~27  & VCC))
// \counter1|Add0~29  = CARRY((\counter1|cnt [14] & !\counter1|Add0~27 ))

	.dataa(\counter1|cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~27 ),
	.combout(\counter1|Add0~28_combout ),
	.cout(\counter1|Add0~29 ));
// synopsys translate_off
defparam \counter1|Add0~28 .lut_mask = 16'hA50A;
defparam \counter1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \counter1|cnt~7 (
// Equation(s):
// \counter1|cnt~7_combout  = (\counter1|Add0~28_combout  & !\counter1|Equal0~7_combout )

	.dataa(\counter1|Add0~28_combout ),
	.datab(gnd),
	.datac(\counter1|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter1|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~7 .lut_mask = 16'h0A0A;
defparam \counter1|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \counter1|cnt[14] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~7_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[14] .is_wysiwyg = "true";
defparam \counter1|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \counter1|Add0~30 (
// Equation(s):
// \counter1|Add0~30_combout  = (\counter1|cnt [15] & (!\counter1|Add0~29 )) # (!\counter1|cnt [15] & ((\counter1|Add0~29 ) # (GND)))
// \counter1|Add0~31  = CARRY((!\counter1|Add0~29 ) # (!\counter1|cnt [15]))

	.dataa(\counter1|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~29 ),
	.combout(\counter1|Add0~30_combout ),
	.cout(\counter1|Add0~31 ));
// synopsys translate_off
defparam \counter1|Add0~30 .lut_mask = 16'h5A5F;
defparam \counter1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N7
dffeas \counter1|cnt[15] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[15] .is_wysiwyg = "true";
defparam \counter1|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \counter1|Add0~32 (
// Equation(s):
// \counter1|Add0~32_combout  = (\counter1|cnt [16] & (\counter1|Add0~31  $ (GND))) # (!\counter1|cnt [16] & (!\counter1|Add0~31  & VCC))
// \counter1|Add0~33  = CARRY((\counter1|cnt [16] & !\counter1|Add0~31 ))

	.dataa(gnd),
	.datab(\counter1|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~31 ),
	.combout(\counter1|Add0~32_combout ),
	.cout(\counter1|Add0~33 ));
// synopsys translate_off
defparam \counter1|Add0~32 .lut_mask = 16'hC30C;
defparam \counter1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \counter1|cnt~6 (
// Equation(s):
// \counter1|cnt~6_combout  = (!\counter1|Equal0~7_combout  & \counter1|Add0~32_combout )

	.dataa(\counter1|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter1|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter1|cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~6 .lut_mask = 16'h5050;
defparam \counter1|cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \counter1|cnt[16] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[16] .is_wysiwyg = "true";
defparam \counter1|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \counter1|Equal0~2 (
// Equation(s):
// \counter1|Equal0~2_combout  = (!\counter1|cnt [15] & (\counter1|cnt [16] & (\counter1|cnt [14] & \counter1|cnt [13])))

	.dataa(\counter1|cnt [15]),
	.datab(\counter1|cnt [16]),
	.datac(\counter1|cnt [14]),
	.datad(\counter1|cnt [13]),
	.cin(gnd),
	.combout(\counter1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|Equal0~2 .lut_mask = 16'h4000;
defparam \counter1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \counter1|Equal0~3 (
// Equation(s):
// \counter1|Equal0~3_combout  = (\counter1|cnt [12] & (!\counter1|cnt [9] & (\counter1|cnt [11] & !\counter1|cnt [10])))

	.dataa(\counter1|cnt [12]),
	.datab(\counter1|cnt [9]),
	.datac(\counter1|cnt [11]),
	.datad(\counter1|cnt [10]),
	.cin(gnd),
	.combout(\counter1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|Equal0~3 .lut_mask = 16'h0020;
defparam \counter1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \counter1|Add0~34 (
// Equation(s):
// \counter1|Add0~34_combout  = (\counter1|cnt [17] & (!\counter1|Add0~33 )) # (!\counter1|cnt [17] & ((\counter1|Add0~33 ) # (GND)))
// \counter1|Add0~35  = CARRY((!\counter1|Add0~33 ) # (!\counter1|cnt [17]))

	.dataa(\counter1|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~33 ),
	.combout(\counter1|Add0~34_combout ),
	.cout(\counter1|Add0~35 ));
// synopsys translate_off
defparam \counter1|Add0~34 .lut_mask = 16'h5A5F;
defparam \counter1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \counter1|cnt[17] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[17] .is_wysiwyg = "true";
defparam \counter1|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \counter1|Add0~36 (
// Equation(s):
// \counter1|Add0~36_combout  = (\counter1|cnt [18] & (\counter1|Add0~35  $ (GND))) # (!\counter1|cnt [18] & (!\counter1|Add0~35  & VCC))
// \counter1|Add0~37  = CARRY((\counter1|cnt [18] & !\counter1|Add0~35 ))

	.dataa(gnd),
	.datab(\counter1|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~35 ),
	.combout(\counter1|Add0~36_combout ),
	.cout(\counter1|Add0~37 ));
// synopsys translate_off
defparam \counter1|Add0~36 .lut_mask = 16'hC30C;
defparam \counter1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \counter1|cnt~5 (
// Equation(s):
// \counter1|cnt~5_combout  = (!\counter1|Equal0~7_combout  & \counter1|Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter1|Equal0~7_combout ),
	.datad(\counter1|Add0~36_combout ),
	.cin(gnd),
	.combout(\counter1|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~5 .lut_mask = 16'h0F00;
defparam \counter1|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \counter1|cnt[18] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~5_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[18] .is_wysiwyg = "true";
defparam \counter1|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \counter1|Add0~38 (
// Equation(s):
// \counter1|Add0~38_combout  = (\counter1|cnt [19] & (!\counter1|Add0~37 )) # (!\counter1|cnt [19] & ((\counter1|Add0~37 ) # (GND)))
// \counter1|Add0~39  = CARRY((!\counter1|Add0~37 ) # (!\counter1|cnt [19]))

	.dataa(\counter1|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~37 ),
	.combout(\counter1|Add0~38_combout ),
	.cout(\counter1|Add0~39 ));
// synopsys translate_off
defparam \counter1|Add0~38 .lut_mask = 16'h5A5F;
defparam \counter1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \counter1|cnt~4 (
// Equation(s):
// \counter1|cnt~4_combout  = (!\counter1|Equal0~7_combout  & \counter1|Add0~38_combout )

	.dataa(\counter1|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter1|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter1|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~4 .lut_mask = 16'h5050;
defparam \counter1|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \counter1|cnt[19] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[19] .is_wysiwyg = "true";
defparam \counter1|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \counter1|Add0~40 (
// Equation(s):
// \counter1|Add0~40_combout  = (\counter1|cnt [20] & (\counter1|Add0~39  $ (GND))) # (!\counter1|cnt [20] & (!\counter1|Add0~39  & VCC))
// \counter1|Add0~41  = CARRY((\counter1|cnt [20] & !\counter1|Add0~39 ))

	.dataa(\counter1|cnt [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~39 ),
	.combout(\counter1|Add0~40_combout ),
	.cout(\counter1|Add0~41 ));
// synopsys translate_off
defparam \counter1|Add0~40 .lut_mask = 16'hA50A;
defparam \counter1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \counter1|cnt~3 (
// Equation(s):
// \counter1|cnt~3_combout  = (!\counter1|Equal0~7_combout  & \counter1|Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter1|Equal0~7_combout ),
	.datad(\counter1|Add0~40_combout ),
	.cin(gnd),
	.combout(\counter1|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~3 .lut_mask = 16'h0F00;
defparam \counter1|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \counter1|cnt[20] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[20] .is_wysiwyg = "true";
defparam \counter1|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \counter1|Equal0~1 (
// Equation(s):
// \counter1|Equal0~1_combout  = (\counter1|cnt [19] & (\counter1|cnt [18] & (\counter1|cnt [20] & !\counter1|cnt [17])))

	.dataa(\counter1|cnt [19]),
	.datab(\counter1|cnt [18]),
	.datac(\counter1|cnt [20]),
	.datad(\counter1|cnt [17]),
	.cin(gnd),
	.combout(\counter1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|Equal0~1 .lut_mask = 16'h0080;
defparam \counter1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \counter1|Add0~42 (
// Equation(s):
// \counter1|Add0~42_combout  = (\counter1|cnt [21] & (!\counter1|Add0~41 )) # (!\counter1|cnt [21] & ((\counter1|Add0~41 ) # (GND)))
// \counter1|Add0~43  = CARRY((!\counter1|Add0~41 ) # (!\counter1|cnt [21]))

	.dataa(gnd),
	.datab(\counter1|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~41 ),
	.combout(\counter1|Add0~42_combout ),
	.cout(\counter1|Add0~43 ));
// synopsys translate_off
defparam \counter1|Add0~42 .lut_mask = 16'h3C3F;
defparam \counter1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \counter1|cnt~2 (
// Equation(s):
// \counter1|cnt~2_combout  = (!\counter1|Equal0~7_combout  & \counter1|Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter1|Equal0~7_combout ),
	.datad(\counter1|Add0~42_combout ),
	.cin(gnd),
	.combout(\counter1|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~2 .lut_mask = 16'h0F00;
defparam \counter1|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \counter1|cnt[21] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[21] .is_wysiwyg = "true";
defparam \counter1|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \counter1|Add0~44 (
// Equation(s):
// \counter1|Add0~44_combout  = (\counter1|cnt [22] & (\counter1|Add0~43  $ (GND))) # (!\counter1|cnt [22] & (!\counter1|Add0~43  & VCC))
// \counter1|Add0~45  = CARRY((\counter1|cnt [22] & !\counter1|Add0~43 ))

	.dataa(gnd),
	.datab(\counter1|cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~43 ),
	.combout(\counter1|Add0~44_combout ),
	.cout(\counter1|Add0~45 ));
// synopsys translate_off
defparam \counter1|Add0~44 .lut_mask = 16'hC30C;
defparam \counter1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \counter1|cnt~1 (
// Equation(s):
// \counter1|cnt~1_combout  = (!\counter1|Equal0~7_combout  & \counter1|Add0~44_combout )

	.dataa(\counter1|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter1|Add0~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter1|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~1 .lut_mask = 16'h5050;
defparam \counter1|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \counter1|cnt[22] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[22] .is_wysiwyg = "true";
defparam \counter1|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \counter1|Add0~46 (
// Equation(s):
// \counter1|Add0~46_combout  = (\counter1|cnt [23] & (!\counter1|Add0~45 )) # (!\counter1|cnt [23] & ((\counter1|Add0~45 ) # (GND)))
// \counter1|Add0~47  = CARRY((!\counter1|Add0~45 ) # (!\counter1|cnt [23]))

	.dataa(\counter1|cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter1|Add0~45 ),
	.combout(\counter1|Add0~46_combout ),
	.cout(\counter1|Add0~47 ));
// synopsys translate_off
defparam \counter1|Add0~46 .lut_mask = 16'h5A5F;
defparam \counter1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N23
dffeas \counter1|cnt[23] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[23] .is_wysiwyg = "true";
defparam \counter1|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \counter1|Add0~48 (
// Equation(s):
// \counter1|Add0~48_combout  = \counter1|Add0~47  $ (!\counter1|cnt [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\counter1|cnt [24]),
	.cin(\counter1|Add0~47 ),
	.combout(\counter1|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|Add0~48 .lut_mask = 16'hF00F;
defparam \counter1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \counter1|cnt~0 (
// Equation(s):
// \counter1|cnt~0_combout  = (\counter1|Add0~48_combout  & !\counter1|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter1|Add0~48_combout ),
	.datac(\counter1|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter1|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|cnt~0 .lut_mask = 16'h0C0C;
defparam \counter1|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \counter1|cnt[24] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|cnt~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|cnt[24] .is_wysiwyg = "true";
defparam \counter1|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \counter1|Equal0~0 (
// Equation(s):
// \counter1|Equal0~0_combout  = (!\counter1|cnt [23] & (\counter1|cnt [22] & (\counter1|cnt [21] & \counter1|cnt [24])))

	.dataa(\counter1|cnt [23]),
	.datab(\counter1|cnt [22]),
	.datac(\counter1|cnt [21]),
	.datad(\counter1|cnt [24]),
	.cin(gnd),
	.combout(\counter1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|Equal0~0 .lut_mask = 16'h4000;
defparam \counter1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \counter1|Equal0~4 (
// Equation(s):
// \counter1|Equal0~4_combout  = (\counter1|Equal0~2_combout  & (\counter1|Equal0~3_combout  & (\counter1|Equal0~1_combout  & \counter1|Equal0~0_combout )))

	.dataa(\counter1|Equal0~2_combout ),
	.datab(\counter1|Equal0~3_combout ),
	.datac(\counter1|Equal0~1_combout ),
	.datad(\counter1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\counter1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|Equal0~4 .lut_mask = 16'h8000;
defparam \counter1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \counter1|Equal0~6 (
// Equation(s):
// \counter1|Equal0~6_combout  = (\counter1|cnt [2] & (\counter1|cnt [4] & (\counter1|cnt [3] & \counter1|cnt [1])))

	.dataa(\counter1|cnt [2]),
	.datab(\counter1|cnt [4]),
	.datac(\counter1|cnt [3]),
	.datad(\counter1|cnt [1]),
	.cin(gnd),
	.combout(\counter1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|Equal0~6 .lut_mask = 16'h8000;
defparam \counter1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \counter1|Equal0~5 (
// Equation(s):
// \counter1|Equal0~5_combout  = (!\counter1|cnt [6] & (\counter1|cnt [5] & (!\counter1|cnt [7] & !\counter1|cnt [8])))

	.dataa(\counter1|cnt [6]),
	.datab(\counter1|cnt [5]),
	.datac(\counter1|cnt [7]),
	.datad(\counter1|cnt [8]),
	.cin(gnd),
	.combout(\counter1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|Equal0~5 .lut_mask = 16'h0004;
defparam \counter1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \counter1|Equal0~7 (
// Equation(s):
// \counter1|Equal0~7_combout  = (\counter1|Equal0~4_combout  & (\counter1|cnt [0] & (\counter1|Equal0~6_combout  & \counter1|Equal0~5_combout )))

	.dataa(\counter1|Equal0~4_combout ),
	.datab(\counter1|cnt [0]),
	.datac(\counter1|Equal0~6_combout ),
	.datad(\counter1|Equal0~5_combout ),
	.cin(gnd),
	.combout(\counter1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|Equal0~7 .lut_mask = 16'h8000;
defparam \counter1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \counter1|led~0 (
// Equation(s):
// \counter1|led~0_combout  = \counter1|Equal0~7_combout  $ (\counter1|led~q )

	.dataa(\counter1|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter1|led~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter1|led~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter1|led~0 .lut_mask = 16'h5A5A;
defparam \counter1|led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \counter1|led (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\counter1|led~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter1|led~q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter1|led .is_wysiwyg = "true";
defparam \counter1|led .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_ip|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneive_lcell_comb \counter2|Add0~0 (
// Equation(s):
// \counter2|Add0~0_combout  = \counter2|cnt [0] $ (VCC)
// \counter2|Add0~1  = CARRY(\counter2|cnt [0])

	.dataa(gnd),
	.datab(\counter2|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter2|Add0~0_combout ),
	.cout(\counter2|Add0~1 ));
// synopsys translate_off
defparam \counter2|Add0~0 .lut_mask = 16'h33CC;
defparam \counter2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N9
dffeas \counter2|cnt[0] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[0] .is_wysiwyg = "true";
defparam \counter2|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneive_lcell_comb \counter2|Add0~2 (
// Equation(s):
// \counter2|Add0~2_combout  = (\counter2|cnt [1] & (!\counter2|Add0~1 )) # (!\counter2|cnt [1] & ((\counter2|Add0~1 ) # (GND)))
// \counter2|Add0~3  = CARRY((!\counter2|Add0~1 ) # (!\counter2|cnt [1]))

	.dataa(\counter2|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~1 ),
	.combout(\counter2|Add0~2_combout ),
	.cout(\counter2|Add0~3 ));
// synopsys translate_off
defparam \counter2|Add0~2 .lut_mask = 16'h5A5F;
defparam \counter2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \counter2|cnt[1] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[1] .is_wysiwyg = "true";
defparam \counter2|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneive_lcell_comb \counter2|Add0~4 (
// Equation(s):
// \counter2|Add0~4_combout  = (\counter2|cnt [2] & (\counter2|Add0~3  $ (GND))) # (!\counter2|cnt [2] & (!\counter2|Add0~3  & VCC))
// \counter2|Add0~5  = CARRY((\counter2|cnt [2] & !\counter2|Add0~3 ))

	.dataa(\counter2|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~3 ),
	.combout(\counter2|Add0~4_combout ),
	.cout(\counter2|Add0~5 ));
// synopsys translate_off
defparam \counter2|Add0~4 .lut_mask = 16'hA50A;
defparam \counter2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N13
dffeas \counter2|cnt[2] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[2] .is_wysiwyg = "true";
defparam \counter2|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneive_lcell_comb \counter2|Add0~6 (
// Equation(s):
// \counter2|Add0~6_combout  = (\counter2|cnt [3] & (!\counter2|Add0~5 )) # (!\counter2|cnt [3] & ((\counter2|Add0~5 ) # (GND)))
// \counter2|Add0~7  = CARRY((!\counter2|Add0~5 ) # (!\counter2|cnt [3]))

	.dataa(gnd),
	.datab(\counter2|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~5 ),
	.combout(\counter2|Add0~6_combout ),
	.cout(\counter2|Add0~7 ));
// synopsys translate_off
defparam \counter2|Add0~6 .lut_mask = 16'h3C3F;
defparam \counter2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N15
dffeas \counter2|cnt[3] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[3] .is_wysiwyg = "true";
defparam \counter2|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneive_lcell_comb \counter2|Add0~8 (
// Equation(s):
// \counter2|Add0~8_combout  = (\counter2|cnt [4] & (\counter2|Add0~7  $ (GND))) # (!\counter2|cnt [4] & (!\counter2|Add0~7  & VCC))
// \counter2|Add0~9  = CARRY((\counter2|cnt [4] & !\counter2|Add0~7 ))

	.dataa(gnd),
	.datab(\counter2|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~7 ),
	.combout(\counter2|Add0~8_combout ),
	.cout(\counter2|Add0~9 ));
// synopsys translate_off
defparam \counter2|Add0~8 .lut_mask = 16'hC30C;
defparam \counter2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N17
dffeas \counter2|cnt[4] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[4] .is_wysiwyg = "true";
defparam \counter2|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneive_lcell_comb \counter2|Add0~10 (
// Equation(s):
// \counter2|Add0~10_combout  = (\counter2|cnt [5] & (!\counter2|Add0~9 )) # (!\counter2|cnt [5] & ((\counter2|Add0~9 ) # (GND)))
// \counter2|Add0~11  = CARRY((!\counter2|Add0~9 ) # (!\counter2|cnt [5]))

	.dataa(gnd),
	.datab(\counter2|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~9 ),
	.combout(\counter2|Add0~10_combout ),
	.cout(\counter2|Add0~11 ));
// synopsys translate_off
defparam \counter2|Add0~10 .lut_mask = 16'h3C3F;
defparam \counter2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N19
dffeas \counter2|cnt[5] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[5] .is_wysiwyg = "true";
defparam \counter2|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneive_lcell_comb \counter2|Add0~12 (
// Equation(s):
// \counter2|Add0~12_combout  = (\counter2|cnt [6] & (\counter2|Add0~11  $ (GND))) # (!\counter2|cnt [6] & (!\counter2|Add0~11  & VCC))
// \counter2|Add0~13  = CARRY((\counter2|cnt [6] & !\counter2|Add0~11 ))

	.dataa(gnd),
	.datab(\counter2|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~11 ),
	.combout(\counter2|Add0~12_combout ),
	.cout(\counter2|Add0~13 ));
// synopsys translate_off
defparam \counter2|Add0~12 .lut_mask = 16'hC30C;
defparam \counter2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneive_lcell_comb \counter2|cnt~11 (
// Equation(s):
// \counter2|cnt~11_combout  = (\counter2|Add0~12_combout  & !\counter2|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter2|Add0~12_combout ),
	.datac(gnd),
	.datad(\counter2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter2|cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~11 .lut_mask = 16'h00CC;
defparam \counter2|cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N1
dffeas \counter2|cnt[6] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~11_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[6] .is_wysiwyg = "true";
defparam \counter2|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneive_lcell_comb \counter2|Add0~14 (
// Equation(s):
// \counter2|Add0~14_combout  = (\counter2|cnt [7] & (!\counter2|Add0~13 )) # (!\counter2|cnt [7] & ((\counter2|Add0~13 ) # (GND)))
// \counter2|Add0~15  = CARRY((!\counter2|Add0~13 ) # (!\counter2|cnt [7]))

	.dataa(\counter2|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~13 ),
	.combout(\counter2|Add0~14_combout ),
	.cout(\counter2|Add0~15 ));
// synopsys translate_off
defparam \counter2|Add0~14 .lut_mask = 16'h5A5F;
defparam \counter2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N23
dffeas \counter2|cnt[7] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[7] .is_wysiwyg = "true";
defparam \counter2|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneive_lcell_comb \counter2|Add0~16 (
// Equation(s):
// \counter2|Add0~16_combout  = (\counter2|cnt [8] & (\counter2|Add0~15  $ (GND))) # (!\counter2|cnt [8] & (!\counter2|Add0~15  & VCC))
// \counter2|Add0~17  = CARRY((\counter2|cnt [8] & !\counter2|Add0~15 ))

	.dataa(gnd),
	.datab(\counter2|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~15 ),
	.combout(\counter2|Add0~16_combout ),
	.cout(\counter2|Add0~17 ));
// synopsys translate_off
defparam \counter2|Add0~16 .lut_mask = 16'hC30C;
defparam \counter2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N25
dffeas \counter2|cnt[8] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[8] .is_wysiwyg = "true";
defparam \counter2|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneive_lcell_comb \counter2|Add0~18 (
// Equation(s):
// \counter2|Add0~18_combout  = (\counter2|cnt [9] & (!\counter2|Add0~17 )) # (!\counter2|cnt [9] & ((\counter2|Add0~17 ) # (GND)))
// \counter2|Add0~19  = CARRY((!\counter2|Add0~17 ) # (!\counter2|cnt [9]))

	.dataa(\counter2|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~17 ),
	.combout(\counter2|Add0~18_combout ),
	.cout(\counter2|Add0~19 ));
// synopsys translate_off
defparam \counter2|Add0~18 .lut_mask = 16'h5A5F;
defparam \counter2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N27
dffeas \counter2|cnt[9] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[9] .is_wysiwyg = "true";
defparam \counter2|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneive_lcell_comb \counter2|Add0~20 (
// Equation(s):
// \counter2|Add0~20_combout  = (\counter2|cnt [10] & (\counter2|Add0~19  $ (GND))) # (!\counter2|cnt [10] & (!\counter2|Add0~19  & VCC))
// \counter2|Add0~21  = CARRY((\counter2|cnt [10] & !\counter2|Add0~19 ))

	.dataa(gnd),
	.datab(\counter2|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~19 ),
	.combout(\counter2|Add0~20_combout ),
	.cout(\counter2|Add0~21 ));
// synopsys translate_off
defparam \counter2|Add0~20 .lut_mask = 16'hC30C;
defparam \counter2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y5_N29
dffeas \counter2|cnt[10] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[10] .is_wysiwyg = "true";
defparam \counter2|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneive_lcell_comb \counter2|Add0~22 (
// Equation(s):
// \counter2|Add0~22_combout  = (\counter2|cnt [11] & (!\counter2|Add0~21 )) # (!\counter2|cnt [11] & ((\counter2|Add0~21 ) # (GND)))
// \counter2|Add0~23  = CARRY((!\counter2|Add0~21 ) # (!\counter2|cnt [11]))

	.dataa(\counter2|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~21 ),
	.combout(\counter2|Add0~22_combout ),
	.cout(\counter2|Add0~23 ));
// synopsys translate_off
defparam \counter2|Add0~22 .lut_mask = 16'h5A5F;
defparam \counter2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N6
cycloneive_lcell_comb \counter2|cnt~10 (
// Equation(s):
// \counter2|cnt~10_combout  = (\counter2|Add0~22_combout  & !\counter2|Equal0~7_combout )

	.dataa(\counter2|Add0~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\counter2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter2|cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~10 .lut_mask = 16'h00AA;
defparam \counter2|cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N7
dffeas \counter2|cnt[11] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~10_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[11] .is_wysiwyg = "true";
defparam \counter2|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
cycloneive_lcell_comb \counter2|Add0~24 (
// Equation(s):
// \counter2|Add0~24_combout  = (\counter2|cnt [12] & (\counter2|Add0~23  $ (GND))) # (!\counter2|cnt [12] & (!\counter2|Add0~23  & VCC))
// \counter2|Add0~25  = CARRY((\counter2|cnt [12] & !\counter2|Add0~23 ))

	.dataa(\counter2|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~23 ),
	.combout(\counter2|Add0~24_combout ),
	.cout(\counter2|Add0~25 ));
// synopsys translate_off
defparam \counter2|Add0~24 .lut_mask = 16'hA50A;
defparam \counter2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
cycloneive_lcell_comb \counter2|cnt~9 (
// Equation(s):
// \counter2|cnt~9_combout  = (\counter2|Add0~24_combout  & !\counter2|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter2|Add0~24_combout ),
	.datad(\counter2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter2|cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~9 .lut_mask = 16'h00F0;
defparam \counter2|cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \counter2|cnt[12] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~9_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[12] .is_wysiwyg = "true";
defparam \counter2|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
cycloneive_lcell_comb \counter2|Add0~26 (
// Equation(s):
// \counter2|Add0~26_combout  = (\counter2|cnt [13] & (!\counter2|Add0~25 )) # (!\counter2|cnt [13] & ((\counter2|Add0~25 ) # (GND)))
// \counter2|Add0~27  = CARRY((!\counter2|Add0~25 ) # (!\counter2|cnt [13]))

	.dataa(gnd),
	.datab(\counter2|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~25 ),
	.combout(\counter2|Add0~26_combout ),
	.cout(\counter2|Add0~27 ));
// synopsys translate_off
defparam \counter2|Add0~26 .lut_mask = 16'h3C3F;
defparam \counter2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb \counter2|cnt~8 (
// Equation(s):
// \counter2|cnt~8_combout  = (!\counter2|Equal0~7_combout  & \counter2|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter2|Equal0~7_combout ),
	.datad(\counter2|Add0~26_combout ),
	.cin(gnd),
	.combout(\counter2|cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~8 .lut_mask = 16'h0F00;
defparam \counter2|cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \counter2|cnt[13] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[13] .is_wysiwyg = "true";
defparam \counter2|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb \counter2|Add0~28 (
// Equation(s):
// \counter2|Add0~28_combout  = (\counter2|cnt [14] & (\counter2|Add0~27  $ (GND))) # (!\counter2|cnt [14] & (!\counter2|Add0~27  & VCC))
// \counter2|Add0~29  = CARRY((\counter2|cnt [14] & !\counter2|Add0~27 ))

	.dataa(\counter2|cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~27 ),
	.combout(\counter2|Add0~28_combout ),
	.cout(\counter2|Add0~29 ));
// synopsys translate_off
defparam \counter2|Add0~28 .lut_mask = 16'hA50A;
defparam \counter2|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \counter2|cnt~7 (
// Equation(s):
// \counter2|cnt~7_combout  = (\counter2|Add0~28_combout  & !\counter2|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter2|Add0~28_combout ),
	.datac(\counter2|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter2|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~7 .lut_mask = 16'h0C0C;
defparam \counter2|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \counter2|cnt[14] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~7_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[14] .is_wysiwyg = "true";
defparam \counter2|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
cycloneive_lcell_comb \counter2|Add0~30 (
// Equation(s):
// \counter2|Add0~30_combout  = (\counter2|cnt [15] & (!\counter2|Add0~29 )) # (!\counter2|cnt [15] & ((\counter2|Add0~29 ) # (GND)))
// \counter2|Add0~31  = CARRY((!\counter2|Add0~29 ) # (!\counter2|cnt [15]))

	.dataa(\counter2|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~29 ),
	.combout(\counter2|Add0~30_combout ),
	.cout(\counter2|Add0~31 ));
// synopsys translate_off
defparam \counter2|Add0~30 .lut_mask = 16'h5A5F;
defparam \counter2|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \counter2|cnt[15] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[15] .is_wysiwyg = "true";
defparam \counter2|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
cycloneive_lcell_comb \counter2|Add0~32 (
// Equation(s):
// \counter2|Add0~32_combout  = (\counter2|cnt [16] & (\counter2|Add0~31  $ (GND))) # (!\counter2|cnt [16] & (!\counter2|Add0~31  & VCC))
// \counter2|Add0~33  = CARRY((\counter2|cnt [16] & !\counter2|Add0~31 ))

	.dataa(\counter2|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~31 ),
	.combout(\counter2|Add0~32_combout ),
	.cout(\counter2|Add0~33 ));
// synopsys translate_off
defparam \counter2|Add0~32 .lut_mask = 16'hA50A;
defparam \counter2|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
cycloneive_lcell_comb \counter2|cnt~6 (
// Equation(s):
// \counter2|cnt~6_combout  = (\counter2|Add0~32_combout  & !\counter2|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter2|Add0~32_combout ),
	.datac(gnd),
	.datad(\counter2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter2|cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~6 .lut_mask = 16'h00CC;
defparam \counter2|cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N27
dffeas \counter2|cnt[16] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[16] .is_wysiwyg = "true";
defparam \counter2|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneive_lcell_comb \counter2|Equal0~2 (
// Equation(s):
// \counter2|Equal0~2_combout  = (\counter2|cnt [16] & (\counter2|cnt [13] & (\counter2|cnt [14] & !\counter2|cnt [15])))

	.dataa(\counter2|cnt [16]),
	.datab(\counter2|cnt [13]),
	.datac(\counter2|cnt [14]),
	.datad(\counter2|cnt [15]),
	.cin(gnd),
	.combout(\counter2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|Equal0~2 .lut_mask = 16'h0080;
defparam \counter2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
cycloneive_lcell_comb \counter2|Add0~34 (
// Equation(s):
// \counter2|Add0~34_combout  = (\counter2|cnt [17] & (!\counter2|Add0~33 )) # (!\counter2|cnt [17] & ((\counter2|Add0~33 ) # (GND)))
// \counter2|Add0~35  = CARRY((!\counter2|Add0~33 ) # (!\counter2|cnt [17]))

	.dataa(\counter2|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~33 ),
	.combout(\counter2|Add0~34_combout ),
	.cout(\counter2|Add0~35 ));
// synopsys translate_off
defparam \counter2|Add0~34 .lut_mask = 16'h5A5F;
defparam \counter2|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \counter2|cnt[17] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[17] .is_wysiwyg = "true";
defparam \counter2|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \counter2|Add0~36 (
// Equation(s):
// \counter2|Add0~36_combout  = (\counter2|cnt [18] & (\counter2|Add0~35  $ (GND))) # (!\counter2|cnt [18] & (!\counter2|Add0~35  & VCC))
// \counter2|Add0~37  = CARRY((\counter2|cnt [18] & !\counter2|Add0~35 ))

	.dataa(gnd),
	.datab(\counter2|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~35 ),
	.combout(\counter2|Add0~36_combout ),
	.cout(\counter2|Add0~37 ));
// synopsys translate_off
defparam \counter2|Add0~36 .lut_mask = 16'hC30C;
defparam \counter2|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
cycloneive_lcell_comb \counter2|cnt~5 (
// Equation(s):
// \counter2|cnt~5_combout  = (\counter2|Add0~36_combout  & !\counter2|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter2|Add0~36_combout ),
	.datac(gnd),
	.datad(\counter2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter2|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~5 .lut_mask = 16'h00CC;
defparam \counter2|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N31
dffeas \counter2|cnt[18] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~5_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[18] .is_wysiwyg = "true";
defparam \counter2|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneive_lcell_comb \counter2|Add0~38 (
// Equation(s):
// \counter2|Add0~38_combout  = (\counter2|cnt [19] & (!\counter2|Add0~37 )) # (!\counter2|cnt [19] & ((\counter2|Add0~37 ) # (GND)))
// \counter2|Add0~39  = CARRY((!\counter2|Add0~37 ) # (!\counter2|cnt [19]))

	.dataa(gnd),
	.datab(\counter2|cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~37 ),
	.combout(\counter2|Add0~38_combout ),
	.cout(\counter2|Add0~39 ));
// synopsys translate_off
defparam \counter2|Add0~38 .lut_mask = 16'h3C3F;
defparam \counter2|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N28
cycloneive_lcell_comb \counter2|cnt~4 (
// Equation(s):
// \counter2|cnt~4_combout  = (\counter2|Add0~38_combout  & !\counter2|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter2|Add0~38_combout ),
	.datac(gnd),
	.datad(\counter2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter2|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~4 .lut_mask = 16'h00CC;
defparam \counter2|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N29
dffeas \counter2|cnt[19] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[19] .is_wysiwyg = "true";
defparam \counter2|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneive_lcell_comb \counter2|Add0~40 (
// Equation(s):
// \counter2|Add0~40_combout  = (\counter2|cnt [20] & (\counter2|Add0~39  $ (GND))) # (!\counter2|cnt [20] & (!\counter2|Add0~39  & VCC))
// \counter2|Add0~41  = CARRY((\counter2|cnt [20] & !\counter2|Add0~39 ))

	.dataa(gnd),
	.datab(\counter2|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~39 ),
	.combout(\counter2|Add0~40_combout ),
	.cout(\counter2|Add0~41 ));
// synopsys translate_off
defparam \counter2|Add0~40 .lut_mask = 16'hC30C;
defparam \counter2|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N18
cycloneive_lcell_comb \counter2|cnt~3 (
// Equation(s):
// \counter2|cnt~3_combout  = (!\counter2|Equal0~7_combout  & \counter2|Add0~40_combout )

	.dataa(gnd),
	.datab(\counter2|Equal0~7_combout ),
	.datac(gnd),
	.datad(\counter2|Add0~40_combout ),
	.cin(gnd),
	.combout(\counter2|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~3 .lut_mask = 16'h3300;
defparam \counter2|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \counter2|cnt[20] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[20] .is_wysiwyg = "true";
defparam \counter2|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
cycloneive_lcell_comb \counter2|Equal0~1 (
// Equation(s):
// \counter2|Equal0~1_combout  = (\counter2|cnt [18] & (\counter2|cnt [19] & (!\counter2|cnt [17] & \counter2|cnt [20])))

	.dataa(\counter2|cnt [18]),
	.datab(\counter2|cnt [19]),
	.datac(\counter2|cnt [17]),
	.datad(\counter2|cnt [20]),
	.cin(gnd),
	.combout(\counter2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|Equal0~1 .lut_mask = 16'h0800;
defparam \counter2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N0
cycloneive_lcell_comb \counter2|Equal0~3 (
// Equation(s):
// \counter2|Equal0~3_combout  = (\counter2|cnt [11] & (!\counter2|cnt [9] & (!\counter2|cnt [10] & \counter2|cnt [12])))

	.dataa(\counter2|cnt [11]),
	.datab(\counter2|cnt [9]),
	.datac(\counter2|cnt [10]),
	.datad(\counter2|cnt [12]),
	.cin(gnd),
	.combout(\counter2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|Equal0~3 .lut_mask = 16'h0200;
defparam \counter2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \counter2|Add0~42 (
// Equation(s):
// \counter2|Add0~42_combout  = (\counter2|cnt [21] & (!\counter2|Add0~41 )) # (!\counter2|cnt [21] & ((\counter2|Add0~41 ) # (GND)))
// \counter2|Add0~43  = CARRY((!\counter2|Add0~41 ) # (!\counter2|cnt [21]))

	.dataa(gnd),
	.datab(\counter2|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~41 ),
	.combout(\counter2|Add0~42_combout ),
	.cout(\counter2|Add0~43 ));
// synopsys translate_off
defparam \counter2|Add0~42 .lut_mask = 16'h3C3F;
defparam \counter2|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
cycloneive_lcell_comb \counter2|cnt~2 (
// Equation(s):
// \counter2|cnt~2_combout  = (!\counter2|Equal0~7_combout  & \counter2|Add0~42_combout )

	.dataa(gnd),
	.datab(\counter2|Equal0~7_combout ),
	.datac(gnd),
	.datad(\counter2|Add0~42_combout ),
	.cin(gnd),
	.combout(\counter2|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~2 .lut_mask = 16'h3300;
defparam \counter2|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N23
dffeas \counter2|cnt[21] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[21] .is_wysiwyg = "true";
defparam \counter2|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \counter2|Add0~44 (
// Equation(s):
// \counter2|Add0~44_combout  = (\counter2|cnt [22] & (\counter2|Add0~43  $ (GND))) # (!\counter2|cnt [22] & (!\counter2|Add0~43  & VCC))
// \counter2|Add0~45  = CARRY((\counter2|cnt [22] & !\counter2|Add0~43 ))

	.dataa(gnd),
	.datab(\counter2|cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~43 ),
	.combout(\counter2|Add0~44_combout ),
	.cout(\counter2|Add0~45 ));
// synopsys translate_off
defparam \counter2|Add0~44 .lut_mask = 16'hC30C;
defparam \counter2|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
cycloneive_lcell_comb \counter2|cnt~1 (
// Equation(s):
// \counter2|cnt~1_combout  = (\counter2|Add0~44_combout  & !\counter2|Equal0~7_combout )

	.dataa(\counter2|Add0~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\counter2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter2|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~1 .lut_mask = 16'h00AA;
defparam \counter2|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N5
dffeas \counter2|cnt[22] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[22] .is_wysiwyg = "true";
defparam \counter2|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \counter2|Add0~46 (
// Equation(s):
// \counter2|Add0~46_combout  = (\counter2|cnt [23] & (!\counter2|Add0~45 )) # (!\counter2|cnt [23] & ((\counter2|Add0~45 ) # (GND)))
// \counter2|Add0~47  = CARRY((!\counter2|Add0~45 ) # (!\counter2|cnt [23]))

	.dataa(\counter2|cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter2|Add0~45 ),
	.combout(\counter2|Add0~46_combout ),
	.cout(\counter2|Add0~47 ));
// synopsys translate_off
defparam \counter2|Add0~46 .lut_mask = 16'h5A5F;
defparam \counter2|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \counter2|cnt[23] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[23] .is_wysiwyg = "true";
defparam \counter2|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb \counter2|Add0~48 (
// Equation(s):
// \counter2|Add0~48_combout  = \counter2|Add0~47  $ (!\counter2|cnt [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\counter2|cnt [24]),
	.cin(\counter2|Add0~47 ),
	.combout(\counter2|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|Add0~48 .lut_mask = 16'hF00F;
defparam \counter2|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N2
cycloneive_lcell_comb \counter2|cnt~0 (
// Equation(s):
// \counter2|cnt~0_combout  = (!\counter2|Equal0~7_combout  & \counter2|Add0~48_combout )

	.dataa(gnd),
	.datab(\counter2|Equal0~7_combout ),
	.datac(gnd),
	.datad(\counter2|Add0~48_combout ),
	.cin(gnd),
	.combout(\counter2|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|cnt~0 .lut_mask = 16'h3300;
defparam \counter2|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N3
dffeas \counter2|cnt[24] (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|cnt~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|cnt[24] .is_wysiwyg = "true";
defparam \counter2|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneive_lcell_comb \counter2|Equal0~0 (
// Equation(s):
// \counter2|Equal0~0_combout  = (\counter2|cnt [21] & (\counter2|cnt [24] & (\counter2|cnt [22] & !\counter2|cnt [23])))

	.dataa(\counter2|cnt [21]),
	.datab(\counter2|cnt [24]),
	.datac(\counter2|cnt [22]),
	.datad(\counter2|cnt [23]),
	.cin(gnd),
	.combout(\counter2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|Equal0~0 .lut_mask = 16'h0080;
defparam \counter2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
cycloneive_lcell_comb \counter2|Equal0~4 (
// Equation(s):
// \counter2|Equal0~4_combout  = (\counter2|Equal0~2_combout  & (\counter2|Equal0~1_combout  & (\counter2|Equal0~3_combout  & \counter2|Equal0~0_combout )))

	.dataa(\counter2|Equal0~2_combout ),
	.datab(\counter2|Equal0~1_combout ),
	.datac(\counter2|Equal0~3_combout ),
	.datad(\counter2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\counter2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|Equal0~4 .lut_mask = 16'h8000;
defparam \counter2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \counter2|Equal0~6 (
// Equation(s):
// \counter2|Equal0~6_combout  = (\counter2|cnt [2] & (\counter2|cnt [4] & (\counter2|cnt [3] & \counter2|cnt [1])))

	.dataa(\counter2|cnt [2]),
	.datab(\counter2|cnt [4]),
	.datac(\counter2|cnt [3]),
	.datad(\counter2|cnt [1]),
	.cin(gnd),
	.combout(\counter2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|Equal0~6 .lut_mask = 16'h8000;
defparam \counter2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneive_lcell_comb \counter2|Equal0~5 (
// Equation(s):
// \counter2|Equal0~5_combout  = (!\counter2|cnt [8] & (!\counter2|cnt [6] & (!\counter2|cnt [7] & \counter2|cnt [5])))

	.dataa(\counter2|cnt [8]),
	.datab(\counter2|cnt [6]),
	.datac(\counter2|cnt [7]),
	.datad(\counter2|cnt [5]),
	.cin(gnd),
	.combout(\counter2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|Equal0~5 .lut_mask = 16'h0100;
defparam \counter2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
cycloneive_lcell_comb \counter2|Equal0~7 (
// Equation(s):
// \counter2|Equal0~7_combout  = (\counter2|Equal0~4_combout  & (\counter2|Equal0~6_combout  & (\counter2|cnt [0] & \counter2|Equal0~5_combout )))

	.dataa(\counter2|Equal0~4_combout ),
	.datab(\counter2|Equal0~6_combout ),
	.datac(\counter2|cnt [0]),
	.datad(\counter2|Equal0~5_combout ),
	.cin(gnd),
	.combout(\counter2|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|Equal0~7 .lut_mask = 16'h8000;
defparam \counter2|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
cycloneive_lcell_comb \counter2|led~0 (
// Equation(s):
// \counter2|led~0_combout  = \counter2|led~q  $ (\counter2|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter2|led~q ),
	.datad(\counter2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter2|led~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter2|led~0 .lut_mask = 16'h0FF0;
defparam \counter2|led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N9
dffeas \counter2|led (
	.clk(\pll_ip|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter2|led~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter2|led~q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter2|led .is_wysiwyg = "true";
defparam \counter2|led .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneive_lcell_comb \counter3|Add0~0 (
// Equation(s):
// \counter3|Add0~0_combout  = \counter3|cnt [0] $ (VCC)
// \counter3|Add0~1  = CARRY(\counter3|cnt [0])

	.dataa(gnd),
	.datab(\counter3|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter3|Add0~0_combout ),
	.cout(\counter3|Add0~1 ));
// synopsys translate_off
defparam \counter3|Add0~0 .lut_mask = 16'h33CC;
defparam \counter3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \counter3|cnt[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[0] .is_wysiwyg = "true";
defparam \counter3|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneive_lcell_comb \counter3|Add0~2 (
// Equation(s):
// \counter3|Add0~2_combout  = (\counter3|cnt [1] & (!\counter3|Add0~1 )) # (!\counter3|cnt [1] & ((\counter3|Add0~1 ) # (GND)))
// \counter3|Add0~3  = CARRY((!\counter3|Add0~1 ) # (!\counter3|cnt [1]))

	.dataa(\counter3|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~1 ),
	.combout(\counter3|Add0~2_combout ),
	.cout(\counter3|Add0~3 ));
// synopsys translate_off
defparam \counter3|Add0~2 .lut_mask = 16'h5A5F;
defparam \counter3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \counter3|cnt[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[1] .is_wysiwyg = "true";
defparam \counter3|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneive_lcell_comb \counter3|Add0~4 (
// Equation(s):
// \counter3|Add0~4_combout  = (\counter3|cnt [2] & (\counter3|Add0~3  $ (GND))) # (!\counter3|cnt [2] & (!\counter3|Add0~3  & VCC))
// \counter3|Add0~5  = CARRY((\counter3|cnt [2] & !\counter3|Add0~3 ))

	.dataa(\counter3|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~3 ),
	.combout(\counter3|Add0~4_combout ),
	.cout(\counter3|Add0~5 ));
// synopsys translate_off
defparam \counter3|Add0~4 .lut_mask = 16'hA50A;
defparam \counter3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \counter3|cnt[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[2] .is_wysiwyg = "true";
defparam \counter3|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneive_lcell_comb \counter3|Add0~6 (
// Equation(s):
// \counter3|Add0~6_combout  = (\counter3|cnt [3] & (!\counter3|Add0~5 )) # (!\counter3|cnt [3] & ((\counter3|Add0~5 ) # (GND)))
// \counter3|Add0~7  = CARRY((!\counter3|Add0~5 ) # (!\counter3|cnt [3]))

	.dataa(gnd),
	.datab(\counter3|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~5 ),
	.combout(\counter3|Add0~6_combout ),
	.cout(\counter3|Add0~7 ));
// synopsys translate_off
defparam \counter3|Add0~6 .lut_mask = 16'h3C3F;
defparam \counter3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \counter3|cnt[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[3] .is_wysiwyg = "true";
defparam \counter3|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \counter3|Add0~8 (
// Equation(s):
// \counter3|Add0~8_combout  = (\counter3|cnt [4] & (\counter3|Add0~7  $ (GND))) # (!\counter3|cnt [4] & (!\counter3|Add0~7  & VCC))
// \counter3|Add0~9  = CARRY((\counter3|cnt [4] & !\counter3|Add0~7 ))

	.dataa(gnd),
	.datab(\counter3|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~7 ),
	.combout(\counter3|Add0~8_combout ),
	.cout(\counter3|Add0~9 ));
// synopsys translate_off
defparam \counter3|Add0~8 .lut_mask = 16'hC30C;
defparam \counter3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \counter3|cnt[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[4] .is_wysiwyg = "true";
defparam \counter3|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneive_lcell_comb \counter3|Add0~10 (
// Equation(s):
// \counter3|Add0~10_combout  = (\counter3|cnt [5] & (!\counter3|Add0~9 )) # (!\counter3|cnt [5] & ((\counter3|Add0~9 ) # (GND)))
// \counter3|Add0~11  = CARRY((!\counter3|Add0~9 ) # (!\counter3|cnt [5]))

	.dataa(gnd),
	.datab(\counter3|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~9 ),
	.combout(\counter3|Add0~10_combout ),
	.cout(\counter3|Add0~11 ));
// synopsys translate_off
defparam \counter3|Add0~10 .lut_mask = 16'h3C3F;
defparam \counter3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \counter3|cnt[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[5] .is_wysiwyg = "true";
defparam \counter3|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneive_lcell_comb \counter3|Add0~12 (
// Equation(s):
// \counter3|Add0~12_combout  = (\counter3|cnt [6] & (\counter3|Add0~11  $ (GND))) # (!\counter3|cnt [6] & (!\counter3|Add0~11  & VCC))
// \counter3|Add0~13  = CARRY((\counter3|cnt [6] & !\counter3|Add0~11 ))

	.dataa(gnd),
	.datab(\counter3|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~11 ),
	.combout(\counter3|Add0~12_combout ),
	.cout(\counter3|Add0~13 ));
// synopsys translate_off
defparam \counter3|Add0~12 .lut_mask = 16'hC30C;
defparam \counter3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \counter3|cnt~11 (
// Equation(s):
// \counter3|cnt~11_combout  = (\counter3|Add0~12_combout  & !\counter3|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter3|Add0~12_combout ),
	.datac(gnd),
	.datad(\counter3|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter3|cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~11 .lut_mask = 16'h00CC;
defparam \counter3|cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \counter3|cnt[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~11_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[6] .is_wysiwyg = "true";
defparam \counter3|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \counter3|Add0~14 (
// Equation(s):
// \counter3|Add0~14_combout  = (\counter3|cnt [7] & (!\counter3|Add0~13 )) # (!\counter3|cnt [7] & ((\counter3|Add0~13 ) # (GND)))
// \counter3|Add0~15  = CARRY((!\counter3|Add0~13 ) # (!\counter3|cnt [7]))

	.dataa(\counter3|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~13 ),
	.combout(\counter3|Add0~14_combout ),
	.cout(\counter3|Add0~15 ));
// synopsys translate_off
defparam \counter3|Add0~14 .lut_mask = 16'h5A5F;
defparam \counter3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \counter3|cnt[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[7] .is_wysiwyg = "true";
defparam \counter3|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \counter3|Add0~16 (
// Equation(s):
// \counter3|Add0~16_combout  = (\counter3|cnt [8] & (\counter3|Add0~15  $ (GND))) # (!\counter3|cnt [8] & (!\counter3|Add0~15  & VCC))
// \counter3|Add0~17  = CARRY((\counter3|cnt [8] & !\counter3|Add0~15 ))

	.dataa(gnd),
	.datab(\counter3|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~15 ),
	.combout(\counter3|Add0~16_combout ),
	.cout(\counter3|Add0~17 ));
// synopsys translate_off
defparam \counter3|Add0~16 .lut_mask = 16'hC30C;
defparam \counter3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \counter3|cnt[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[8] .is_wysiwyg = "true";
defparam \counter3|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \counter3|Add0~18 (
// Equation(s):
// \counter3|Add0~18_combout  = (\counter3|cnt [9] & (!\counter3|Add0~17 )) # (!\counter3|cnt [9] & ((\counter3|Add0~17 ) # (GND)))
// \counter3|Add0~19  = CARRY((!\counter3|Add0~17 ) # (!\counter3|cnt [9]))

	.dataa(\counter3|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~17 ),
	.combout(\counter3|Add0~18_combout ),
	.cout(\counter3|Add0~19 ));
// synopsys translate_off
defparam \counter3|Add0~18 .lut_mask = 16'h5A5F;
defparam \counter3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \counter3|cnt[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[9] .is_wysiwyg = "true";
defparam \counter3|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \counter3|Add0~20 (
// Equation(s):
// \counter3|Add0~20_combout  = (\counter3|cnt [10] & (\counter3|Add0~19  $ (GND))) # (!\counter3|cnt [10] & (!\counter3|Add0~19  & VCC))
// \counter3|Add0~21  = CARRY((\counter3|cnt [10] & !\counter3|Add0~19 ))

	.dataa(gnd),
	.datab(\counter3|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~19 ),
	.combout(\counter3|Add0~20_combout ),
	.cout(\counter3|Add0~21 ));
// synopsys translate_off
defparam \counter3|Add0~20 .lut_mask = 16'hC30C;
defparam \counter3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \counter3|cnt[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[10] .is_wysiwyg = "true";
defparam \counter3|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneive_lcell_comb \counter3|Add0~22 (
// Equation(s):
// \counter3|Add0~22_combout  = (\counter3|cnt [11] & (!\counter3|Add0~21 )) # (!\counter3|cnt [11] & ((\counter3|Add0~21 ) # (GND)))
// \counter3|Add0~23  = CARRY((!\counter3|Add0~21 ) # (!\counter3|cnt [11]))

	.dataa(\counter3|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~21 ),
	.combout(\counter3|Add0~22_combout ),
	.cout(\counter3|Add0~23 ));
// synopsys translate_off
defparam \counter3|Add0~22 .lut_mask = 16'h5A5F;
defparam \counter3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneive_lcell_comb \counter3|cnt~10 (
// Equation(s):
// \counter3|cnt~10_combout  = (\counter3|Add0~22_combout  & !\counter3|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter3|Add0~22_combout ),
	.datad(\counter3|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter3|cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~10 .lut_mask = 16'h00F0;
defparam \counter3|cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N3
dffeas \counter3|cnt[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~10_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[11] .is_wysiwyg = "true";
defparam \counter3|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \counter3|Add0~24 (
// Equation(s):
// \counter3|Add0~24_combout  = (\counter3|cnt [12] & (\counter3|Add0~23  $ (GND))) # (!\counter3|cnt [12] & (!\counter3|Add0~23  & VCC))
// \counter3|Add0~25  = CARRY((\counter3|cnt [12] & !\counter3|Add0~23 ))

	.dataa(gnd),
	.datab(\counter3|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~23 ),
	.combout(\counter3|Add0~24_combout ),
	.cout(\counter3|Add0~25 ));
// synopsys translate_off
defparam \counter3|Add0~24 .lut_mask = 16'hC30C;
defparam \counter3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \counter3|cnt~9 (
// Equation(s):
// \counter3|cnt~9_combout  = (!\counter3|Equal0~7_combout  & \counter3|Add0~24_combout )

	.dataa(\counter3|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter3|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter3|cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~9 .lut_mask = 16'h5050;
defparam \counter3|cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \counter3|cnt[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~9_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[12] .is_wysiwyg = "true";
defparam \counter3|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneive_lcell_comb \counter3|Add0~26 (
// Equation(s):
// \counter3|Add0~26_combout  = (\counter3|cnt [13] & (!\counter3|Add0~25 )) # (!\counter3|cnt [13] & ((\counter3|Add0~25 ) # (GND)))
// \counter3|Add0~27  = CARRY((!\counter3|Add0~25 ) # (!\counter3|cnt [13]))

	.dataa(gnd),
	.datab(\counter3|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~25 ),
	.combout(\counter3|Add0~26_combout ),
	.cout(\counter3|Add0~27 ));
// synopsys translate_off
defparam \counter3|Add0~26 .lut_mask = 16'h3C3F;
defparam \counter3|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneive_lcell_comb \counter3|cnt~8 (
// Equation(s):
// \counter3|cnt~8_combout  = (\counter3|Add0~26_combout  & !\counter3|Equal0~7_combout )

	.dataa(\counter3|Add0~26_combout ),
	.datab(gnd),
	.datac(\counter3|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter3|cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~8 .lut_mask = 16'h0A0A;
defparam \counter3|cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \counter3|cnt[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~8_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[13] .is_wysiwyg = "true";
defparam \counter3|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneive_lcell_comb \counter3|Add0~28 (
// Equation(s):
// \counter3|Add0~28_combout  = (\counter3|cnt [14] & (\counter3|Add0~27  $ (GND))) # (!\counter3|cnt [14] & (!\counter3|Add0~27  & VCC))
// \counter3|Add0~29  = CARRY((\counter3|cnt [14] & !\counter3|Add0~27 ))

	.dataa(\counter3|cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~27 ),
	.combout(\counter3|Add0~28_combout ),
	.cout(\counter3|Add0~29 ));
// synopsys translate_off
defparam \counter3|Add0~28 .lut_mask = 16'hA50A;
defparam \counter3|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \counter3|cnt~7 (
// Equation(s):
// \counter3|cnt~7_combout  = (\counter3|Add0~28_combout  & !\counter3|Equal0~7_combout )

	.dataa(\counter3|Add0~28_combout ),
	.datab(gnd),
	.datac(\counter3|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter3|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~7 .lut_mask = 16'h0A0A;
defparam \counter3|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \counter3|cnt[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~7_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[14] .is_wysiwyg = "true";
defparam \counter3|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneive_lcell_comb \counter3|Add0~30 (
// Equation(s):
// \counter3|Add0~30_combout  = (\counter3|cnt [15] & (!\counter3|Add0~29 )) # (!\counter3|cnt [15] & ((\counter3|Add0~29 ) # (GND)))
// \counter3|Add0~31  = CARRY((!\counter3|Add0~29 ) # (!\counter3|cnt [15]))

	.dataa(\counter3|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~29 ),
	.combout(\counter3|Add0~30_combout ),
	.cout(\counter3|Add0~31 ));
// synopsys translate_off
defparam \counter3|Add0~30 .lut_mask = 16'h5A5F;
defparam \counter3|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N7
dffeas \counter3|cnt[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[15] .is_wysiwyg = "true";
defparam \counter3|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneive_lcell_comb \counter3|Add0~32 (
// Equation(s):
// \counter3|Add0~32_combout  = (\counter3|cnt [16] & (\counter3|Add0~31  $ (GND))) # (!\counter3|cnt [16] & (!\counter3|Add0~31  & VCC))
// \counter3|Add0~33  = CARRY((\counter3|cnt [16] & !\counter3|Add0~31 ))

	.dataa(\counter3|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~31 ),
	.combout(\counter3|Add0~32_combout ),
	.cout(\counter3|Add0~33 ));
// synopsys translate_off
defparam \counter3|Add0~32 .lut_mask = 16'hA50A;
defparam \counter3|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \counter3|cnt~6 (
// Equation(s):
// \counter3|cnt~6_combout  = (!\counter3|Equal0~7_combout  & \counter3|Add0~32_combout )

	.dataa(\counter3|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter3|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter3|cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~6 .lut_mask = 16'h5050;
defparam \counter3|cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \counter3|cnt[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~6_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[16] .is_wysiwyg = "true";
defparam \counter3|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneive_lcell_comb \counter3|Add0~34 (
// Equation(s):
// \counter3|Add0~34_combout  = (\counter3|cnt [17] & (!\counter3|Add0~33 )) # (!\counter3|cnt [17] & ((\counter3|Add0~33 ) # (GND)))
// \counter3|Add0~35  = CARRY((!\counter3|Add0~33 ) # (!\counter3|cnt [17]))

	.dataa(\counter3|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~33 ),
	.combout(\counter3|Add0~34_combout ),
	.cout(\counter3|Add0~35 ));
// synopsys translate_off
defparam \counter3|Add0~34 .lut_mask = 16'h5A5F;
defparam \counter3|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N11
dffeas \counter3|cnt[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[17] .is_wysiwyg = "true";
defparam \counter3|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneive_lcell_comb \counter3|Add0~36 (
// Equation(s):
// \counter3|Add0~36_combout  = (\counter3|cnt [18] & (\counter3|Add0~35  $ (GND))) # (!\counter3|cnt [18] & (!\counter3|Add0~35  & VCC))
// \counter3|Add0~37  = CARRY((\counter3|cnt [18] & !\counter3|Add0~35 ))

	.dataa(gnd),
	.datab(\counter3|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~35 ),
	.combout(\counter3|Add0~36_combout ),
	.cout(\counter3|Add0~37 ));
// synopsys translate_off
defparam \counter3|Add0~36 .lut_mask = 16'hC30C;
defparam \counter3|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneive_lcell_comb \counter3|cnt~5 (
// Equation(s):
// \counter3|cnt~5_combout  = (!\counter3|Equal0~7_combout  & \counter3|Add0~36_combout )

	.dataa(\counter3|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter3|Add0~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter3|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~5 .lut_mask = 16'h5050;
defparam \counter3|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \counter3|cnt[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~5_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[18] .is_wysiwyg = "true";
defparam \counter3|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneive_lcell_comb \counter3|Add0~38 (
// Equation(s):
// \counter3|Add0~38_combout  = (\counter3|cnt [19] & (!\counter3|Add0~37 )) # (!\counter3|cnt [19] & ((\counter3|Add0~37 ) # (GND)))
// \counter3|Add0~39  = CARRY((!\counter3|Add0~37 ) # (!\counter3|cnt [19]))

	.dataa(gnd),
	.datab(\counter3|cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~37 ),
	.combout(\counter3|Add0~38_combout ),
	.cout(\counter3|Add0~39 ));
// synopsys translate_off
defparam \counter3|Add0~38 .lut_mask = 16'h3C3F;
defparam \counter3|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \counter3|cnt~4 (
// Equation(s):
// \counter3|cnt~4_combout  = (!\counter3|Equal0~7_combout  & \counter3|Add0~38_combout )

	.dataa(\counter3|Equal0~7_combout ),
	.datab(gnd),
	.datac(\counter3|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter3|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~4 .lut_mask = 16'h5050;
defparam \counter3|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \counter3|cnt[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~4_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[19] .is_wysiwyg = "true";
defparam \counter3|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneive_lcell_comb \counter3|Add0~40 (
// Equation(s):
// \counter3|Add0~40_combout  = (\counter3|cnt [20] & (\counter3|Add0~39  $ (GND))) # (!\counter3|cnt [20] & (!\counter3|Add0~39  & VCC))
// \counter3|Add0~41  = CARRY((\counter3|cnt [20] & !\counter3|Add0~39 ))

	.dataa(\counter3|cnt [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~39 ),
	.combout(\counter3|Add0~40_combout ),
	.cout(\counter3|Add0~41 ));
// synopsys translate_off
defparam \counter3|Add0~40 .lut_mask = 16'hA50A;
defparam \counter3|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \counter3|cnt~3 (
// Equation(s):
// \counter3|cnt~3_combout  = (\counter3|Add0~40_combout  & !\counter3|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter3|Add0~40_combout ),
	.datac(\counter3|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter3|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~3 .lut_mask = 16'h0C0C;
defparam \counter3|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \counter3|cnt[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[20] .is_wysiwyg = "true";
defparam \counter3|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneive_lcell_comb \counter3|Add0~42 (
// Equation(s):
// \counter3|Add0~42_combout  = (\counter3|cnt [21] & (!\counter3|Add0~41 )) # (!\counter3|cnt [21] & ((\counter3|Add0~41 ) # (GND)))
// \counter3|Add0~43  = CARRY((!\counter3|Add0~41 ) # (!\counter3|cnt [21]))

	.dataa(gnd),
	.datab(\counter3|cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~41 ),
	.combout(\counter3|Add0~42_combout ),
	.cout(\counter3|Add0~43 ));
// synopsys translate_off
defparam \counter3|Add0~42 .lut_mask = 16'h3C3F;
defparam \counter3|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneive_lcell_comb \counter3|cnt~2 (
// Equation(s):
// \counter3|cnt~2_combout  = (!\counter3|Equal0~7_combout  & \counter3|Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter3|Equal0~7_combout ),
	.datad(\counter3|Add0~42_combout ),
	.cin(gnd),
	.combout(\counter3|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~2 .lut_mask = 16'h0F00;
defparam \counter3|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \counter3|cnt[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[21] .is_wysiwyg = "true";
defparam \counter3|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneive_lcell_comb \counter3|Add0~44 (
// Equation(s):
// \counter3|Add0~44_combout  = (\counter3|cnt [22] & (\counter3|Add0~43  $ (GND))) # (!\counter3|cnt [22] & (!\counter3|Add0~43  & VCC))
// \counter3|Add0~45  = CARRY((\counter3|cnt [22] & !\counter3|Add0~43 ))

	.dataa(\counter3|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~43 ),
	.combout(\counter3|Add0~44_combout ),
	.cout(\counter3|Add0~45 ));
// synopsys translate_off
defparam \counter3|Add0~44 .lut_mask = 16'hA50A;
defparam \counter3|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneive_lcell_comb \counter3|cnt~1 (
// Equation(s):
// \counter3|cnt~1_combout  = (!\counter3|Equal0~7_combout  & \counter3|Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter3|Equal0~7_combout ),
	.datad(\counter3|Add0~44_combout ),
	.cin(gnd),
	.combout(\counter3|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~1 .lut_mask = 16'h0F00;
defparam \counter3|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N27
dffeas \counter3|cnt[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[22] .is_wysiwyg = "true";
defparam \counter3|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneive_lcell_comb \counter3|Add0~46 (
// Equation(s):
// \counter3|Add0~46_combout  = (\counter3|cnt [23] & (!\counter3|Add0~45 )) # (!\counter3|cnt [23] & ((\counter3|Add0~45 ) # (GND)))
// \counter3|Add0~47  = CARRY((!\counter3|Add0~45 ) # (!\counter3|cnt [23]))

	.dataa(\counter3|cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter3|Add0~45 ),
	.combout(\counter3|Add0~46_combout ),
	.cout(\counter3|Add0~47 ));
// synopsys translate_off
defparam \counter3|Add0~46 .lut_mask = 16'h5A5F;
defparam \counter3|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N23
dffeas \counter3|cnt[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[23] .is_wysiwyg = "true";
defparam \counter3|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneive_lcell_comb \counter3|Add0~48 (
// Equation(s):
// \counter3|Add0~48_combout  = \counter3|Add0~47  $ (!\counter3|cnt [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\counter3|cnt [24]),
	.cin(\counter3|Add0~47 ),
	.combout(\counter3|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|Add0~48 .lut_mask = 16'hF00F;
defparam \counter3|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \counter3|cnt~0 (
// Equation(s):
// \counter3|cnt~0_combout  = (\counter3|Add0~48_combout  & !\counter3|Equal0~7_combout )

	.dataa(gnd),
	.datab(\counter3|Add0~48_combout ),
	.datac(\counter3|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter3|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|cnt~0 .lut_mask = 16'h0C0C;
defparam \counter3|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \counter3|cnt[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|cnt~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|cnt[24] .is_wysiwyg = "true";
defparam \counter3|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneive_lcell_comb \counter3|Equal0~0 (
// Equation(s):
// \counter3|Equal0~0_combout  = (!\counter3|cnt [23] & (\counter3|cnt [21] & (\counter3|cnt [22] & \counter3|cnt [24])))

	.dataa(\counter3|cnt [23]),
	.datab(\counter3|cnt [21]),
	.datac(\counter3|cnt [22]),
	.datad(\counter3|cnt [24]),
	.cin(gnd),
	.combout(\counter3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|Equal0~0 .lut_mask = 16'h4000;
defparam \counter3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \counter3|Equal0~2 (
// Equation(s):
// \counter3|Equal0~2_combout  = (\counter3|cnt [14] & (\counter3|cnt [13] & (\counter3|cnt [16] & !\counter3|cnt [15])))

	.dataa(\counter3|cnt [14]),
	.datab(\counter3|cnt [13]),
	.datac(\counter3|cnt [16]),
	.datad(\counter3|cnt [15]),
	.cin(gnd),
	.combout(\counter3|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|Equal0~2 .lut_mask = 16'h0080;
defparam \counter3|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneive_lcell_comb \counter3|Equal0~3 (
// Equation(s):
// \counter3|Equal0~3_combout  = (!\counter3|cnt [10] & (\counter3|cnt [11] & (\counter3|cnt [12] & !\counter3|cnt [9])))

	.dataa(\counter3|cnt [10]),
	.datab(\counter3|cnt [11]),
	.datac(\counter3|cnt [12]),
	.datad(\counter3|cnt [9]),
	.cin(gnd),
	.combout(\counter3|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|Equal0~3 .lut_mask = 16'h0040;
defparam \counter3|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \counter3|Equal0~1 (
// Equation(s):
// \counter3|Equal0~1_combout  = (\counter3|cnt [18] & (\counter3|cnt [19] & (!\counter3|cnt [17] & \counter3|cnt [20])))

	.dataa(\counter3|cnt [18]),
	.datab(\counter3|cnt [19]),
	.datac(\counter3|cnt [17]),
	.datad(\counter3|cnt [20]),
	.cin(gnd),
	.combout(\counter3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|Equal0~1 .lut_mask = 16'h0800;
defparam \counter3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \counter3|Equal0~4 (
// Equation(s):
// \counter3|Equal0~4_combout  = (\counter3|Equal0~0_combout  & (\counter3|Equal0~2_combout  & (\counter3|Equal0~3_combout  & \counter3|Equal0~1_combout )))

	.dataa(\counter3|Equal0~0_combout ),
	.datab(\counter3|Equal0~2_combout ),
	.datac(\counter3|Equal0~3_combout ),
	.datad(\counter3|Equal0~1_combout ),
	.cin(gnd),
	.combout(\counter3|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|Equal0~4 .lut_mask = 16'h8000;
defparam \counter3|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \counter3|Equal0~6 (
// Equation(s):
// \counter3|Equal0~6_combout  = (\counter3|cnt [2] & (\counter3|cnt [4] & (\counter3|cnt [3] & \counter3|cnt [1])))

	.dataa(\counter3|cnt [2]),
	.datab(\counter3|cnt [4]),
	.datac(\counter3|cnt [3]),
	.datad(\counter3|cnt [1]),
	.cin(gnd),
	.combout(\counter3|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|Equal0~6 .lut_mask = 16'h8000;
defparam \counter3|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneive_lcell_comb \counter3|Equal0~5 (
// Equation(s):
// \counter3|Equal0~5_combout  = (!\counter3|cnt [8] & (!\counter3|cnt [6] & (!\counter3|cnt [7] & \counter3|cnt [5])))

	.dataa(\counter3|cnt [8]),
	.datab(\counter3|cnt [6]),
	.datac(\counter3|cnt [7]),
	.datad(\counter3|cnt [5]),
	.cin(gnd),
	.combout(\counter3|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|Equal0~5 .lut_mask = 16'h0100;
defparam \counter3|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneive_lcell_comb \counter3|Equal0~7 (
// Equation(s):
// \counter3|Equal0~7_combout  = (\counter3|Equal0~4_combout  & (\counter3|Equal0~6_combout  & (\counter3|cnt [0] & \counter3|Equal0~5_combout )))

	.dataa(\counter3|Equal0~4_combout ),
	.datab(\counter3|Equal0~6_combout ),
	.datac(\counter3|cnt [0]),
	.datad(\counter3|Equal0~5_combout ),
	.cin(gnd),
	.combout(\counter3|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|Equal0~7 .lut_mask = 16'h8000;
defparam \counter3|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneive_lcell_comb \counter3|led~0 (
// Equation(s):
// \counter3|led~0_combout  = \counter3|led~q  $ (\counter3|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter3|led~q ),
	.datad(\counter3|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter3|led~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter3|led~0 .lut_mask = 16'h0FF0;
defparam \counter3|led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \counter3|led (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\counter3|led~0_combout ),
	.asdata(vcc),
	.clrn(\Rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter3|led~q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter3|led .is_wysiwyg = "true";
defparam \counter3|led .power_up = "low";
// synopsys translate_on

endmodule
