<dec f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='1011' type='unsigned int llvm::GCNSubtarget::getMaxNumVGPRs(const llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='1003'>/// \returns Maximum number of VGPRs that meets number of waves per execution
  /// unit requirement for function \p MF, or number of VGPRs explicitly
  /// requested using &quot;amdgpu-num-vgpr&quot; attribute attached to function \p MF.
  ///
  /// \returns Value that meets number of waves per execution unit requirement
  /// if explicitly requested value cannot be converted to integer, violates
  /// subtarget&apos;s specifications, or does not meet number of waves per execution
  /// unit requirement.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='764' ll='792' type='unsigned int llvm::GCNSubtarget::getMaxNumVGPRs(const llvm::MachineFunction &amp; MF) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='231' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='810' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='367' u='c' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='265' u='c' c='_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2080' u='c' c='_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE'/>
