m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
Eaac2m2p1
Z0 w1736630829
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 10
Z4 dC:/nand2tetris/fpga/M2/AAC2M2P1
Z5 8C:/nand2tetris/fpga/M2/AAC2M2P1/AAC2M2P1.vhd
Z6 FC:/nand2tetris/fpga/M2/AAC2M2P1/AAC2M2P1.vhd
l0
L5 1
VZ[1P^TX0Yj?S2>z]Ha^_41
!s100 ?V2M5[a>9f2BecQ[[o[P43
Z7 OV;C;2020.1;71
33
Z8 !s110 1736631162
!i10b 1
Z9 !s108 1736631157.000000
Z10 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/nand2tetris/fpga/M2/AAC2M2P1/AAC2M2P1.vhd|
Z11 !s107 C:/nand2tetris/fpga/M2/AAC2M2P1/AAC2M2P1.vhd|
!i113 1
Z12 o-work work -2008 -explicit
Z13 tExplicit 1 CvgOpt 0
Aaac2m2p1_arch
R1
R2
R3
DEx4 work 8 aac2m2p1 0 22 Z[1P^TX0Yj?S2>z]Ha^_41
!i122 10
l20
L18 22
VRH>]JQ0HYE2@iJz^`[]O:1
!s100 3mEXSGc;FnSH@b3;7PMHc0
R7
33
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eaac2m2p1_tb
Z14 w1727686772
Z15 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
Z16 DPx4 ieee 20 numeric_bit_unsigned 0 22 fQPIgHhiDaHPI@GGmF4c92
R1
R2
R3
!i122 11
R4
Z17 8C:/nand2tetris/fpga/M2/AAC2M2P1/AAC2M2P1_tb.vhdp
Z18 FC:/nand2tetris/fpga/M2/AAC2M2P1/AAC2M2P1_tb.vhdp
l0
L53 1
V]9k1d5L;N2mhb116]mo@:3
!s100 gS`_:X:U1F[NhndMH]ZN@3
R7
32
R8
!i10b 1
Z19 !s108 1736631162.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/nand2tetris/fpga/M2/AAC2M2P1/AAC2M2P1_tb.vhdp|
Z21 !s107 C:/nand2tetris/fpga/M2/AAC2M2P1/AAC2M2P1_tb.vhdp|
!i113 1
Z22 o-work work -2002 -explicit
R13
Abehavioral
R15
R16
R1
R2
R3
Z23 DEx4 work 11 aac2m2p1_tb 0 22 ]9k1d5L;N2mhb116]mo@:3
!i122 11
l146
Z24 L61 259
Z25 V[FQ6Cl4A7S1lc8=OLgBJD2
Z26 !s100 lcAZD7lWOiNhnNY0KUO5g3
R7
!i119 1
32
R8
!i10b 1
R19
R20
R21
!i113 1
R22
R13
