<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Paparazzi UAS: sw/airborne/arch/lpc21/mcu_periph/spi_arch.c Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v4.9_devel-344-g49c1773</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="dynsections.js"></script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('lpc21_2mcu__periph_2spi__arch_8c.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">spi_arch.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="lpc21_2mcu__periph_2spi__arch_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (C) 2005-2012 The Paparazzi Team</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * This file is part of paparazzi.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * paparazzi is free software; you can redistribute it and/or modify</span>
<a name="l00007"></a>00007 <span class="comment"> * it under the terms of the GNU General Public License as published by</span>
<a name="l00008"></a>00008 <span class="comment"> * the Free Software Foundation; either version 2, or (at your option)</span>
<a name="l00009"></a>00009 <span class="comment"> * any later version.</span>
<a name="l00010"></a>00010 <span class="comment"> *</span>
<a name="l00011"></a>00011 <span class="comment"> * paparazzi is distributed in the hope that it will be useful,</span>
<a name="l00012"></a>00012 <span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00013"></a>00013 <span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00014"></a>00014 <span class="comment"> * GNU General Public License for more details.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * You should have received a copy of the GNU General Public License</span>
<a name="l00017"></a>00017 <span class="comment"> * along with paparazzi; see the file COPYING.  If not, write to</span>
<a name="l00018"></a>00018 <span class="comment"> * the Free Software Foundation, 59 Temple Place - Suite 330,</span>
<a name="l00019"></a>00019 <span class="comment"> * Boston, MA 02111-1307, USA.</span>
<a name="l00020"></a>00020 <span class="comment"> *</span>
<a name="l00021"></a>00021 <span class="comment"> */</span>
<a name="l00022"></a>00022 
<a name="l00033"></a>00033 <span class="preprocessor">#include &quot;<a class="code" href="spi_8h.html" title="Architecture independent SPI (Serial Peripheral Interface) API.">mcu_periph/spi.h</a>&quot;</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;std.h&quot;</span>
<a name="l00036"></a>00036 <span class="preprocessor">#include &quot;<a class="code" href="LPC21xx_8h.html">LPC21xx.h</a>&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;interrupt_hw.h&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="armVIC_8h.html">armVIC.h</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include BOARD_CONFIG</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span>
<a name="l00044"></a>00044 
<a name="l00045"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3eb42128c95b6c43585972be5260875f">00045</a> <span class="preprocessor">#define SPI_SELECT_SLAVE_IO__(port, reg) IO ## port ## reg</span>
<a name="l00046"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a6666aed242e8cbfb24bb3c9bc99d13da">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_SELECT_SLAVE_IO_(port, reg) SPI_SELECT_SLAVE_IO__(port, reg)</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>
<a name="l00048"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#acf71ef21c3bd436e76f8203423ba366b">00048</a> <span class="preprocessor">#define SPI_SELECT_SLAVE0_IODIR SPI_SELECT_SLAVE_IO_(SPI_SELECT_SLAVE0_PORT, DIR)</span>
<a name="l00049"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a88f59b0eaea73c1e891d6d78d2112186">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_SELECT_SLAVE0_IOCLR SPI_SELECT_SLAVE_IO_(SPI_SELECT_SLAVE0_PORT, CLR)</span>
<a name="l00050"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a1354efbc27aa57be50028df297684e0b">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_SELECT_SLAVE0_IOSET SPI_SELECT_SLAVE_IO_(SPI_SELECT_SLAVE0_PORT, SET)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a725323f569301be53abc825b654588a4">00052</a> <span class="preprocessor">#define SPI_SELECT_SLAVE1_IODIR SPI_SELECT_SLAVE_IO_(SPI_SELECT_SLAVE1_PORT, DIR)</span>
<a name="l00053"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a6c64158fd68cf62e9f342193e6247dc0">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_SELECT_SLAVE1_IOCLR SPI_SELECT_SLAVE_IO_(SPI_SELECT_SLAVE1_PORT, CLR)</span>
<a name="l00054"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a17160a1a86d88dab88569b0a6cf6a0d0">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_SELECT_SLAVE1_IOSET SPI_SELECT_SLAVE_IO_(SPI_SELECT_SLAVE1_PORT, SET)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ab639bd461acc9159f2a8566bfe1ebdd0">00056</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ab639bd461acc9159f2a8566bfe1ebdd0">SpiSlaveSelect</a>(<a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> slave) {
<a name="l00057"></a>00057   <span class="keywordflow">switch</span> (slave) {
<a name="l00058"></a>00058 <span class="preprocessor">#if USE_SPI_SLAVE0</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>    <span class="keywordflow">case</span> <a class="code" href="group__spi.html#ga0fa22f23eb96f7d513dfbe9802596a32">SPI_SLAVE0</a>:
<a name="l00060"></a>00060       SetBit(<a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a88f59b0eaea73c1e891d6d78d2112186">SPI_SELECT_SLAVE0_IOCLR</a>, <a class="code" href="stm32_2mcu__periph_2spi__arch_8c.html#a697b8e633c428bd167844542c8c1453f">SPI_SELECT_SLAVE0_PIN</a>);
<a name="l00061"></a>00061       <span class="keywordflow">break</span>;
<a name="l00062"></a>00062 <span class="preprocessor">#endif</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#if USE_SPI_SLAVE1</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>    <span class="keywordflow">case</span> <a class="code" href="group__spi.html#ga96cc97e73af8ec7cffa9e1d4526692fc">SPI_SLAVE1</a>:
<a name="l00065"></a>00065       SetBit(<a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a6c64158fd68cf62e9f342193e6247dc0">SPI_SELECT_SLAVE1_IOCLR</a>, <a class="code" href="stm32_2mcu__periph_2spi__arch_8c.html#a6391f9c6d48eca04803022ab073df01a">SPI_SELECT_SLAVE1_PIN</a>);
<a name="l00066"></a>00066       <span class="keywordflow">break</span>;
<a name="l00067"></a>00067 <span class="preprocessor">#endif</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>    <span class="keywordflow">default</span>:
<a name="l00069"></a>00069       <span class="keywordflow">break</span>;
<a name="l00070"></a>00070   }
<a name="l00071"></a>00071 }
<a name="l00072"></a>00072 
<a name="l00073"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af3a0a783f898c0211f2c0e5498c746a0">00073</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af3a0a783f898c0211f2c0e5498c746a0">SpiSlaveUnselect</a>(<a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> slave) {
<a name="l00074"></a>00074   <span class="keywordflow">switch</span> (slave) {
<a name="l00075"></a>00075 <span class="preprocessor">#if USE_SPI_SLAVE0</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span>    <span class="keywordflow">case</span> <a class="code" href="group__spi.html#ga0fa22f23eb96f7d513dfbe9802596a32">SPI_SLAVE0</a>:
<a name="l00077"></a>00077       SetBit(<a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a1354efbc27aa57be50028df297684e0b">SPI_SELECT_SLAVE0_IOSET</a>, <a class="code" href="stm32_2mcu__periph_2spi__arch_8c.html#a697b8e633c428bd167844542c8c1453f">SPI_SELECT_SLAVE0_PIN</a>);
<a name="l00078"></a>00078       <span class="keywordflow">break</span>;
<a name="l00079"></a>00079 <span class="preprocessor">#endif</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#if USE_SPI_SLAVE1</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>    <span class="keywordflow">case</span> <a class="code" href="group__spi.html#ga96cc97e73af8ec7cffa9e1d4526692fc">SPI_SLAVE1</a>:
<a name="l00082"></a>00082       SetBit(<a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a17160a1a86d88dab88569b0a6cf6a0d0">SPI_SELECT_SLAVE1_IOSET</a>, <a class="code" href="stm32_2mcu__periph_2spi__arch_8c.html#a6391f9c6d48eca04803022ab073df01a">SPI_SELECT_SLAVE1_PIN</a>);
<a name="l00083"></a>00083       <span class="keywordflow">break</span>;
<a name="l00084"></a>00084 <span class="preprocessor">#endif</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span>    <span class="keywordflow">default</span>:
<a name="l00086"></a>00086       <span class="keywordflow">break</span>;
<a name="l00087"></a>00087   }
<a name="l00088"></a>00088 }
<a name="l00090"></a>00090 
<a name="l00094"></a>00094 
<a name="l00095"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a1126b0a8388d4a8eb8ded8bbe8ab940e">00095</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a1126b0a8388d4a8eb8ded8bbe8ab940e">SpiSetCPOL</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00096"></a>00096   SetBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;cr0, <a class="code" href="LPC21xx_8h.html#a0eb64d85804990e6ee5259451c7f5a0d">CPOL</a>);
<a name="l00097"></a>00097 }
<a name="l00098"></a>00098 
<a name="l00099"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#afddc6318837a832e08ac2096474632f8">00099</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#afddc6318837a832e08ac2096474632f8">SpiClearCPOL</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00100"></a>00100   ClearBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;cr0, <a class="code" href="LPC21xx_8h.html#a0eb64d85804990e6ee5259451c7f5a0d">CPOL</a>);
<a name="l00101"></a>00101 }
<a name="l00102"></a>00102 
<a name="l00103"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3f8c8db30e82381d4d60a444f1708517">00103</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3f8c8db30e82381d4d60a444f1708517">SpiSetCPHA</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00104"></a>00104   SetBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;cr0, <a class="code" href="LPC21xx_8h.html#ad8529d2df242f4448a2e66aab0eef9a3">CPHA</a>);
<a name="l00105"></a>00105 }
<a name="l00106"></a>00106 
<a name="l00107"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ac8a1011a8423019c3b94e3a1a9744b6b">00107</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ac8a1011a8423019c3b94e3a1a9744b6b">SpiClearCPHA</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00108"></a>00108   ClearBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;cr0, <a class="code" href="LPC21xx_8h.html#ad8529d2df242f4448a2e66aab0eef9a3">CPHA</a>);
<a name="l00109"></a>00109 }
<a name="l00111"></a>00111 
<a name="l00112"></a>00112 
<a name="l00118"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ad816c76c7fe692f51942efa74bdb1d86">00118</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ad816c76c7fe692f51942efa74bdb1d86" title="Set the SPI data size to 8 or 16bit.">SpiSetDataSize</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, enum <a class="code" href="group__spi.html#gab7f6befabf036cdd2fcc73e688d17f92" title="SPI Data size transfer.">SPIDataSizeSelect</a> dss) {
<a name="l00119"></a>00119   <span class="keywordflow">switch</span> (dss) {
<a name="l00120"></a>00120     <span class="keywordflow">default</span>:
<a name="l00121"></a>00121     <span class="keywordflow">case</span> <a class="code" href="group__spi.html#ggab7f6befabf036cdd2fcc73e688d17f92a616ab1558f18f3b3c58f22e0f16fe40e">SPIDss8bit</a>:
<a name="l00122"></a>00122       ((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;cr0 = (((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;cr0 &amp; ~(0xF&lt;&lt;<a class="code" href="LPC21xx_8h.html#a105a3cc9c4e2aebf77784cbaa7af4f4e">DSS</a>)) | (<a class="code" href="LPC21xx_8h.html#aa2982f0469a9a515755731bd2d9c91d1">DSS_VAL8</a>&lt;&lt;<a class="code" href="LPC21xx_8h.html#a105a3cc9c4e2aebf77784cbaa7af4f4e">DSS</a>);
<a name="l00123"></a>00123       <span class="keywordflow">break</span>;
<a name="l00124"></a>00124     <span class="keywordflow">case</span> <a class="code" href="group__spi.html#ggab7f6befabf036cdd2fcc73e688d17f92af211626475dc974e0c1a2256c7ff4de9">SPIDss16bit</a>:
<a name="l00125"></a>00125       ((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;cr0 = (((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;cr0 &amp; ~(0xF&lt;&lt;<a class="code" href="LPC21xx_8h.html#a105a3cc9c4e2aebf77784cbaa7af4f4e">DSS</a>)) | (<a class="code" href="LPC21xx_8h.html#a86b492d55e162a067959c116eea6de9f">DSS_VAL16</a>&lt;&lt;<a class="code" href="LPC21xx_8h.html#a105a3cc9c4e2aebf77784cbaa7af4f4e">DSS</a>);
<a name="l00126"></a>00126       <span class="keywordflow">break</span>;
<a name="l00127"></a>00127   }
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 
<a name="l00134"></a>00134 
<a name="l00135"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a4bb68d5cebfe43c482fc48ca2a1ed6de">00135</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a4bb68d5cebfe43c482fc48ca2a1ed6de">SpiEnable</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00136"></a>00136   SetBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;cr1, <a class="code" href="LPC21xx_8h.html#ad518177eb0b052ffed6ce4d0d63e6ae4">SSE</a>);
<a name="l00137"></a>00137 }
<a name="l00138"></a>00138 
<a name="l00139"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#aa52dd5d739bbdf340a29fe5231ceb61b">00139</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#aa52dd5d739bbdf340a29fe5231ceb61b">SpiDisable</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00140"></a>00140   ClearBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;cr1, <a class="code" href="LPC21xx_8h.html#ad518177eb0b052ffed6ce4d0d63e6ae4">SSE</a>);
<a name="l00141"></a>00141 }
<a name="l00142"></a>00142 
<a name="l00143"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a2f597567924a3000e5afb340e4aa5592">00143</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a2f597567924a3000e5afb340e4aa5592">SpiEnableRti</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00144"></a>00144   SetBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;imsc, <a class="code" href="LPC21xx_8h.html#a76040dcab346c5eda42fd91531ed4422">RTIM</a>);
<a name="l00145"></a>00145 }
<a name="l00146"></a>00146 
<a name="l00147"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ac0c832a0cfacb2b5760c91177b6d791b">00147</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ac0c832a0cfacb2b5760c91177b6d791b">SpiDisableRti</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00148"></a>00148   ClearBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;imsc, <a class="code" href="LPC21xx_8h.html#a76040dcab346c5eda42fd91531ed4422">RTIM</a>);
<a name="l00149"></a>00149 }
<a name="l00150"></a>00150 
<a name="l00151"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a4c328147d259ed459aa71ba246bbf1cf">00151</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a4c328147d259ed459aa71ba246bbf1cf">SpiClearRti</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00152"></a>00152   SetBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;icr, <a class="code" href="LPC21xx_8h.html#a78638eb694337c02fd9cfed7f5cae35d">RTIC</a>);
<a name="l00153"></a>00153 }
<a name="l00154"></a>00154 
<a name="l00155"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#acb7e2c245885f1b82d6791148172e592">00155</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#acb7e2c245885f1b82d6791148172e592">SpiEnableTxi</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00156"></a>00156   SetBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;imsc, <a class="code" href="LPC21xx_8h.html#a310dd84ff39a737fa08520004419d6be">TXIM</a>);
<a name="l00157"></a>00157 }
<a name="l00158"></a>00158 
<a name="l00159"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a945eb366ac13567f396285aaa6381cec">00159</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a945eb366ac13567f396285aaa6381cec">SpiDisableTxi</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00160"></a>00160   ClearBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;imsc, <a class="code" href="LPC21xx_8h.html#a310dd84ff39a737fa08520004419d6be">TXIM</a>);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 
<a name="l00163"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#abfcef171cdc3c844d374d456143958d6">00163</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#abfcef171cdc3c844d374d456143958d6">SpiEnableRxi</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00164"></a>00164   SetBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;imsc, <a class="code" href="LPC21xx_8h.html#a8cfc909a7dfb3dedfd40f838d4425009">RXIM</a>);
<a name="l00165"></a>00165 }
<a name="l00166"></a>00166 
<a name="l00167"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a649c778152304f2059342a5fe38347f6">00167</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a649c778152304f2059342a5fe38347f6">SpiDisableRxi</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00168"></a>00168   ClearBit(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;imsc, <a class="code" href="LPC21xx_8h.html#a8cfc909a7dfb3dedfd40f838d4425009">RXIM</a>);
<a name="l00169"></a>00169 }
<a name="l00170"></a>00170 
<a name="l00171"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af00370ab8f8ea4fe1ac8bf434230a398">00171</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af00370ab8f8ea4fe1ac8bf434230a398">SpiSend</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, <a class="code" href="types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="discsurvey_8c.html#a9036cf5ddfd07954ab577403db961e84">c</a>) {
<a name="l00172"></a>00172   ((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;dr = c;
<a name="l00173"></a>00173 }
<a name="l00174"></a>00174 
<a name="l00175"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3eb699fd2b2cdeb5f20bb0a47c04a844">00175</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3eb699fd2b2cdeb5f20bb0a47c04a844">SpiRead</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, <a class="code" href="types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>* <a class="code" href="discsurvey_8c.html#a9036cf5ddfd07954ab577403db961e84">c</a>) {
<a name="l00176"></a>00176   *c = ((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;dr;
<a name="l00177"></a>00177 }
<a name="l00178"></a>00178 
<a name="l00179"></a>00179 
<a name="l00180"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3e9017646922bf67dc34451d35696314">00180</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3e9017646922bf67dc34451d35696314">SpiTransmit</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, struct <a class="code" href="structspi__transaction.html" title="SPI transaction structure.">spi_transaction</a>* t) {
<a name="l00181"></a>00181   <span class="comment">// when all byte are sent, continue until tx_idx reach input_length</span>
<a name="l00182"></a>00182   <span class="comment">// needed when input_length is bigger than output_length</span>
<a name="l00183"></a>00183   <a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> max_idx = <a class="code" href="common__flight__plan_8h.html#a56957c78144b268fbcdbf7d9fb5acafe">Max</a>(t-&gt;output_length, t-&gt;input_length);
<a name="l00184"></a>00184   <span class="keywordflow">while</span> (p-&gt;tx_idx_buf &lt; max_idx &amp;&amp; bit_is_set(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;sr, <a class="code" href="LPC21xx_8h.html#a90b58a2cd424d14cb405981ed6ded327">TNF</a>)) {
<a name="l00185"></a>00185     <span class="keywordflow">if</span> (p-&gt;tx_idx_buf &lt; t-&gt;output_length) {
<a name="l00186"></a>00186       <span class="keywordflow">if</span> (t-&gt;dss == <a class="code" href="group__spi.html#ggab7f6befabf036cdd2fcc73e688d17f92a616ab1558f18f3b3c58f22e0f16fe40e">SPIDss8bit</a>) {
<a name="l00187"></a>00187         <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af00370ab8f8ea4fe1ac8bf434230a398">SpiSend</a>(p, t-&gt;output_buf[p-&gt;tx_idx_buf]);
<a name="l00188"></a>00188       }
<a name="l00189"></a>00189       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (t-&gt;dss == <a class="code" href="group__spi.html#ggab7f6befabf036cdd2fcc73e688d17f92af211626475dc974e0c1a2256c7ff4de9">SPIDss16bit</a>) {
<a name="l00190"></a>00190         <a class="code" href="types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> tmp1 = t-&gt;output_buf[2*p-&gt;tx_idx_buf]; <span class="comment">// LSB</span>
<a name="l00191"></a>00191         <a class="code" href="types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> tmp2 = t-&gt;output_buf[2*p-&gt;tx_idx_buf+1]&lt;&lt;8; <span class="comment">// MSB</span>
<a name="l00192"></a>00192         <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af00370ab8f8ea4fe1ac8bf434230a398">SpiSend</a>(p, tmp1 | tmp2);
<a name="l00193"></a>00193       }
<a name="l00194"></a>00194     }
<a name="l00195"></a>00195     <span class="keywordflow">else</span> {
<a name="l00196"></a>00196       <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af00370ab8f8ea4fe1ac8bf434230a398">SpiSend</a>(p, 0);
<a name="l00197"></a>00197     }
<a name="l00198"></a>00198     p-&gt;tx_idx_buf++;
<a name="l00199"></a>00199   }
<a name="l00200"></a>00200   <span class="keywordflow">if</span> (p-&gt;tx_idx_buf == max_idx) {
<a name="l00201"></a>00201     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a945eb366ac13567f396285aaa6381cec">SpiDisableTxi</a>(p);
<a name="l00202"></a>00202   }
<a name="l00203"></a>00203 }
<a name="l00204"></a>00204 
<a name="l00205"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a102eac917026120b55e6560517771598">00205</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a102eac917026120b55e6560517771598">SpiReceive</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, struct <a class="code" href="structspi__transaction.html" title="SPI transaction structure.">spi_transaction</a>* t) {
<a name="l00206"></a>00206   <span class="keywordflow">while</span> (bit_is_set(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;sr, <a class="code" href="LPC21xx_8h.html#a17c4fbbef09cdf2b491c0bb5ae7d01b9">RNE</a>)) {
<a name="l00207"></a>00207     <span class="keywordflow">if</span> (p-&gt;rx_idx_buf &lt; t-&gt;input_length) {
<a name="l00208"></a>00208       <a class="code" href="types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> r;
<a name="l00209"></a>00209       <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3eb699fd2b2cdeb5f20bb0a47c04a844">SpiRead</a>(p, &amp;r);
<a name="l00210"></a>00210       <span class="keywordflow">if</span> (t-&gt;dss == <a class="code" href="group__spi.html#ggab7f6befabf036cdd2fcc73e688d17f92a616ab1558f18f3b3c58f22e0f16fe40e">SPIDss8bit</a>) {
<a name="l00211"></a>00211         t-&gt;input_buf[p-&gt;rx_idx_buf] = (<a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)r;
<a name="l00212"></a>00212       }
<a name="l00213"></a>00213       <span class="keywordflow">else</span> <span class="keywordflow">if</span> (t-&gt;dss == <a class="code" href="group__spi.html#ggab7f6befabf036cdd2fcc73e688d17f92af211626475dc974e0c1a2256c7ff4de9">SPIDss16bit</a>) {
<a name="l00214"></a>00214         t-&gt;input_buf[2*p-&gt;rx_idx_buf] = (<a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)r;
<a name="l00215"></a>00215         t-&gt;input_buf[2*p-&gt;rx_idx_buf+1] = (<a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(r&gt;&gt;8);
<a name="l00216"></a>00216       }
<a name="l00217"></a>00217       p-&gt;rx_idx_buf++;
<a name="l00218"></a>00218     }
<a name="l00219"></a>00219     <span class="keywordflow">else</span> {
<a name="l00220"></a>00220       <a class="code" href="types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="main__demo5_8c.html#ad690ee00a2cf77bbaaf89c3f1ef110d4">foo</a>;
<a name="l00221"></a>00221       <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3eb699fd2b2cdeb5f20bb0a47c04a844">SpiRead</a>(p, &amp;foo);
<a name="l00222"></a>00222     }
<a name="l00223"></a>00223   }
<a name="l00224"></a>00224 }
<a name="l00225"></a>00225 
<a name="l00226"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a5c38f72da3e7ef54561ec617cdde67e5">00226</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a5c38f72da3e7ef54561ec617cdde67e5">SpiInitBuf</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, struct <a class="code" href="structspi__transaction.html" title="SPI transaction structure.">spi_transaction</a>* t) {
<a name="l00227"></a>00227   p-&gt;rx_idx_buf = 0;
<a name="l00228"></a>00228   p-&gt;tx_idx_buf = 0;
<a name="l00229"></a>00229   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3e9017646922bf67dc34451d35696314">SpiTransmit</a>(p,t); <span class="comment">// fill fifo</span>
<a name="l00230"></a>00230 }
<a name="l00231"></a>00231 
<a name="l00232"></a>00232 
<a name="l00233"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#abcda020ad14ec4732c4ffff453060fff">00233</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#abcda020ad14ec4732c4ffff453060fff">SpiStart</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, struct <a class="code" href="structspi__transaction.html" title="SPI transaction structure.">spi_transaction</a>* t) {
<a name="l00234"></a>00234   p-&gt;status = <a class="code" href="group__spi.html#gga495f0019475966e28264aaf8e37c6529a55c7e2679f705c1f9e501a69908f7f28">SPIRunning</a>;
<a name="l00235"></a>00235   t-&gt;status = <a class="code" href="group__spi.html#gga52e70c55efc6a9b04903157a0965baacaa9502bb1de8d8491ceb5443ef51c4f4a">SPITransRunning</a>;
<a name="l00236"></a>00236 
<a name="l00237"></a>00237   <span class="comment">// handle spi options (CPOL, CPHA, data size,...)</span>
<a name="l00238"></a>00238   <span class="keywordflow">if</span> (t-&gt;cpol == <a class="code" href="group__spi.html#gga585d188d86d5ad9a6fe2d3d11af58ca7abb9d597cb05133176eac7d6a87b5f9af">SPICpolIdleHigh</a>) <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a1126b0a8388d4a8eb8ded8bbe8ab940e">SpiSetCPOL</a>(p);
<a name="l00239"></a>00239   <span class="keywordflow">else</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#afddc6318837a832e08ac2096474632f8">SpiClearCPOL</a>(p);
<a name="l00240"></a>00240 
<a name="l00241"></a>00241   <span class="keywordflow">if</span> (t-&gt;cpha == <a class="code" href="group__spi.html#gga133152bd9fd803ef729bdfb9dc488baaa0819b3eda26f2666ff69ced98db281ce">SPICphaEdge2</a>) <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3f8c8db30e82381d4d60a444f1708517">SpiSetCPHA</a>(p);
<a name="l00242"></a>00242   <span class="keywordflow">else</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ac8a1011a8423019c3b94e3a1a9744b6b">SpiClearCPHA</a>(p);
<a name="l00243"></a>00243 
<a name="l00244"></a>00244   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ad816c76c7fe692f51942efa74bdb1d86" title="Set the SPI data size to 8 or 16bit.">SpiSetDataSize</a>(p, t-&gt;dss);
<a name="l00245"></a>00245 
<a name="l00246"></a>00246   <span class="comment">// handle slave select</span>
<a name="l00247"></a>00247   <span class="keywordflow">if</span> (t-&gt;select == <a class="code" href="group__spi.html#gga7a54d65ebae5c91cb0b5f28cd7111ae3aba395831c171e283b2479f63db99d00c">SPISelectUnselect</a> || t-&gt;select == <a class="code" href="group__spi.html#gga7a54d65ebae5c91cb0b5f28cd7111ae3a0e6e45a45e7561f69cca8cfbe140758b">SPISelect</a>) {
<a name="l00248"></a>00248     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ab639bd461acc9159f2a8566bfe1ebdd0">SpiSlaveSelect</a>(t-&gt;slave_idx);
<a name="l00249"></a>00249   }
<a name="l00250"></a>00250 
<a name="l00251"></a>00251   <span class="comment">// callback function before transaction</span>
<a name="l00252"></a>00252   <span class="keywordflow">if</span> (t-&gt;before_cb != 0) t-&gt;before_cb(t);
<a name="l00253"></a>00253 
<a name="l00254"></a>00254   <span class="comment">// start spi transaction</span>
<a name="l00255"></a>00255   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a4bb68d5cebfe43c482fc48ca2a1ed6de">SpiEnable</a>(p);
<a name="l00256"></a>00256   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a5c38f72da3e7ef54561ec617cdde67e5">SpiInitBuf</a>(p,t);
<a name="l00257"></a>00257   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#acb7e2c245885f1b82d6791148172e592">SpiEnableTxi</a>(p); <span class="comment">// enable tx fifo half empty interrupt</span>
<a name="l00258"></a>00258   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a2f597567924a3000e5afb340e4aa5592">SpiEnableRti</a>(p); <span class="comment">// enable rx timeout interrupt</span>
<a name="l00259"></a>00259 }
<a name="l00260"></a>00260 
<a name="l00261"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#aa77dd16c5b07dd46e54d274ad55016ea">00261</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#aa77dd16c5b07dd46e54d274ad55016ea">SpiEndOfTransaction</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, struct <a class="code" href="structspi__transaction.html" title="SPI transaction structure.">spi_transaction</a>* t) {
<a name="l00262"></a>00262   <span class="comment">// callback function after transaction</span>
<a name="l00263"></a>00263   <span class="keywordflow">if</span> (t-&gt;after_cb != 0) t-&gt;after_cb(t);
<a name="l00264"></a>00264 
<a name="l00265"></a>00265   <span class="comment">// handle slave unselect</span>
<a name="l00266"></a>00266   <span class="keywordflow">if</span> (t-&gt;select == <a class="code" href="group__spi.html#gga7a54d65ebae5c91cb0b5f28cd7111ae3aba395831c171e283b2479f63db99d00c">SPISelectUnselect</a> || t-&gt;select == <a class="code" href="group__spi.html#gga7a54d65ebae5c91cb0b5f28cd7111ae3acfd3336d9cd80d7a1b9eb7582848def5">SPIUnselect</a>) {
<a name="l00267"></a>00267     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af3a0a783f898c0211f2c0e5498c746a0">SpiSlaveUnselect</a>(t-&gt;slave_idx);
<a name="l00268"></a>00268   }
<a name="l00269"></a>00269 
<a name="l00270"></a>00270   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#aa52dd5d739bbdf340a29fe5231ceb61b">SpiDisable</a>(p);
<a name="l00271"></a>00271   <span class="comment">// end transaction with success</span>
<a name="l00272"></a>00272   t-&gt;status = <a class="code" href="group__spi.html#gga52e70c55efc6a9b04903157a0965baacaa4021c68696337695cfdb356866f3b53">SPITransSuccess</a>;
<a name="l00273"></a>00273 
<a name="l00274"></a>00274   <span class="comment">// handle transaction fifo here</span>
<a name="l00275"></a>00275   p-&gt;trans_extract_idx++;
<a name="l00276"></a>00276   <span class="keywordflow">if</span> (p-&gt;trans_extract_idx &gt;= SPI_TRANSACTION_QUEUE_LEN)
<a name="l00277"></a>00277     p-&gt;trans_extract_idx = 0;
<a name="l00278"></a>00278   <span class="comment">// if no more transaction to process or locked, stop here, else start next transaction</span>
<a name="l00279"></a>00279   <span class="keywordflow">if</span> (p-&gt;trans_extract_idx == p-&gt;trans_insert_idx || p-&gt;suspend) {
<a name="l00280"></a>00280     p-&gt;status = <a class="code" href="group__spi.html#gga495f0019475966e28264aaf8e37c6529a043fd5f30e831835768732e5f373dada">SPIIdle</a>;
<a name="l00281"></a>00281   }
<a name="l00282"></a>00282   <span class="keywordflow">else</span> {
<a name="l00283"></a>00283     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#abcda020ad14ec4732c4ffff453060fff">SpiStart</a>(p,p-&gt;trans[p-&gt;trans_extract_idx]);
<a name="l00284"></a>00284   }
<a name="l00285"></a>00285 
<a name="l00286"></a>00286 }
<a name="l00287"></a>00287 
<a name="l00288"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a0c3a952b26b4118dcd848cb234062997">00288</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a0c3a952b26b4118dcd848cb234062997">SpiAutomaton</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00289"></a>00289   <span class="keyword">struct </span><a class="code" href="structspi__transaction.html" title="SPI transaction structure.">spi_transaction</a>* trans = p-&gt;trans[p-&gt;trans_extract_idx];
<a name="l00290"></a>00290 
<a name="l00291"></a>00291   <span class="comment">/* Tx fifo is half empty */</span>
<a name="l00292"></a>00292   <span class="keywordflow">if</span> (bit_is_set(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;mis, <a class="code" href="LPC21xx_8h.html#af0b88b1ae424ae5a5485a69fb02d4af9">TXMIS</a>)) {
<a name="l00293"></a>00293     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3e9017646922bf67dc34451d35696314">SpiTransmit</a>(p, trans);
<a name="l00294"></a>00294     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a102eac917026120b55e6560517771598">SpiReceive</a>(p, trans);
<a name="l00295"></a>00295     <span class="comment">// tx_idx can be greater than output_length (when input_length &gt; output_length)</span>
<a name="l00296"></a>00296     <span class="keywordflow">if</span> (p-&gt;tx_idx_buf &gt;= trans-&gt;<a class="code" href="structspi__transaction.html#a48d6946f5d63c9c313bdaa442b894406">output_length</a> &amp;&amp; p-&gt;rx_idx_buf == trans-&gt;<a class="code" href="structspi__transaction.html#a5d8b23bac2976e4245ac19747a122e71">input_length</a>) {
<a name="l00297"></a>00297       <span class="keywordflow">if</span> (bit_is_set(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;sr, <a class="code" href="LPC21xx_8h.html#af9a90580df99520af90316de6949f41f">BSY</a>)) {
<a name="l00298"></a>00298         <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#acb7e2c245885f1b82d6791148172e592">SpiEnableTxi</a>(p); <span class="comment">// FIXME in case Rti is not called</span>
<a name="l00299"></a>00299       }
<a name="l00300"></a>00300       <span class="keywordflow">else</span> {
<a name="l00301"></a>00301         <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ac0c832a0cfacb2b5760c91177b6d791b">SpiDisableRti</a>(p);
<a name="l00302"></a>00302         <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a4c328147d259ed459aa71ba246bbf1cf">SpiClearRti</a>(p);                <span class="comment">/* clear interrupt */</span>
<a name="l00303"></a>00303         <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#aa77dd16c5b07dd46e54d274ad55016ea">SpiEndOfTransaction</a>(p, trans);
<a name="l00304"></a>00304       }
<a name="l00305"></a>00305     }
<a name="l00306"></a>00306   }
<a name="l00307"></a>00307 
<a name="l00308"></a>00308   <span class="comment">/* Rx fifo is not empty and no receive took place in the last 32 bits period */</span>
<a name="l00309"></a>00309   <span class="keywordflow">if</span> (bit_is_set(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;mis, <a class="code" href="LPC21xx_8h.html#a0c159869d07eba8ed54ecb01a4980165">RTMIS</a>)) {
<a name="l00310"></a>00310     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a102eac917026120b55e6560517771598">SpiReceive</a>(p, trans);
<a name="l00311"></a>00311     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ac0c832a0cfacb2b5760c91177b6d791b">SpiDisableRti</a>(p);
<a name="l00312"></a>00312     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a4c328147d259ed459aa71ba246bbf1cf">SpiClearRti</a>(p);                <span class="comment">/* clear interrupt */</span>
<a name="l00313"></a>00313     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#aa77dd16c5b07dd46e54d274ad55016ea">SpiEndOfTransaction</a>(p, trans);
<a name="l00314"></a>00314   }
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 
<a name="l00317"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a377ad6b429dbff1ca278ff6262a2914d">00317</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a377ad6b429dbff1ca278ff6262a2914d">SpiSlaveStart</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, struct <a class="code" href="structspi__transaction.html" title="SPI transaction structure.">spi_transaction</a>* t) {
<a name="l00318"></a>00318   p-&gt;status = <a class="code" href="group__spi.html#gga495f0019475966e28264aaf8e37c6529a55c7e2679f705c1f9e501a69908f7f28">SPIRunning</a>;
<a name="l00319"></a>00319   t-&gt;status = <a class="code" href="group__spi.html#gga52e70c55efc6a9b04903157a0965baacaa9502bb1de8d8491ceb5443ef51c4f4a">SPITransRunning</a>;
<a name="l00320"></a>00320 
<a name="l00321"></a>00321   <span class="comment">// callback function before transaction</span>
<a name="l00322"></a>00322   <span class="keywordflow">if</span> (t-&gt;before_cb != 0) t-&gt;before_cb(t);
<a name="l00323"></a>00323 
<a name="l00324"></a>00324   <span class="comment">// start spi transaction</span>
<a name="l00325"></a>00325   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a4bb68d5cebfe43c482fc48ca2a1ed6de">SpiEnable</a>(p);
<a name="l00326"></a>00326   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a5c38f72da3e7ef54561ec617cdde67e5">SpiInitBuf</a>(p,t);
<a name="l00327"></a>00327   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#acb7e2c245885f1b82d6791148172e592">SpiEnableTxi</a>(p); <span class="comment">// enable tx fifo half empty interrupt</span>
<a name="l00328"></a>00328   <span class="comment">//SpiEnableRti(p); // enable rx timeout interrupt</span>
<a name="l00329"></a>00329 }
<a name="l00330"></a>00330 
<a name="l00331"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a54b1260ddbea815fbb38efa3d44917b9">00331</a> __attribute__ ((always_inline)) static inline <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a54b1260ddbea815fbb38efa3d44917b9">SpiSlaveAutomaton</a>(struct <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00332"></a>00332   <span class="keyword">struct </span><a class="code" href="structspi__transaction.html" title="SPI transaction structure.">spi_transaction</a>* trans = p-&gt;trans[p-&gt;trans_extract_idx];
<a name="l00333"></a>00333 
<a name="l00334"></a>00334   <span class="comment">/* Tx fifo is half empty */</span>
<a name="l00335"></a>00335   <span class="keywordflow">if</span> (bit_is_set(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;mis, <a class="code" href="LPC21xx_8h.html#af0b88b1ae424ae5a5485a69fb02d4af9">TXMIS</a>)) {
<a name="l00336"></a>00336     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3e9017646922bf67dc34451d35696314">SpiTransmit</a>(p, trans);
<a name="l00337"></a>00337     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a102eac917026120b55e6560517771598">SpiReceive</a>(p, trans);
<a name="l00338"></a>00338     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a2f597567924a3000e5afb340e4aa5592">SpiEnableRti</a>(p);
<a name="l00339"></a>00339   }
<a name="l00340"></a>00340 
<a name="l00341"></a>00341   <span class="comment">/* Rx fifo is not empty and no receive took place in the last 32 bits period */</span>
<a name="l00342"></a>00342   <span class="keywordflow">if</span> (bit_is_set(((<a class="code" href="structsspRegs__t.html">sspRegs_t</a> *)(p-&gt;reg_addr))-&gt;mis, <a class="code" href="LPC21xx_8h.html#a0c159869d07eba8ed54ecb01a4980165">RTMIS</a>)) {
<a name="l00343"></a>00343     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a102eac917026120b55e6560517771598">SpiReceive</a>(p, trans);
<a name="l00344"></a>00344     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a4c328147d259ed459aa71ba246bbf1cf">SpiClearRti</a>(p);                <span class="comment">/* clear interrupt */</span>
<a name="l00345"></a>00345     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ac0c832a0cfacb2b5760c91177b6d791b">SpiDisableRti</a>(p);
<a name="l00346"></a>00346 
<a name="l00347"></a>00347     <span class="comment">// callback function after transaction</span>
<a name="l00348"></a>00348     <span class="keywordflow">if</span> (trans-&gt;<a class="code" href="structspi__transaction.html#a42f7b32b71120469bf60af28f5880177">after_cb</a> != 0) trans-&gt;<a class="code" href="structspi__transaction.html#a42f7b32b71120469bf60af28f5880177">after_cb</a>(trans);
<a name="l00349"></a>00349 
<a name="l00350"></a>00350     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#aa52dd5d739bbdf340a29fe5231ceb61b">SpiDisable</a>(p);
<a name="l00351"></a>00351     <span class="comment">// end transaction with success</span>
<a name="l00352"></a>00352     trans-&gt;<a class="code" href="structspi__transaction.html#afcc49de6913e59398111a070be5aeda2">status</a> = <a class="code" href="group__spi.html#gga52e70c55efc6a9b04903157a0965baacaa4021c68696337695cfdb356866f3b53">SPITransSuccess</a>;
<a name="l00353"></a>00353     p-&gt;status = <a class="code" href="group__spi.html#gga495f0019475966e28264aaf8e37c6529a043fd5f30e831835768732e5f373dada">SPIIdle</a>;
<a name="l00354"></a>00354   }
<a name="l00355"></a>00355 
<a name="l00356"></a>00356 }
<a name="l00358"></a>00358 
<a name="l00359"></a>00359 <span class="comment">/* SSP (SPI1) pins (UM10120_1.pdf page 76)</span>
<a name="l00360"></a>00360 <span class="comment">   P0.17 SCK    PINSEL1 2 &lt;&lt; 2</span>
<a name="l00361"></a>00361 <span class="comment">   P0.18 MISO   PINSEL1 2 &lt;&lt; 4</span>
<a name="l00362"></a>00362 <span class="comment">   P0.19 MOSI   PINSEL1 2 &lt;&lt; 6</span>
<a name="l00363"></a>00363 <span class="comment">   P0.20 SS     PINSEL1 2 &lt;&lt; 8</span>
<a name="l00364"></a>00364 <span class="comment">*/</span>
<a name="l00365"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#afcf7f4865ce680550daeffbc6104929a">00365</a> <span class="preprocessor">#define SSP_PINSEL1_SCK  (2 &lt;&lt; 2)</span>
<a name="l00366"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a7380b29f54b19837cc7265f92e7cea68">00366</a> <span class="preprocessor"></span><span class="preprocessor">#define SSP_PINSEL1_MISO (2 &lt;&lt; 4)</span>
<a name="l00367"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a39ad8cd75ea287d18491e7e6f4a8eb98">00367</a> <span class="preprocessor"></span><span class="preprocessor">#define SSP_PINSEL1_MOSI (2 &lt;&lt; 6)</span>
<a name="l00368"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a9a5ce8a9a794e79f0f1882af3c28a1d2">00368</a> <span class="preprocessor"></span><span class="preprocessor">#define SSP_PINSEL1_SSEL (2 &lt;&lt; 8)</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span>
<a name="l00371"></a>00371 <span class="preprocessor">#ifndef SPI1_VIC_SLOT</span>
<a name="l00372"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ad43efa9901f253a6a901a4bddd1b7f5f">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI1_VIC_SLOT 7</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span>
<a name="l00375"></a>00375 <span class="comment">/*</span>
<a name="l00376"></a>00376 <span class="comment"> *</span>
<a name="l00377"></a>00377 <span class="comment"> * SPI Master code</span>
<a name="l00378"></a>00378 <span class="comment"> *</span>
<a name="l00379"></a>00379 <span class="comment"> *</span>
<a name="l00380"></a>00380 <span class="comment"> */</span>
<a name="l00381"></a>00381 
<a name="l00382"></a>00382 <span class="preprocessor">#if SPI_MASTER</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span>
<a name="l00384"></a>00384 <span class="preprocessor">#if USE_SPI0</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span>
<a name="l00386"></a>00386 <span class="comment">// void spi0_ISR(void) __attribute__((naked));</span>
<a name="l00387"></a>00387 <span class="comment">//</span>
<a name="l00388"></a>00388 <span class="comment">// void spi0_ISR(void) {</span>
<a name="l00389"></a>00389 <span class="comment">//   ISR_ENTRY();</span>
<a name="l00390"></a>00390 <span class="comment">//   VICVectAddr = 0x00000000;</span>
<a name="l00391"></a>00391 <span class="comment">//   ISR_EXIT();</span>
<a name="l00392"></a>00392 <span class="comment">// }</span>
<a name="l00393"></a>00393 
<a name="l00394"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a022ec912e1b81df783c3a1e80bb4743b">00394</a> <a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a022ec912e1b81df783c3a1e80bb4743b">spi0_vic_slot</a>;
<a name="l00395"></a>00395 
<a name="l00396"></a><a class="code" href="group__spi.html#gab8cb9f918fae47c201bf233a0b3b282f">00396</a> <span class="keywordtype">void</span> <a class="code" href="group__spi.html#gab8cb9f918fae47c201bf233a0b3b282f" title="Architecture dependant SPI0 initialization.">spi0_arch_init</a>(<span class="keywordtype">void</span>) {
<a name="l00397"></a>00397 
<a name="l00398"></a>00398   <a class="code" href="group__spi.html#gae920399b05f855df64dd584fe647eab3">spi0</a>.<a class="code" href="structspi__periph.html#a655488ef6fbcef7c997285db2ac03b4d">reg_addr</a> = <a class="code" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>;
<a name="l00399"></a>00399   spi0_vic_slot = <a class="code" href="lpcVIC_8h.html#ae14ebffe936d943ef9991fe62c6bc439">VIC_SPI0</a>;
<a name="l00400"></a>00400   <a class="code" href="group__spi.html#gae920399b05f855df64dd584fe647eab3">spi0</a>.<a class="code" href="structspi__periph.html#a8b32489ec5498094c97fd4d31209ab47">init_struct</a> = (<span class="keywordtype">void</span>*)(&amp;spi0_vic_slot);
<a name="l00401"></a>00401 
<a name="l00402"></a>00402   <span class="comment">// TODO set spi0 and interrupt vector</span>
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 
<a name="l00405"></a>00405 <span class="preprocessor">#endif</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span>
<a name="l00407"></a>00407 
<a name="l00408"></a>00408 <span class="preprocessor">#if USE_SPI1</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span>
<a name="l00410"></a>00410 <span class="comment">/* SSPCR0 settings */</span>
<a name="l00411"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a8ce686875edd9f52d8dcc16d2266fde9">00411</a> <span class="preprocessor">#define MASTER_SSP_DSS  0x07 &lt;&lt; 0  ///&lt; data size         : 8 bits</span>
<a name="l00412"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a848d83e49d33efd3fa1fed8dff214c36">00412</a> <span class="preprocessor"></span><span class="preprocessor">#define MASTER_SSP_FRF  0x00 &lt;&lt; 4  ///&lt; frame format      : SPI</span>
<a name="l00413"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a05f5fe2d2632777cb0399bdb2110bed6">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define MASTER_SSP_CPOL 0x00 &lt;&lt; 6  ///&lt; clock polarity    : SCK idles low</span>
<a name="l00414"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a363bb3cf49bc3d9477fe99944c8555e8">00414</a> <span class="preprocessor"></span><span class="preprocessor">#define MASTER_SSP_CPHA 0x00 &lt;&lt; 7  ///&lt; clock phase       : data captured on first clock transition</span>
<a name="l00415"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a7ed0007196480a6ee2c6f60089a5d1f3">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define MASTER_SSP_SCR  0x0F &lt;&lt; 8  ///&lt; serial clock rate : divide by 16</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span>
<a name="l00417"></a>00417 <span class="comment">/* SSPCR1 settings */</span>
<a name="l00418"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a698702cbfb0f2a42aa90c7eebcce3f79">00418</a> <span class="preprocessor">#define MASTER_SSP_LBM  0x00 &lt;&lt; 0  ///&lt; loopback mode     : disabled</span>
<a name="l00419"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a22b03089e309c4ad8389e27f85a2919b">00419</a> <span class="preprocessor"></span><span class="preprocessor">#define MASTER_SSP_SSE  0x00 &lt;&lt; 1  ///&lt; SSP enable        : disabled</span>
<a name="l00420"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a0d0eea1c82e8a797608475d1d1301fe2">00420</a> <span class="preprocessor"></span><span class="preprocessor">#define MASTER_SSP_MS   0x00 &lt;&lt; 2  ///&lt; master slave mode : master</span>
<a name="l00421"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a1f125d3bbe6e5729889471a08122684c">00421</a> <span class="preprocessor"></span><span class="preprocessor">#define MASTER_SSP_SOD  0x00 &lt;&lt; 3  ///&lt; slave output disable : don&#39;t care when master</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span>
<a name="l00427"></a>00427 <span class="preprocessor">#ifndef SSPCPSR_VAL</span>
<a name="l00428"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af0a07b3e285c4f239f705eccc3936459">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define SSPCPSR_VAL 0x02    </span><span class="comment">/* clock prescale */</span>
<a name="l00429"></a>00429 <span class="preprocessor">#endif</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span>
<a name="l00431"></a>00431 <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a757fa003ca462da8fabcb89abf3943d3">spi1_ISR</a>(<span class="keywordtype">void</span>) __attribute__((naked));
<a name="l00432"></a>00432 
<a name="l00433"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a757fa003ca462da8fabcb89abf3943d3">00433</a> <span class="keywordtype">void</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a757fa003ca462da8fabcb89abf3943d3">spi1_ISR</a>(<span class="keywordtype">void</span>) {
<a name="l00434"></a>00434   <a class="code" href="armVIC_8h.html#a4291eb8e6c7a50f7cfb8b3dcc28154ea">ISR_ENTRY</a>();
<a name="l00435"></a>00435 
<a name="l00436"></a>00436   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a0c3a952b26b4118dcd848cb234062997">SpiAutomaton</a>(&amp;<a class="code" href="group__spi.html#gaedccba8390a9d630d522a0b282c4f9b9">spi1</a>);
<a name="l00437"></a>00437 
<a name="l00438"></a>00438   <a class="code" href="LPC21xx_8h.html#aa11babfb092f15d15765591e9d4c8df2">VICVectAddr</a> = 0x00000000; <span class="comment">/* clear this interrupt from the VIC */</span>
<a name="l00439"></a>00439   <a class="code" href="armVIC_8h.html#aecf650b1ba18540f94f7dc6affe73696">ISR_EXIT</a>();
<a name="l00440"></a>00440 }
<a name="l00441"></a>00441 
<a name="l00442"></a><a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af31d42d87624578ce73a01a31710929b">00442</a> <a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af31d42d87624578ce73a01a31710929b">spi1_vic_slot</a>;
<a name="l00443"></a>00443 
<a name="l00444"></a><a class="code" href="group__spi.html#gaaba00866ddaf960c0c761e61f81e5216">00444</a> <span class="keywordtype">void</span> <a class="code" href="group__spi.html#gaaba00866ddaf960c0c761e61f81e5216" title="Architecture dependant SPI1 initialization.">spi1_arch_init</a>(<span class="keywordtype">void</span>) {
<a name="l00445"></a>00445 
<a name="l00446"></a>00446   <a class="code" href="group__spi.html#gaedccba8390a9d630d522a0b282c4f9b9">spi1</a>.<a class="code" href="structspi__periph.html#a655488ef6fbcef7c997285db2ac03b4d">reg_addr</a> = <a class="code" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>;
<a name="l00447"></a>00447   spi1_vic_slot = <a class="code" href="lpcVIC_8h.html#ab22ef3a27add5fe573363f7f30022b88">VIC_SPI1</a>;
<a name="l00448"></a>00448   <a class="code" href="group__spi.html#gaedccba8390a9d630d522a0b282c4f9b9">spi1</a>.<a class="code" href="structspi__periph.html#a8b32489ec5498094c97fd4d31209ab47">init_struct</a> = (<span class="keywordtype">void</span>*)(&amp;spi1_vic_slot);
<a name="l00449"></a>00449 
<a name="l00450"></a>00450   <span class="comment">/* setup pins for SSP (SCK, MISO, MOSI) */</span>
<a name="l00451"></a>00451   <a class="code" href="LPC21xx_8h.html#a030997bacf62a695152879b6be44c84c">PINSEL1</a> |= <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#afcf7f4865ce680550daeffbc6104929a">SSP_PINSEL1_SCK</a> | <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a7380b29f54b19837cc7265f92e7cea68">SSP_PINSEL1_MISO</a> | <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a39ad8cd75ea287d18491e7e6f4a8eb98">SSP_PINSEL1_MOSI</a>;
<a name="l00452"></a>00452 
<a name="l00453"></a>00453   <span class="comment">/* setup SSP */</span>
<a name="l00454"></a>00454   <a class="code" href="LPC21xx_8h.html#acecf2aa7ffdc423937224228dab60ca4">SSPCR0</a> = <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a8ce686875edd9f52d8dcc16d2266fde9" title="data size : 8 bits">MASTER_SSP_DSS</a> | <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a848d83e49d33efd3fa1fed8dff214c36" title="frame format : SPI">MASTER_SSP_FRF</a> | <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a05f5fe2d2632777cb0399bdb2110bed6" title="clock polarity : SCK idles low">MASTER_SSP_CPOL</a> | <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a363bb3cf49bc3d9477fe99944c8555e8" title="clock phase : data captured on first clock transition">MASTER_SSP_CPHA</a> | <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a7ed0007196480a6ee2c6f60089a5d1f3" title="serial clock rate : divide by 16">MASTER_SSP_SCR</a>;
<a name="l00455"></a>00455   <a class="code" href="LPC21xx_8h.html#a9cc6afb932232eaeb7ec147020873a5e">SSPCR1</a> = <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a698702cbfb0f2a42aa90c7eebcce3f79" title="loopback mode : disabled">MASTER_SSP_LBM</a> | <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a0d0eea1c82e8a797608475d1d1301fe2" title="master slave mode : master">MASTER_SSP_MS</a> | <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a1f125d3bbe6e5729889471a08122684c" title="slave output disable : don&#39;t care when master">MASTER_SSP_SOD</a>;
<a name="l00456"></a>00456   <a class="code" href="LPC21xx_8h.html#a62d59ff03aa17de24e1248a25c3b2c05">SSPCPSR</a> = <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af0a07b3e285c4f239f705eccc3936459" title="Clock prescaler.">SSPCPSR_VAL</a>; <span class="comment">/* Prescaler */</span>
<a name="l00457"></a>00457 
<a name="l00458"></a>00458   <span class="comment">/* initialize interrupt vector */</span>
<a name="l00459"></a>00459   <a class="code" href="LPC21xx_8h.html#a87f793a1b9254ca2dec755c61184a715">VICIntSelect</a> &amp;= ~<a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(<a class="code" href="lpcVIC_8h.html#ab22ef3a27add5fe573363f7f30022b88">VIC_SPI1</a>);   <span class="comment">/* SPI1 selected as IRQ */</span>
<a name="l00460"></a>00460   <a class="code" href="LPC21xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">VICIntEnable</a> = <a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(<a class="code" href="lpcVIC_8h.html#ab22ef3a27add5fe573363f7f30022b88">VIC_SPI1</a>);     <span class="comment">/* SPI1 interrupt enabled */</span>
<a name="l00461"></a>00461   <a class="code" href="armVIC_8h.html#a8f7ae9e1a1b3cd7cdc1fa0d371f2086a">_VIC_CNTL</a>(<a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ad43efa9901f253a6a901a4bddd1b7f5f" title="default initial settings">SPI1_VIC_SLOT</a>) = <a class="code" href="lpcVIC_8h.html#ab786e5132d4c90f83d87ad6ae16442e3">VIC_ENABLE</a> | <a class="code" href="lpcVIC_8h.html#ab22ef3a27add5fe573363f7f30022b88">VIC_SPI1</a>;
<a name="l00462"></a>00462   <a class="code" href="armVIC_8h.html#a9981283e4fb9cc3322368f2aa07e3256">_VIC_ADDR</a>(<a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ad43efa9901f253a6a901a4bddd1b7f5f" title="default initial settings">SPI1_VIC_SLOT</a>) = (<a class="code" href="types_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)<a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a757fa003ca462da8fabcb89abf3943d3">spi1_ISR</a>;    <span class="comment">/* address of the ISR */</span>
<a name="l00463"></a>00463 
<a name="l00464"></a>00464 }
<a name="l00465"></a>00465 
<a name="l00466"></a>00466 <span class="preprocessor">#endif</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span>
<a name="l00468"></a>00468 
<a name="l00469"></a><a class="code" href="group__spi.html#gaf1bcfc102840a0e6287b4db20bd78337">00469</a> bool_t <a class="code" href="group__spi.html#gaf1bcfc102840a0e6287b4db20bd78337" title="Submit a spi transaction.">spi_submit</a>(<span class="keyword">struct</span> <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, <span class="keyword">struct</span> <a class="code" href="structspi__transaction.html" title="SPI transaction structure.">spi_transaction</a>* t) {
<a name="l00470"></a>00470   <span class="keywordtype">unsigned</span> cpsr;
<a name="l00471"></a>00471 
<a name="l00472"></a>00472   <a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> idx;
<a name="l00473"></a>00473   idx = p-&gt;<a class="code" href="structspi__periph.html#ab96104b648a016e934752e01ec4f2b59">trans_insert_idx</a> + 1;
<a name="l00474"></a>00474   <span class="keywordflow">if</span> (idx &gt;= SPI_TRANSACTION_QUEUE_LEN) idx = 0;
<a name="l00475"></a>00475   <span class="keywordflow">if</span> (idx == p-&gt;<a class="code" href="structspi__periph.html#af1cd87f1e6b8cf0bfad3ba646224601f">trans_extract_idx</a>) {
<a name="l00476"></a>00476     t-&gt;<a class="code" href="structspi__transaction.html#afcc49de6913e59398111a070be5aeda2">status</a> = <a class="code" href="group__spi.html#gga52e70c55efc6a9b04903157a0965baaca3f30804ee098adcaa3b21455346c3707">SPITransFailed</a>;
<a name="l00477"></a>00477     <span class="keywordflow">return</span> <a class="code" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>; <span class="comment">/* queue full */</span>
<a name="l00478"></a>00478   }
<a name="l00479"></a>00479   t-&gt;<a class="code" href="structspi__transaction.html#afcc49de6913e59398111a070be5aeda2">status</a> = <a class="code" href="group__spi.html#gga52e70c55efc6a9b04903157a0965baacadf5763363daaa43ebba32c0f56b85db9">SPITransPending</a>;
<a name="l00480"></a>00480 
<a name="l00481"></a>00481   <span class="comment">// Disable interrupts</span>
<a name="l00482"></a>00482   <a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>* vic = (<a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)(p-&gt;<a class="code" href="structspi__periph.html#a8b32489ec5498094c97fd4d31209ab47">init_struct</a>);
<a name="l00483"></a>00483   cpsr = <a class="code" href="armVIC_8c.html#a495b577a0ad5c4dc620339b2edff1ac5">disableIRQ</a>();                                <span class="comment">// disable global interrupts</span>
<a name="l00484"></a>00484   <a class="code" href="LPC21xx_8h.html#a75334e1776d0256993226c5a5430a58c">VICIntEnClear</a> = <a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(*vic);
<a name="l00485"></a>00485   <a class="code" href="armVIC_8c.html#ae65947fbc714eff716bc3dd03d909ec8">restoreIRQ</a>(cpsr);                                   <span class="comment">// restore global interrupts</span>
<a name="l00486"></a>00486 
<a name="l00487"></a>00487   p-&gt;<a class="code" href="structspi__periph.html#a5f319ec82695509b414649937a379da6">trans</a>[p-&gt;<a class="code" href="structspi__periph.html#ab96104b648a016e934752e01ec4f2b59">trans_insert_idx</a>] = t;
<a name="l00488"></a>00488   p-&gt;<a class="code" href="structspi__periph.html#ab96104b648a016e934752e01ec4f2b59">trans_insert_idx</a> = idx;
<a name="l00489"></a>00489   <span class="comment">/* if peripheral is idle and not locked, start the transaction */</span>
<a name="l00490"></a>00490   <span class="keywordflow">if</span> (p-&gt;<a class="code" href="structspi__periph.html#a413be255346b4fefbb01e9a55ee8a286">status</a> == <a class="code" href="group__spi.html#gga495f0019475966e28264aaf8e37c6529a043fd5f30e831835768732e5f373dada">SPIIdle</a> &amp;&amp; !p-&gt;<a class="code" href="structspi__periph.html#acd3194574f680b35ece651e784c4327a">suspend</a>) {
<a name="l00491"></a>00491     <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#abcda020ad14ec4732c4ffff453060fff">SpiStart</a>(p,p-&gt;<a class="code" href="structspi__periph.html#a5f319ec82695509b414649937a379da6">trans</a>[p-&gt;<a class="code" href="structspi__periph.html#af1cd87f1e6b8cf0bfad3ba646224601f">trans_extract_idx</a>]);
<a name="l00492"></a>00492   }
<a name="l00493"></a>00493 
<a name="l00494"></a>00494   cpsr = <a class="code" href="armVIC_8c.html#a495b577a0ad5c4dc620339b2edff1ac5">disableIRQ</a>();                                <span class="comment">// disable global interrupts</span>
<a name="l00495"></a>00495   <a class="code" href="LPC21xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">VICIntEnable</a> = <a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(*vic);
<a name="l00496"></a>00496   <a class="code" href="armVIC_8c.html#ae65947fbc714eff716bc3dd03d909ec8">restoreIRQ</a>(cpsr);                                   <span class="comment">// restore global interrupts</span>
<a name="l00497"></a>00497   <span class="keywordflow">return</span> <a class="code" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>;
<a name="l00498"></a>00498 }
<a name="l00499"></a>00499 
<a name="l00500"></a>00500 
<a name="l00501"></a><a class="code" href="group__spi.html#gafc9125c5764a6749703ae4f1303a16f3">00501</a> <span class="keywordtype">void</span> <a class="code" href="group__spi.html#gafc9125c5764a6749703ae4f1303a16f3" title="Initialize all used slaves and uselect them.">spi_init_slaves</a>(<span class="keywordtype">void</span>) {
<a name="l00502"></a>00502 <span class="preprocessor">#if USE_SPI_SLAVE0</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span>  <span class="comment">/* setup slave0_select pin</span>
<a name="l00504"></a>00504 <span class="comment">   * slave0_select is output</span>
<a name="l00505"></a>00505 <span class="comment">   */</span>
<a name="l00506"></a>00506   <a class="code" href="booz__1_80_8h.html#a4b145b7a3f8f184e22eb317cf231eb28">SPI_SELECT_SLAVE0_PINSEL</a> |= <a class="code" href="booz__1_80_8h.html#ae9777b9865cf5793a17c08d5f9367d43">SPI_SELECT_SLAVE0_PINSEL_VAL</a> &lt;&lt; <a class="code" href="booz__1_80_8h.html#af3f98c0f26c4e20e3d490398b3869466">SPI_SELECT_SLAVE0_PINSEL_BIT</a>;
<a name="l00507"></a>00507   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#acf71ef21c3bd436e76f8203423ba366b">SPI_SELECT_SLAVE0_IODIR</a> |= 1 &lt;&lt; <a class="code" href="stm32_2mcu__periph_2spi__arch_8c.html#a697b8e633c428bd167844542c8c1453f">SPI_SELECT_SLAVE0_PIN</a>;
<a name="l00508"></a>00508   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af3a0a783f898c0211f2c0e5498c746a0">SpiSlaveUnselect</a>(<a class="code" href="group__spi.html#ga0fa22f23eb96f7d513dfbe9802596a32">SPI_SLAVE0</a>);
<a name="l00509"></a>00509 <span class="preprocessor">#endif</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span>
<a name="l00511"></a>00511 <span class="preprocessor">#if USE_SPI_SLAVE1</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span>  <span class="comment">/* setup slave1_select pin</span>
<a name="l00513"></a>00513 <span class="comment">   * slave1_select is output</span>
<a name="l00514"></a>00514 <span class="comment">   */</span>
<a name="l00515"></a>00515   <a class="code" href="booz__1_80_8h.html#a0b7e72ff33941d07e71194f5afe27e9f">SPI_SELECT_SLAVE1_PINSEL</a> |= <a class="code" href="booz__1_80_8h.html#ae77d7298bda87e89e191f25e39e915fb">SPI_SELECT_SLAVE1_PINSEL_VAL</a> &lt;&lt; <a class="code" href="booz__1_80_8h.html#a268e50ae6480dd35f9c866b4d1aeca66">SPI_SELECT_SLAVE1_PINSEL_BIT</a>;
<a name="l00516"></a>00516   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a725323f569301be53abc825b654588a4">SPI_SELECT_SLAVE1_IODIR</a> |= 1 &lt;&lt; <a class="code" href="stm32_2mcu__periph_2spi__arch_8c.html#a6391f9c6d48eca04803022ab073df01a">SPI_SELECT_SLAVE1_PIN</a>;
<a name="l00517"></a>00517   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af3a0a783f898c0211f2c0e5498c746a0">SpiSlaveUnselect</a>(<a class="code" href="group__spi.html#ga96cc97e73af8ec7cffa9e1d4526692fc">SPI_SLAVE1</a>);
<a name="l00518"></a>00518 <span class="preprocessor">#endif</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span>
<a name="l00520"></a>00520 <span class="preprocessor">#if USE_SPI_SLAVE2</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="preprocessor">#error SPI_SLAVE2 is not implemented yet, sorry</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span>}
<a name="l00524"></a>00524 
<a name="l00525"></a><a class="code" href="group__spi.html#gad43916477f5d87b42eaa7d2099771568">00525</a> <span class="keywordtype">void</span> <a class="code" href="group__spi.html#gad43916477f5d87b42eaa7d2099771568" title="Select a slave.">spi_slave_select</a>(<a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> slave) {
<a name="l00526"></a>00526   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ab639bd461acc9159f2a8566bfe1ebdd0">SpiSlaveSelect</a>(slave);
<a name="l00527"></a>00527 }
<a name="l00528"></a>00528 
<a name="l00529"></a><a class="code" href="group__spi.html#ga99507da72932c02e5d8daf9a7170ed69">00529</a> <span class="keywordtype">void</span> <a class="code" href="group__spi.html#ga99507da72932c02e5d8daf9a7170ed69" title="Unselect a slave.">spi_slave_unselect</a>(<a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> slave) {
<a name="l00530"></a>00530   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#af3a0a783f898c0211f2c0e5498c746a0">SpiSlaveUnselect</a>(slave);
<a name="l00531"></a>00531 }
<a name="l00532"></a>00532 
<a name="l00533"></a><a class="code" href="group__spi.html#ga2db1b869a8aea431e3d3e63106290db9">00533</a> bool_t <a class="code" href="group__spi.html#ga2db1b869a8aea431e3d3e63106290db9" title="Lock the SPI fifo.">spi_lock</a>(<span class="keyword">struct</span> <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, <a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> slave) {
<a name="l00534"></a>00534   <a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>* vic = (<a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)(p-&gt;<a class="code" href="structspi__periph.html#a8b32489ec5498094c97fd4d31209ab47">init_struct</a>);
<a name="l00535"></a>00535   <a class="code" href="LPC21xx_8h.html#a75334e1776d0256993226c5a5430a58c">VICIntEnClear</a> = <a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(*vic);
<a name="l00536"></a>00536   <span class="keywordflow">if</span> (slave &lt; 254 &amp;&amp; p-&gt;suspend == 0) {
<a name="l00537"></a>00537     p-&gt;<a class="code" href="structspi__periph.html#acd3194574f680b35ece651e784c4327a">suspend</a> = slave + 1; <span class="comment">// 0 is reserved for unlock state</span>
<a name="l00538"></a>00538     <a class="code" href="LPC21xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">VICIntEnable</a> = <a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(*vic);
<a name="l00539"></a>00539     <span class="keywordflow">return</span> <a class="code" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>;
<a name="l00540"></a>00540   }
<a name="l00541"></a>00541   <a class="code" href="LPC21xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">VICIntEnable</a> = <a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(*vic);
<a name="l00542"></a>00542   <span class="keywordflow">return</span> <a class="code" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;
<a name="l00543"></a>00543 }
<a name="l00544"></a>00544 
<a name="l00545"></a><a class="code" href="group__spi.html#ga5e9947e5b87e3a86a773b4a174ec6f08">00545</a> bool_t <a class="code" href="group__spi.html#ga5e9947e5b87e3a86a773b4a174ec6f08" title="Resume the SPI fifo.">spi_resume</a>(<span class="keyword">struct</span> <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, <a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> slave) {
<a name="l00546"></a>00546   <a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>* vic = (<a class="code" href="types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>*)(p-&gt;<a class="code" href="structspi__periph.html#a8b32489ec5498094c97fd4d31209ab47">init_struct</a>);
<a name="l00547"></a>00547   <a class="code" href="LPC21xx_8h.html#a75334e1776d0256993226c5a5430a58c">VICIntEnClear</a> = <a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(*vic);
<a name="l00548"></a>00548   <span class="keywordflow">if</span> (p-&gt;<a class="code" href="structspi__periph.html#acd3194574f680b35ece651e784c4327a">suspend</a> == slave + 1) {
<a name="l00549"></a>00549     <span class="comment">// restart fifo</span>
<a name="l00550"></a>00550     p-&gt;<a class="code" href="structspi__periph.html#acd3194574f680b35ece651e784c4327a">suspend</a> = 0;
<a name="l00551"></a>00551     <span class="keywordflow">if</span> (p-&gt;<a class="code" href="structspi__periph.html#af1cd87f1e6b8cf0bfad3ba646224601f">trans_extract_idx</a> != p-&gt;<a class="code" href="structspi__periph.html#ab96104b648a016e934752e01ec4f2b59">trans_insert_idx</a> &amp;&amp; p-&gt;<a class="code" href="structspi__periph.html#a413be255346b4fefbb01e9a55ee8a286">status</a> == <a class="code" href="group__spi.html#gga495f0019475966e28264aaf8e37c6529a043fd5f30e831835768732e5f373dada">SPIIdle</a>) {
<a name="l00552"></a>00552       <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#abcda020ad14ec4732c4ffff453060fff">SpiStart</a>(p,p-&gt;<a class="code" href="structspi__periph.html#a5f319ec82695509b414649937a379da6">trans</a>[p-&gt;<a class="code" href="structspi__periph.html#af1cd87f1e6b8cf0bfad3ba646224601f">trans_extract_idx</a>]);
<a name="l00553"></a>00553     }
<a name="l00554"></a>00554     <a class="code" href="LPC21xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">VICIntEnable</a> = <a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(*vic);
<a name="l00555"></a>00555     <span class="keywordflow">return</span> <a class="code" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>;
<a name="l00556"></a>00556   }
<a name="l00557"></a>00557   <a class="code" href="LPC21xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">VICIntEnable</a> = <a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(*vic);
<a name="l00558"></a>00558   <span class="keywordflow">return</span> <a class="code" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;
<a name="l00559"></a>00559 }
<a name="l00560"></a>00560 
<a name="l00561"></a>00561 <span class="preprocessor">#endif </span><span class="comment">/* SPI_MASTER */</span>
<a name="l00562"></a>00562 
<a name="l00563"></a>00563 
<a name="l00564"></a>00564 <span class="comment">/*</span>
<a name="l00565"></a>00565 <span class="comment"> *</span>
<a name="l00566"></a>00566 <span class="comment"> * SPI Slave code</span>
<a name="l00567"></a>00567 <span class="comment"> *</span>
<a name="l00568"></a>00568 <span class="comment"> * FIXME it is probably not working at all right now</span>
<a name="l00569"></a>00569 <span class="comment"> *</span>
<a name="l00570"></a>00570 <span class="comment"> */</span>
<a name="l00571"></a>00571 <span class="preprocessor">#if SPI_SLAVE</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span>
<a name="l00573"></a>00573 <span class="comment">/* set SSP input clock, PCLK / CPSDVSR = 468.75kHz */</span>
<a name="l00574"></a>00574 
<a name="l00575"></a>00575 <span class="preprocessor">#if (PCLK == 15000000)</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#define CPSDVSR    32</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span>
<a name="l00579"></a>00579 <span class="preprocessor">#if (PCLK == 30000000)</span>
<a name="l00580"></a>00580 <span class="preprocessor"></span><span class="preprocessor">#define CPSDVSR    64</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span>
<a name="l00583"></a>00583 <span class="preprocessor">#if (PCLK == 60000000)</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="preprocessor">#define CPSDVSR    128</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span>
<a name="l00587"></a>00587 <span class="preprocessor">#error unknown PCLK frequency</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span>
<a name="l00592"></a>00592 <span class="preprocessor">#if USE_SPI0_SLAVE</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#error SPI0 in slave mode is not implemented yet, sorry</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span>
<a name="l00596"></a>00596 <span class="preprocessor">#if USE_SPI1_SLAVE</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span>
<a name="l00598"></a>00598 <span class="comment">/* SSPCR0 settings */</span>
<a name="l00599"></a>00599 <span class="preprocessor">#define SLAVE_SSP_DSS  0x07 &lt;&lt; 0  </span><span class="comment">/* data size            : 8 bits   */</span>
<a name="l00600"></a>00600 <span class="preprocessor">#define SLAVE_SSP_FRF  0x00 &lt;&lt; 4  </span><span class="comment">/* frame format         : SPI      */</span>
<a name="l00601"></a>00601 <span class="preprocessor">#define SLAVE_SSP_CPOL 0x00 &lt;&lt; 6  </span><span class="comment">/* clock polarity       : idle low */</span>
<a name="l00602"></a>00602 <span class="preprocessor">#define SLAVE_SSP_CPHA 0x01 &lt;&lt; 7  </span><span class="comment">/* clock phase          : 1        */</span>
<a name="l00603"></a>00603 <span class="preprocessor">#define SLAVE_SSP_SCR  0x0F &lt;&lt; 8  </span><span class="comment">/* serial clock rate    : 29.3kHz, SSP input clock / 16 */</span>
<a name="l00604"></a>00604 
<a name="l00605"></a>00605 <span class="comment">/* SSPCR1 settings */</span>
<a name="l00606"></a>00606 <span class="preprocessor">#define SLAVE_SSP_LBM  0x00 &lt;&lt; 0  </span><span class="comment">/* loopback mode        : disabled */</span>
<a name="l00607"></a>00607 <span class="preprocessor">#define SLAVE_SSP_SSE  0x00 &lt;&lt; 1  </span><span class="comment">/* SSP enable           : disabled */</span>
<a name="l00608"></a>00608 <span class="preprocessor">#define SLAVE_SSP_MS   0x01 &lt;&lt; 2  </span><span class="comment">/* master slave mode    : slave    */</span>
<a name="l00609"></a>00609 <span class="preprocessor">#define SLAVE_SSP_SOD  0x00 &lt;&lt; 3  </span><span class="comment">/* slave output disable : disabled */</span>
<a name="l00610"></a>00610 
<a name="l00611"></a>00611 <span class="keywordtype">void</span> spi1_slave_ISR(<span class="keywordtype">void</span>) __attribute__((naked));
<a name="l00612"></a>00612 
<a name="l00613"></a>00613 <span class="keywordtype">void</span> spi1_slave_ISR(<span class="keywordtype">void</span>) {
<a name="l00614"></a>00614   <a class="code" href="armVIC_8h.html#a4291eb8e6c7a50f7cfb8b3dcc28154ea">ISR_ENTRY</a>();
<a name="l00615"></a>00615 
<a name="l00616"></a>00616   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a54b1260ddbea815fbb38efa3d44917b9">SpiSlaveAutomaton</a>(&amp;<a class="code" href="group__spi.html#gaedccba8390a9d630d522a0b282c4f9b9">spi1</a>);
<a name="l00617"></a>00617 
<a name="l00618"></a>00618   <a class="code" href="LPC21xx_8h.html#aa11babfb092f15d15765591e9d4c8df2">VICVectAddr</a> = 0x00000000; <span class="comment">/* clear this interrupt from the VIC */</span>
<a name="l00619"></a>00619   <a class="code" href="armVIC_8h.html#aecf650b1ba18540f94f7dc6affe73696">ISR_EXIT</a>();
<a name="l00620"></a>00620 }
<a name="l00621"></a>00621 
<a name="l00622"></a>00622 <span class="keywordtype">void</span> spi1_slave_arch_init(<span class="keywordtype">void</span>) {
<a name="l00623"></a>00623 
<a name="l00624"></a>00624   <a class="code" href="group__spi.html#gaedccba8390a9d630d522a0b282c4f9b9">spi1</a>.<a class="code" href="structspi__periph.html#a655488ef6fbcef7c997285db2ac03b4d">reg_addr</a> = <a class="code" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>;
<a name="l00625"></a>00625 
<a name="l00626"></a>00626   <span class="comment">/* setup pins for SSP (SCK, MISO, MOSI, SS) */</span>
<a name="l00627"></a>00627   <a class="code" href="LPC21xx_8h.html#a030997bacf62a695152879b6be44c84c">PINSEL1</a> |= <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#afcf7f4865ce680550daeffbc6104929a">SSP_PINSEL1_SCK</a> | <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a7380b29f54b19837cc7265f92e7cea68">SSP_PINSEL1_MISO</a> | <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a39ad8cd75ea287d18491e7e6f4a8eb98">SSP_PINSEL1_MOSI</a> | <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a9a5ce8a9a794e79f0f1882af3c28a1d2">SSP_PINSEL1_SSEL</a>;
<a name="l00628"></a>00628 
<a name="l00629"></a>00629   <span class="comment">/* setup SSP  */</span>
<a name="l00630"></a>00630   <a class="code" href="LPC21xx_8h.html#acecf2aa7ffdc423937224228dab60ca4">SSPCR0</a> = SLAVE_SSP_DSS | SLAVE_SSP_FRF | SLAVE_SSP_CPOL | SLAVE_SSP_CPHA | SLAVE_SSP_SCR;
<a name="l00631"></a>00631   <a class="code" href="LPC21xx_8h.html#a9cc6afb932232eaeb7ec147020873a5e">SSPCR1</a> = SLAVE_SSP_LBM | SLAVE_SSP_MS | SLAVE_SSP_SOD;
<a name="l00632"></a>00632   <a class="code" href="LPC21xx_8h.html#a62d59ff03aa17de24e1248a25c3b2c05">SSPCPSR</a> = CPSDVSR; <span class="comment">/* Prescaler, UM10120_1.pdf page 167 */</span>
<a name="l00633"></a>00633 
<a name="l00634"></a>00634   <span class="comment">/* initialize interrupt vector */</span>
<a name="l00635"></a>00635   <a class="code" href="LPC21xx_8h.html#a87f793a1b9254ca2dec755c61184a715">VICIntSelect</a> &amp;= ~<a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(<a class="code" href="lpcVIC_8h.html#ab22ef3a27add5fe573363f7f30022b88">VIC_SPI1</a>);   <span class="comment">/* SPI1 selected as IRQ */</span>
<a name="l00636"></a>00636   <a class="code" href="LPC21xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">VICIntEnable</a> = <a class="code" href="lpcVIC_8h.html#a20f163f17339eb92d567986cfd657ad6">VIC_BIT</a>(<a class="code" href="lpcVIC_8h.html#ab22ef3a27add5fe573363f7f30022b88">VIC_SPI1</a>);     <span class="comment">/* SPI1 interrupt enabled */</span>
<a name="l00637"></a>00637   <a class="code" href="armVIC_8h.html#a8f7ae9e1a1b3cd7cdc1fa0d371f2086a">_VIC_CNTL</a>(<a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ad43efa9901f253a6a901a4bddd1b7f5f" title="default initial settings">SPI1_VIC_SLOT</a>) = <a class="code" href="lpcVIC_8h.html#ab786e5132d4c90f83d87ad6ae16442e3">VIC_ENABLE</a> | <a class="code" href="lpcVIC_8h.html#ab22ef3a27add5fe573363f7f30022b88">VIC_SPI1</a>;
<a name="l00638"></a>00638   <a class="code" href="armVIC_8h.html#a9981283e4fb9cc3322368f2aa07e3256">_VIC_ADDR</a>(<a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ad43efa9901f253a6a901a4bddd1b7f5f" title="default initial settings">SPI1_VIC_SLOT</a>) = (<a class="code" href="types_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>)spi1_slave_ISR;    <span class="comment">/* address of the ISR */</span>
<a name="l00639"></a>00639 
<a name="l00640"></a>00640 }
<a name="l00641"></a>00641 
<a name="l00642"></a>00642 <span class="preprocessor">#endif</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span>
<a name="l00645"></a><a class="code" href="group__spi.html#ga02a7edceaff0d9adc8e9b236b9915415">00645</a> bool_t <a class="code" href="group__spi.html#ga02a7edceaff0d9adc8e9b236b9915415" title="Register one (and only one) transaction to use spi as slave.">spi_slave_register</a>(<span class="keyword">struct</span> <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>, <span class="keyword">struct</span> <a class="code" href="structspi__transaction.html" title="SPI transaction structure.">spi_transaction</a>* t) {
<a name="l00646"></a>00646 
<a name="l00647"></a>00647   <span class="keywordflow">if</span> (p-&gt;<a class="code" href="structspi__periph.html#ab96104b648a016e934752e01ec4f2b59">trans_insert_idx</a> &gt;= 1) {
<a name="l00648"></a>00648     t-&gt;<a class="code" href="structspi__transaction.html#afcc49de6913e59398111a070be5aeda2">status</a> = <a class="code" href="group__spi.html#gga52e70c55efc6a9b04903157a0965baaca3f30804ee098adcaa3b21455346c3707">SPITransFailed</a>;
<a name="l00649"></a>00649     <span class="keywordflow">return</span> <a class="code" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;
<a name="l00650"></a>00650   }
<a name="l00651"></a>00651   t-&gt;<a class="code" href="structspi__transaction.html#afcc49de6913e59398111a070be5aeda2">status</a> = <a class="code" href="group__spi.html#gga52e70c55efc6a9b04903157a0965baacadf5763363daaa43ebba32c0f56b85db9">SPITransPending</a>;
<a name="l00652"></a>00652   p-&gt;<a class="code" href="structspi__periph.html#a413be255346b4fefbb01e9a55ee8a286">status</a> = <a class="code" href="group__spi.html#gga495f0019475966e28264aaf8e37c6529a043fd5f30e831835768732e5f373dada">SPIIdle</a>;
<a name="l00653"></a>00653   p-&gt;<a class="code" href="structspi__periph.html#a5f319ec82695509b414649937a379da6">trans</a>[p-&gt;<a class="code" href="structspi__periph.html#ab96104b648a016e934752e01ec4f2b59">trans_insert_idx</a>] = t; <span class="comment">// No need to disable interrupts, only one transaction</span>
<a name="l00654"></a>00654   p-&gt;<a class="code" href="structspi__periph.html#ab96104b648a016e934752e01ec4f2b59">trans_insert_idx</a> = 1;
<a name="l00655"></a>00655 
<a name="l00656"></a>00656   <span class="comment">// handle spi options (CPOL, CPHA, data size,...)</span>
<a name="l00657"></a>00657   <span class="keywordflow">if</span> (t-&gt;<a class="code" href="structspi__transaction.html#a1c63fdf45b423a121cf0666a8aaa2539">cpol</a> == <a class="code" href="group__spi.html#gga585d188d86d5ad9a6fe2d3d11af58ca7abb9d597cb05133176eac7d6a87b5f9af">SPICpolIdleHigh</a>) <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a1126b0a8388d4a8eb8ded8bbe8ab940e">SpiSetCPOL</a>(p);
<a name="l00658"></a>00658   <span class="keywordflow">else</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#afddc6318837a832e08ac2096474632f8">SpiClearCPOL</a>(p);
<a name="l00659"></a>00659 
<a name="l00660"></a>00660   <span class="keywordflow">if</span> (t-&gt;<a class="code" href="structspi__transaction.html#a1ffecb70c8f221ab1296d06e61448485">cpha</a> == <a class="code" href="group__spi.html#gga133152bd9fd803ef729bdfb9dc488baaa0819b3eda26f2666ff69ced98db281ce">SPICphaEdge2</a>) <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a3f8c8db30e82381d4d60a444f1708517">SpiSetCPHA</a>(p);
<a name="l00661"></a>00661   <span class="keywordflow">else</span> <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ac8a1011a8423019c3b94e3a1a9744b6b">SpiClearCPHA</a>(p);
<a name="l00662"></a>00662 
<a name="l00663"></a>00663   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#ad816c76c7fe692f51942efa74bdb1d86" title="Set the SPI data size to 8 or 16bit.">SpiSetDataSize</a>(p, t-&gt;<a class="code" href="structspi__transaction.html#a815b95697425c9e24fb81e83f4a13385">dss</a>);
<a name="l00664"></a>00664 
<a name="l00665"></a>00665   <span class="keywordflow">return</span> <a class="code" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>;
<a name="l00666"></a>00666 }
<a name="l00667"></a>00667 
<a name="l00668"></a><a class="code" href="group__spi.html#ga8d7be322aab918538305c7da8af7233e">00668</a> bool_t <a class="code" href="group__spi.html#ga8d7be322aab918538305c7da8af7233e" title="Initialized and wait for the next transaction.">spi_slave_wait</a>(<span class="keyword">struct</span> <a class="code" href="structspi__periph.html">spi_periph</a>* <a class="code" href="ins__alt__float_8c.html#a9d3f100c4375da4d957dbe599d494905">p</a>) {
<a name="l00669"></a>00669   <span class="keywordflow">if</span> (p-&gt;<a class="code" href="structspi__periph.html#ab96104b648a016e934752e01ec4f2b59">trans_insert_idx</a> == 0) {
<a name="l00670"></a>00670     <span class="comment">// no transaction registered</span>
<a name="l00671"></a>00671     <span class="keywordflow">return</span> <a class="code" href="imu__chimu_8h.html#aa93f0eb578d23995850d61f7d61c55c1">FALSE</a>;
<a name="l00672"></a>00672   }
<a name="l00673"></a>00673   <span class="comment">// Start waiting</span>
<a name="l00674"></a>00674   <a class="code" href="lpc21_2mcu__periph_2spi__arch_8c.html#a377ad6b429dbff1ca278ff6262a2914d">SpiSlaveStart</a>(p, p-&gt;<a class="code" href="structspi__periph.html#a5f319ec82695509b414649937a379da6">trans</a>[p-&gt;<a class="code" href="structspi__periph.html#af1cd87f1e6b8cf0bfad3ba646224601f">trans_extract_idx</a>]);
<a name="l00675"></a>00675   <span class="keywordflow">return</span> <a class="code" href="imu__chimu_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>;
<a name="l00676"></a>00676 }
<a name="l00677"></a>00677 
<a name="l00678"></a>00678 <span class="preprocessor">#endif </span><span class="comment">/* SPI_SLAVE */</span>
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="lpc21_2mcu__periph_2spi__arch_8c.html">spi_arch.c</a>      </li>

    <li class="footer">Generated on Sat Dec 22 2012 04:00:08 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
