{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 21:17:08 2017 " "Info: Processing started: Wed Nov 29 21:17:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off receiver -c receiver " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off receiver -c receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "DATA " "Info: Assuming node \"DATA\" is an undefined clock" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "byte_state:bys\|OVF " "Info: Detected ripple clock \"byte_state:bys\|OVF\" as buffer" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 104 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "byte_state:bys\|OVF" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:t\|SAMPLE " "Info: Detected ripple clock \"timer:t\|SAMPLE\" as buffer" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 58 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:t\|SAMPLE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:t\|OVF " "Info: Detected ripple clock \"timer:t\|OVF\" as buffer" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 58 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:t\|OVF" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "bit_state:bis\|OVF " "Info: Detected ripple clock \"bit_state:bis\|OVF\" as buffer" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 79 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "bit_state:bis\|OVF" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RECORD " "Info: Detected ripple clock \"RECORD\" as buffer" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 22 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RECORD" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DATA register msg_state:ms\|STATE register note\[0\] 29.41 MHz 34.0 ns Internal " "Info: Clock \"DATA\" has Internal fmax of 29.41 MHz between source register \"msg_state:ms\|STATE\" and destination register \"note\[0\]\" (period= 34.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.000 ns + Longest register register " "Info: + Longest register to register delay is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns msg_state:ms\|STATE 1 REG LC4 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4; Fanout = 14; REG Node = 'msg_state:ms\|STATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { msg_state:ms|STATE } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 8.000 ns always1~11 2 COMB LC39 16 " "Info: 2: + IC(1.000 ns) + CELL(7.000 ns) = 8.000 ns; Loc. = LC39; Fanout = 16; COMB Node = 'always1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { msg_state:ms|STATE always1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 14.000 ns note\[0\] 3 REG LC7 3 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 14.000 ns; Loc. = LC7; Fanout = 3; REG Node = 'note\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { always1~11 note[0] } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 85.71 % ) " "Info: Total cell delay = 12.000 ns ( 85.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 14.29 % ) " "Info: Total interconnect delay = 2.000 ns ( 14.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { msg_state:ms|STATE always1~11 note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { msg_state:ms|STATE {} always1~11 {} note[0] {} } { 0.000ns 1.000ns 1.000ns } { 0.000ns 7.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-16.000 ns - Smallest " "Info: - Smallest clock skew is -16.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATA destination 22.500 ns + Shortest register " "Info: + Shortest clock path from clock \"DATA\" to destination register is 22.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns DATA 1 CLK PIN_26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_26; Fanout = 2; CLK Node = 'DATA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 8.500 ns RECORD 2 REG LC9 9 " "Info: 2: + IC(1.000 ns) + CELL(7.000 ns) = 8.500 ns; Loc. = LC9; Fanout = 9; REG Node = 'RECORD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { DATA RECORD } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 16.500 ns timer:t\|SAMPLE 3 REG LC36 8 " "Info: 3: + IC(1.000 ns) + CELL(7.000 ns) = 16.500 ns; Loc. = LC36; Fanout = 8; REG Node = 'timer:t\|SAMPLE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { RECORD timer:t|SAMPLE } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 22.500 ns note\[0\] 4 REG LC7 3 " "Info: 4: + IC(1.000 ns) + CELL(5.000 ns) = 22.500 ns; Loc. = LC7; Fanout = 3; REG Node = 'note\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { timer:t|SAMPLE note[0] } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.500 ns ( 86.67 % ) " "Info: Total cell delay = 19.500 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 13.33 % ) " "Info: Total interconnect delay = 3.000 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.500 ns" { DATA RECORD timer:t|SAMPLE note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.500 ns" { DATA {} DATA~out {} RECORD {} timer:t|SAMPLE {} note[0] {} } { 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 0.500ns 7.000ns 7.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATA source 38.500 ns - Longest register " "Info: - Longest clock path from clock \"DATA\" to source register is 38.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns DATA 1 CLK PIN_26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_26; Fanout = 2; CLK Node = 'DATA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 8.500 ns RECORD 2 REG LC9 9 " "Info: 2: + IC(1.000 ns) + CELL(7.000 ns) = 8.500 ns; Loc. = LC9; Fanout = 9; REG Node = 'RECORD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { DATA RECORD } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 16.500 ns timer:t\|OVF 3 REG LC48 6 " "Info: 3: + IC(1.000 ns) + CELL(7.000 ns) = 16.500 ns; Loc. = LC48; Fanout = 6; REG Node = 'timer:t\|OVF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { RECORD timer:t|OVF } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 24.500 ns bit_state:bis\|OVF 4 REG LC34 4 " "Info: 4: + IC(1.000 ns) + CELL(7.000 ns) = 24.500 ns; Loc. = LC34; Fanout = 4; REG Node = 'bit_state:bis\|OVF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { timer:t|OVF bit_state:bis|OVF } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 32.500 ns byte_state:bys\|OVF 5 REG LC13 1 " "Info: 5: + IC(1.000 ns) + CELL(7.000 ns) = 32.500 ns; Loc. = LC13; Fanout = 1; REG Node = 'byte_state:bys\|OVF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { bit_state:bis|OVF byte_state:bys|OVF } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 38.500 ns msg_state:ms\|STATE 6 REG LC4 14 " "Info: 6: + IC(1.000 ns) + CELL(5.000 ns) = 38.500 ns; Loc. = LC4; Fanout = 14; REG Node = 'msg_state:ms\|STATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { byte_state:bys|OVF msg_state:ms|STATE } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "33.500 ns ( 87.01 % ) " "Info: Total cell delay = 33.500 ns ( 87.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 12.99 % ) " "Info: Total interconnect delay = 5.000 ns ( 12.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "38.500 ns" { DATA RECORD timer:t|OVF bit_state:bis|OVF byte_state:bys|OVF msg_state:ms|STATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "38.500 ns" { DATA {} DATA~out {} RECORD {} timer:t|OVF {} bit_state:bis|OVF {} byte_state:bys|OVF {} msg_state:ms|STATE {} } { 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 0.500ns 7.000ns 7.000ns 7.000ns 7.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.500 ns" { DATA RECORD timer:t|SAMPLE note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.500 ns" { DATA {} DATA~out {} RECORD {} timer:t|SAMPLE {} note[0] {} } { 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 0.500ns 7.000ns 7.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "38.500 ns" { DATA RECORD timer:t|OVF bit_state:bis|OVF byte_state:bys|OVF msg_state:ms|STATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "38.500 ns" { DATA {} DATA~out {} RECORD {} timer:t|OVF {} bit_state:bis|OVF {} byte_state:bys|OVF {} msg_state:ms|STATE {} } { 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 0.500ns 7.000ns 7.000ns 7.000ns 7.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "2.000 ns + " "Info: + Micro clock to output delay of source is 2.000 ns" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 128 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns + " "Info: + Micro setup delay of destination is 2.000 ns" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { msg_state:ms|STATE always1~11 note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { msg_state:ms|STATE {} always1~11 {} note[0] {} } { 0.000ns 1.000ns 1.000ns } { 0.000ns 7.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.500 ns" { DATA RECORD timer:t|SAMPLE note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.500 ns" { DATA {} DATA~out {} RECORD {} timer:t|SAMPLE {} note[0] {} } { 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 0.500ns 7.000ns 7.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "38.500 ns" { DATA RECORD timer:t|OVF bit_state:bis|OVF byte_state:bys|OVF msg_state:ms|STATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "38.500 ns" { DATA {} DATA~out {} RECORD {} timer:t|OVF {} bit_state:bis|OVF {} byte_state:bys|OVF {} msg_state:ms|STATE {} } { 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 0.500ns 7.000ns 7.000ns 7.000ns 7.000ns 5.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register msg_state:ms\|STATE register note\[0\] 29.41 MHz 34.0 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 29.41 MHz between source register \"msg_state:ms\|STATE\" and destination register \"note\[0\]\" (period= 34.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.000 ns + Longest register register " "Info: + Longest register to register delay is 14.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns msg_state:ms\|STATE 1 REG LC4 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4; Fanout = 14; REG Node = 'msg_state:ms\|STATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { msg_state:ms|STATE } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 8.000 ns always1~11 2 COMB LC39 16 " "Info: 2: + IC(1.000 ns) + CELL(7.000 ns) = 8.000 ns; Loc. = LC39; Fanout = 16; COMB Node = 'always1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { msg_state:ms|STATE always1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 14.000 ns note\[0\] 3 REG LC7 3 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 14.000 ns; Loc. = LC7; Fanout = 3; REG Node = 'note\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { always1~11 note[0] } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 85.71 % ) " "Info: Total cell delay = 12.000 ns ( 85.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 14.29 % ) " "Info: Total interconnect delay = 2.000 ns ( 14.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { msg_state:ms|STATE always1~11 note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { msg_state:ms|STATE {} always1~11 {} note[0] {} } { 0.000ns 1.000ns 1.000ns } { 0.000ns 7.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-16.000 ns - Smallest " "Info: - Smallest clock skew is -16.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLK 1 CLK PIN_43 9 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 9; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 8.500 ns timer:t\|SAMPLE 2 REG LC36 8 " "Info: 2: + IC(0.000 ns) + CELL(7.000 ns) = 8.500 ns; Loc. = LC36; Fanout = 8; REG Node = 'timer:t\|SAMPLE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK timer:t|SAMPLE } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 14.500 ns note\[0\] 3 REG LC7 3 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 14.500 ns; Loc. = LC7; Fanout = 3; REG Node = 'note\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { timer:t|SAMPLE note[0] } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 93.10 % ) " "Info: Total cell delay = 13.500 ns ( 93.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 6.90 % ) " "Info: Total interconnect delay = 1.000 ns ( 6.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { CLK timer:t|SAMPLE note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { CLK {} CLK~out {} timer:t|SAMPLE {} note[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 7.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 30.500 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 30.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLK 1 CLK PIN_43 9 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 9; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 8.500 ns timer:t\|OVF 2 REG LC48 6 " "Info: 2: + IC(0.000 ns) + CELL(7.000 ns) = 8.500 ns; Loc. = LC48; Fanout = 6; REG Node = 'timer:t\|OVF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK timer:t|OVF } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 16.500 ns bit_state:bis\|OVF 3 REG LC34 4 " "Info: 3: + IC(1.000 ns) + CELL(7.000 ns) = 16.500 ns; Loc. = LC34; Fanout = 4; REG Node = 'bit_state:bis\|OVF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { timer:t|OVF bit_state:bis|OVF } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 24.500 ns byte_state:bys\|OVF 4 REG LC13 1 " "Info: 4: + IC(1.000 ns) + CELL(7.000 ns) = 24.500 ns; Loc. = LC13; Fanout = 1; REG Node = 'byte_state:bys\|OVF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { bit_state:bis|OVF byte_state:bys|OVF } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 30.500 ns msg_state:ms\|STATE 5 REG LC4 14 " "Info: 5: + IC(1.000 ns) + CELL(5.000 ns) = 30.500 ns; Loc. = LC4; Fanout = 14; REG Node = 'msg_state:ms\|STATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { byte_state:bys|OVF msg_state:ms|STATE } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.500 ns ( 90.16 % ) " "Info: Total cell delay = 27.500 ns ( 90.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 9.84 % ) " "Info: Total interconnect delay = 3.000 ns ( 9.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.500 ns" { CLK timer:t|OVF bit_state:bis|OVF byte_state:bys|OVF msg_state:ms|STATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.500 ns" { CLK {} CLK~out {} timer:t|OVF {} bit_state:bis|OVF {} byte_state:bys|OVF {} msg_state:ms|STATE {} } { 0.000ns 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 1.500ns 7.000ns 7.000ns 7.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { CLK timer:t|SAMPLE note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { CLK {} CLK~out {} timer:t|SAMPLE {} note[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 7.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.500 ns" { CLK timer:t|OVF bit_state:bis|OVF byte_state:bys|OVF msg_state:ms|STATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.500 ns" { CLK {} CLK~out {} timer:t|OVF {} bit_state:bis|OVF {} byte_state:bys|OVF {} msg_state:ms|STATE {} } { 0.000ns 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 1.500ns 7.000ns 7.000ns 7.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "2.000 ns + " "Info: + Micro clock to output delay of source is 2.000 ns" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 128 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns + " "Info: + Micro setup delay of destination is 2.000 ns" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.000 ns" { msg_state:ms|STATE always1~11 note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.000 ns" { msg_state:ms|STATE {} always1~11 {} note[0] {} } { 0.000ns 1.000ns 1.000ns } { 0.000ns 7.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { CLK timer:t|SAMPLE note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { CLK {} CLK~out {} timer:t|SAMPLE {} note[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 7.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.500 ns" { CLK timer:t|OVF bit_state:bis|OVF byte_state:bys|OVF msg_state:ms|STATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.500 ns" { CLK {} CLK~out {} timer:t|OVF {} bit_state:bis|OVF {} byte_state:bys|OVF {} msg_state:ms|STATE {} } { 0.000ns 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 1.500ns 7.000ns 7.000ns 7.000ns 5.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "note\[0\] DATA CLK -6.000 ns register " "Info: tsu for register \"note\[0\]\" (data pin = \"DATA\", clock pin = \"CLK\") is -6.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.500 ns + Longest pin register " "Info: + Longest pin to register delay is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns DATA 1 CLK PIN_26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_26; Fanout = 2; CLK Node = 'DATA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.500 ns note\[0\] 2 REG LC7 3 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.500 ns; Loc. = LC7; Fanout = 3; REG Node = 'note\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { DATA note[0] } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { DATA note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { DATA {} DATA~out {} note[0] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.000 ns + " "Info: + Micro setup delay of destination is 2.000 ns" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.500 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 14.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLK 1 CLK PIN_43 9 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_43; Fanout = 9; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 8.500 ns timer:t\|SAMPLE 2 REG LC36 8 " "Info: 2: + IC(0.000 ns) + CELL(7.000 ns) = 8.500 ns; Loc. = LC36; Fanout = 8; REG Node = 'timer:t\|SAMPLE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { CLK timer:t|SAMPLE } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 14.500 ns note\[0\] 3 REG LC7 3 " "Info: 3: + IC(1.000 ns) + CELL(5.000 ns) = 14.500 ns; Loc. = LC7; Fanout = 3; REG Node = 'note\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { timer:t|SAMPLE note[0] } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 93.10 % ) " "Info: Total cell delay = 13.500 ns ( 93.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 6.90 % ) " "Info: Total interconnect delay = 1.000 ns ( 6.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { CLK timer:t|SAMPLE note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { CLK {} CLK~out {} timer:t|SAMPLE {} note[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 7.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { DATA note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { DATA {} DATA~out {} note[0] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.500 ns" { CLK timer:t|SAMPLE note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.500 ns" { CLK {} CLK~out {} timer:t|SAMPLE {} note[0] {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 7.000ns 5.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "DATA LED\[7\] msg_state:ms\|STATE 50.000 ns register " "Info: tco from clock \"DATA\" to destination pin \"LED\[7\]\" through register \"msg_state:ms\|STATE\" is 50.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATA source 38.500 ns + Longest register " "Info: + Longest clock path from clock \"DATA\" to source register is 38.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns DATA 1 CLK PIN_26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_26; Fanout = 2; CLK Node = 'DATA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 8.500 ns RECORD 2 REG LC9 9 " "Info: 2: + IC(1.000 ns) + CELL(7.000 ns) = 8.500 ns; Loc. = LC9; Fanout = 9; REG Node = 'RECORD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { DATA RECORD } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 16.500 ns timer:t\|OVF 3 REG LC48 6 " "Info: 3: + IC(1.000 ns) + CELL(7.000 ns) = 16.500 ns; Loc. = LC48; Fanout = 6; REG Node = 'timer:t\|OVF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { RECORD timer:t|OVF } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 24.500 ns bit_state:bis\|OVF 4 REG LC34 4 " "Info: 4: + IC(1.000 ns) + CELL(7.000 ns) = 24.500 ns; Loc. = LC34; Fanout = 4; REG Node = 'bit_state:bis\|OVF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { timer:t|OVF bit_state:bis|OVF } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 32.500 ns byte_state:bys\|OVF 5 REG LC13 1 " "Info: 5: + IC(1.000 ns) + CELL(7.000 ns) = 32.500 ns; Loc. = LC13; Fanout = 1; REG Node = 'byte_state:bys\|OVF'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { bit_state:bis|OVF byte_state:bys|OVF } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 38.500 ns msg_state:ms\|STATE 6 REG LC4 14 " "Info: 6: + IC(1.000 ns) + CELL(5.000 ns) = 38.500 ns; Loc. = LC4; Fanout = 14; REG Node = 'msg_state:ms\|STATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { byte_state:bys|OVF msg_state:ms|STATE } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "33.500 ns ( 87.01 % ) " "Info: Total cell delay = 33.500 ns ( 87.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 12.99 % ) " "Info: Total interconnect delay = 5.000 ns ( 12.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "38.500 ns" { DATA RECORD timer:t|OVF bit_state:bis|OVF byte_state:bys|OVF msg_state:ms|STATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "38.500 ns" { DATA {} DATA~out {} RECORD {} timer:t|OVF {} bit_state:bis|OVF {} byte_state:bys|OVF {} msg_state:ms|STATE {} } { 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 0.500ns 7.000ns 7.000ns 7.000ns 7.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "2.000 ns + " "Info: + Micro clock to output delay of source is 2.000 ns" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 128 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.500 ns + Longest register pin " "Info: + Longest register to pin delay is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns msg_state:ms\|STATE 1 REG LC4 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4; Fanout = 14; REG Node = 'msg_state:ms\|STATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { msg_state:ms|STATE } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 8.000 ns LED~23 2 COMB LC1 1 " "Info: 2: + IC(1.000 ns) + CELL(7.000 ns) = 8.000 ns; Loc. = LC1; Fanout = 1; COMB Node = 'LED~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { msg_state:ms|STATE LED~23 } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 9.500 ns LED\[7\] 3 PIN PIN_12 0 " "Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 9.500 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'LED\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { LED~23 LED[7] } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 89.47 % ) " "Info: Total cell delay = 8.500 ns ( 89.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.53 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { msg_state:ms|STATE LED~23 LED[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { msg_state:ms|STATE {} LED~23 {} LED[7] {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 7.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "38.500 ns" { DATA RECORD timer:t|OVF bit_state:bis|OVF byte_state:bys|OVF msg_state:ms|STATE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "38.500 ns" { DATA {} DATA~out {} RECORD {} timer:t|OVF {} bit_state:bis|OVF {} byte_state:bys|OVF {} msg_state:ms|STATE {} } { 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 0.500ns 7.000ns 7.000ns 7.000ns 7.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { msg_state:ms|STATE LED~23 LED[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { msg_state:ms|STATE {} LED~23 {} LED[7] {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 7.000ns 1.500ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "note\[0\] DATA DATA 19.000 ns register " "Info: th for register \"note\[0\]\" (data pin = \"DATA\", clock pin = \"DATA\") is 19.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DATA destination 22.500 ns + Longest register " "Info: + Longest clock path from clock \"DATA\" to destination register is 22.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns DATA 1 CLK PIN_26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_26; Fanout = 2; CLK Node = 'DATA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 8.500 ns RECORD 2 REG LC9 9 " "Info: 2: + IC(1.000 ns) + CELL(7.000 ns) = 8.500 ns; Loc. = LC9; Fanout = 9; REG Node = 'RECORD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { DATA RECORD } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(7.000 ns) 16.500 ns timer:t\|SAMPLE 3 REG LC36 8 " "Info: 3: + IC(1.000 ns) + CELL(7.000 ns) = 16.500 ns; Loc. = LC36; Fanout = 8; REG Node = 'timer:t\|SAMPLE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { RECORD timer:t|SAMPLE } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 22.500 ns note\[0\] 4 REG LC7 3 " "Info: 4: + IC(1.000 ns) + CELL(5.000 ns) = 22.500 ns; Loc. = LC7; Fanout = 3; REG Node = 'note\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { timer:t|SAMPLE note[0] } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.500 ns ( 86.67 % ) " "Info: Total cell delay = 19.500 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 13.33 % ) " "Info: Total interconnect delay = 3.000 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.500 ns" { DATA RECORD timer:t|SAMPLE note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.500 ns" { DATA {} DATA~out {} RECORD {} timer:t|SAMPLE {} note[0] {} } { 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 0.500ns 7.000ns 7.000ns 5.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.000 ns + " "Info: + Micro hold delay of destination is 3.000 ns" {  } { { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns DATA 1 CLK PIN_26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_26; Fanout = 2; CLK Node = 'DATA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(5.000 ns) 6.500 ns note\[0\] 2 REG LC7 3 " "Info: 2: + IC(1.000 ns) + CELL(5.000 ns) = 6.500 ns; Loc. = LC7; Fanout = 3; REG Node = 'note\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { DATA note[0] } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/rplagasse/Desktop/receiver/receiver.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { DATA note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { DATA {} DATA~out {} note[0] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.500 ns" { DATA RECORD timer:t|SAMPLE note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.500 ns" { DATA {} DATA~out {} RECORD {} timer:t|SAMPLE {} note[0] {} } { 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 0.500ns 7.000ns 7.000ns 5.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { DATA note[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { DATA {} DATA~out {} note[0] {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 5.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 21:17:08 2017 " "Info: Processing ended: Wed Nov 29 21:17:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
