

================================================================
== Vitis HLS Report for 'wr_data_direct'
================================================================
* Date:           Fri Sep  1 18:39:00 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        wr_data_dir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.250 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    126|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     144|    232|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|     435|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     579|    513|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+----+-----+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Axi_lite_s_axi_U  |Axi_lite_s_axi  |        0|   0|  144|  232|    0|
    +------------------+----------------+---------+----+-----+-----+-----+
    |Total             |                |        0|   0|  144|  232|    0|
    +------------------+----------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |mac_muladd_12ns_11ns_11ns_22_4_1_U1  |mac_muladd_12ns_11ns_11ns_22_4_1  |  i0 * i1 + i2|
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_211_p2                |         +|   0|  0|  39|          32|           1|
    |s_dir_TDATA_int_regslice          |         +|   0|  0|  39|          32|          32|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_104_p9           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5  |        or|   0|  0|   2|           1|           1|
    |select_ln66_fu_217_p3             |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 126|          73|          42|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |s_data_TDATA_blk_n   |   9|          2|    1|          2|
    |s_dir_TDATA_blk_n    |   9|          2|    1|          2|
    |strm_in_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  27|          6|    3|          6|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln61_reg_298           |  22|   0|   22|          0|
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |base_addr_read_reg_259     |  32|   0|   32|          0|
    |col_reg_273                |  11|   0|   11|          0|
    |col_reg_273_pp0_iter1_reg  |  11|   0|   11|          0|
    |data_wr_reg_268            |  32|   0|   32|          0|
    |numWrites                  |  32|   0|   32|          0|
    |select_ln66_reg_288        |  32|   0|   32|          0|
    |tmp_reg_264                |   1|   0|    1|          0|
    |base_addr_read_reg_259     |  64|  32|   32|          0|
    |data_wr_reg_268            |  64|  32|   32|          0|
    |select_ln66_reg_288        |  64|  32|   32|          0|
    |tmp_reg_264                |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 435| 128|  276|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------------+-----+-----+--------------+------------------+--------------+
|s_axi_Axi_lite_AWVALID  |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_AWREADY  |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_AWADDR   |   in|    6|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WVALID   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WREADY   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WDATA    |   in|   32|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_WSTRB    |   in|    4|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARVALID  |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARREADY  |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_ARADDR   |   in|    6|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RVALID   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RREADY   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RDATA    |  out|   32|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_RRESP    |  out|    2|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BVALID   |  out|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BREADY   |   in|    1|         s_axi|          Axi_lite|       pointer|
|s_axi_Axi_lite_BRESP    |  out|    2|         s_axi|          Axi_lite|       pointer|
|ap_clk                  |   in|    1|  ap_ctrl_none|    wr_data_direct|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_none|    wr_data_direct|  return value|
|strm_in_TDATA           |   in|   64|          axis|  strm_in_V_data_V|       pointer|
|strm_in_TVALID          |   in|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TREADY          |  out|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TDEST           |   in|    1|          axis|  strm_in_V_dest_V|       pointer|
|strm_in_TKEEP           |   in|    8|          axis|  strm_in_V_keep_V|       pointer|
|strm_in_TSTRB           |   in|    8|          axis|  strm_in_V_strb_V|       pointer|
|strm_in_TUSER           |   in|    1|          axis|  strm_in_V_user_V|       pointer|
|strm_in_TLAST           |   in|    1|          axis|  strm_in_V_last_V|       pointer|
|strm_in_TID             |   in|    1|          axis|    strm_in_V_id_V|       pointer|
|s_dir_TDATA             |  out|   32|          axis|             s_dir|       pointer|
|s_dir_TVALID            |  out|    1|          axis|             s_dir|       pointer|
|s_dir_TREADY            |   in|    1|          axis|             s_dir|       pointer|
|s_data_TDATA            |  out|   32|          axis|            s_data|       pointer|
|s_data_TVALID           |  out|    1|          axis|            s_data|       pointer|
|s_data_TREADY           |   in|    1|          axis|            s_data|       pointer|
+------------------------+-----+-----+--------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../hls_src/wr_data_dir.cpp:46]   --->   Operation 7 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [../hls_src/wr_data_dir.cpp:19]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln19 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [../hls_src/wr_data_dir.cpp:19]   --->   Operation 9 'specinterface' 'specinterface_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%base_addr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %base_addr"   --->   Operation 10 'read' 'base_addr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%width_img_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width_img"   --->   Operation 11 'read' 'width_img_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %strm_in_V_data_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %strm_in_V_keep_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %strm_in_V_strb_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_user_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_id_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_dest_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_dir, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_dir"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_data, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_data"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width_img"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_img, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_img, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %base_addr"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %base_addr, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %statistics"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statistics, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statistics, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, i32 1" [../hls_src/wr_data_dir.cpp:47]   --->   Operation 33 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln47 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, void @empty_8" [../hls_src/wr_data_dir.cpp:47]   --->   Operation 34 'specaxissidechannel' 'specaxissidechannel_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %tmp, void %if.end16, void %if.then" [../hls_src/wr_data_dir.cpp:47]   --->   Operation 35 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V" [../hls_src/wr_data_dir.cpp:50]   --->   Operation 36 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_data_data = extractvalue i84 %empty" [../hls_src/wr_data_dir.cpp:50]   --->   Operation 37 'extractvalue' 'input_data_data' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln66)   --->   "%input_data_user = extractvalue i84 %empty" [../hls_src/wr_data_dir.cpp:50]   --->   Operation 38 'extractvalue' 'input_data_user' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%numWrites_load = load i32 %numWrites" [../hls_src/wr_data_dir.cpp:66]   --->   Operation 39 'load' 'numWrites_load' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%width = trunc i32 %width_img_read" [../hls_src/wr_data_dir.cpp:57]   --->   Operation 40 'trunc' 'width' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_wr = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_data_data, i32 32, i32 63" [../hls_src/wr_data_dir.cpp:58]   --->   Operation 41 'partselect' 'data_wr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%row = trunc i64 %input_data_data" [../hls_src/wr_data_dir.cpp:59]   --->   Operation 42 'trunc' 'row' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%col = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %input_data_data, i32 16, i32 26" [../hls_src/wr_data_dir.cpp:60]   --->   Operation 43 'partselect' 'col' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i11 %row" [../hls_src/wr_data_dir.cpp:61]   --->   Operation 44 'zext' 'zext_ln61' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i12 %width" [../hls_src/wr_data_dir.cpp:61]   --->   Operation 45 'zext' 'zext_ln61_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 46 [3/3] (1.05ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i22 %zext_ln61_1, i22 %zext_ln61" [../hls_src/wr_data_dir.cpp:61]   --->   Operation 46 'mul' 'mul_ln61' <Predicate = (tmp)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (2.55ns)   --->   "%add_ln66 = add i32 %numWrites_load, i32 1" [../hls_src/wr_data_dir.cpp:66]   --->   Operation 47 'add' 'add_ln66' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln66 = select i1 %input_data_user, i32 1, i32 %add_ln66" [../hls_src/wr_data_dir.cpp:66]   --->   Operation 48 'select' 'select_ln66' <Predicate = (tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln54 = store i32 %select_ln66, i32 %numWrites" [../hls_src/wr_data_dir.cpp:54]   --->   Operation 49 'store' 'store_ln54' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 50 [2/3] (1.05ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i22 %zext_ln61_1, i22 %zext_ln61" [../hls_src/wr_data_dir.cpp:61]   --->   Operation 50 'mul' 'mul_ln61' <Predicate = (tmp)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i22 %zext_ln61_1, i22 %zext_ln61" [../hls_src/wr_data_dir.cpp:61]   --->   Operation 51 'mul' 'mul_ln61' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i11 %col" [../hls_src/wr_data_dir.cpp:61]   --->   Operation 52 'zext' 'zext_ln61_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i22 %mul_ln61, i22 %zext_ln61_2" [../hls_src/wr_data_dir.cpp:61]   --->   Operation 53 'add' 'add_ln61' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 54 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i22 %mul_ln61, i22 %zext_ln61_2" [../hls_src/wr_data_dir.cpp:61]   --->   Operation 54 'add' 'add_ln61' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %add_ln61, i2 0" [../hls_src/wr_data_dir.cpp:61]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i24 %shl_ln" [../hls_src/wr_data_dir.cpp:61]   --->   Operation 56 'zext' 'zext_ln61_3' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.55ns)   --->   "%addr = add i32 %zext_ln61_3, i32 %base_addr_read" [../hls_src/wr_data_dir.cpp:61]   --->   Operation 57 'add' 'addr' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/2] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_dir, i32 %addr" [../hls_src/wr_data_dir.cpp:63]   --->   Operation 58 'write' 'write_ln63' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 59 [2/2] (0.00ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_data, i32 %data_wr" [../hls_src/wr_data_dir.cpp:64]   --->   Operation 59 'write' 'write_ln64' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 60 [1/1] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %statistics, i32 %select_ln66" [../hls_src/wr_data_dir.cpp:66]   --->   Operation 60 'write' 'write_ln66' <Predicate = (tmp)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_dir, i32 %addr" [../hls_src/wr_data_dir.cpp:63]   --->   Operation 61 'write' 'write_ln63' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 62 [1/2] (0.00ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %s_data, i32 %data_wr" [../hls_src/wr_data_dir.cpp:64]   --->   Operation 62 'write' 'write_ln64' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln68 = br void %if.end16" [../hls_src/wr_data_dir.cpp:68]   --->   Operation 63 'br' 'br_ln68' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [../hls_src/wr_data_dir.cpp:69]   --->   Operation 64 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ strm_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_dir]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ width_img]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ base_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ statistics]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld_nt:ce=0
Port [ numWrites]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln46        (specpipeline       ) [ 0000000]
spectopmodule_ln19       (spectopmodule      ) [ 0000000]
specinterface_ln19       (specinterface      ) [ 0000000]
base_addr_read           (read               ) [ 0111110]
width_img_read           (read               ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
specinterface_ln0        (specinterface      ) [ 0000000]
tmp                      (nbreadreq          ) [ 0111111]
specaxissidechannel_ln47 (specaxissidechannel) [ 0000000]
br_ln47                  (br                 ) [ 0000000]
empty                    (read               ) [ 0000000]
input_data_data          (extractvalue       ) [ 0000000]
input_data_user          (extractvalue       ) [ 0000000]
numWrites_load           (load               ) [ 0000000]
width                    (trunc              ) [ 0000000]
data_wr                  (partselect         ) [ 0111111]
row                      (trunc              ) [ 0000000]
col                      (partselect         ) [ 0111000]
zext_ln61                (zext               ) [ 0111000]
zext_ln61_1              (zext               ) [ 0111000]
add_ln66                 (add                ) [ 0000000]
select_ln66              (select             ) [ 0111110]
store_ln54               (store              ) [ 0000000]
mul_ln61                 (mul                ) [ 0100100]
zext_ln61_2              (zext               ) [ 0100100]
add_ln61                 (add                ) [ 0100010]
shl_ln                   (bitconcatenate     ) [ 0000000]
zext_ln61_3              (zext               ) [ 0000000]
addr                     (add                ) [ 0100001]
write_ln66               (write              ) [ 0000000]
write_ln63               (write              ) [ 0000000]
write_ln64               (write              ) [ 0000000]
br_ln68                  (br                 ) [ 0000000]
ret_ln69                 (ret                ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="strm_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="strm_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="strm_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="strm_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="strm_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_dir">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_dir"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="width_img">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_img"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="base_addr">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_addr"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="statistics">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="statistics"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="numWrites">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numWrites"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i22.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="base_addr_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_addr_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="width_img_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_img_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_nbreadreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="0" index="3" bw="8" slack="0"/>
<pin id="109" dir="0" index="4" bw="1" slack="0"/>
<pin id="110" dir="0" index="5" bw="1" slack="0"/>
<pin id="111" dir="0" index="6" bw="1" slack="0"/>
<pin id="112" dir="0" index="7" bw="1" slack="0"/>
<pin id="113" dir="0" index="8" bw="1" slack="0"/>
<pin id="114" dir="1" index="9" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="empty_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="84" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="0" index="3" bw="8" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="1" slack="0"/>
<pin id="132" dir="0" index="7" bw="1" slack="0"/>
<pin id="133" dir="1" index="8" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="32" slack="4"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln66_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="4"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="input_data_data_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="84" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_data/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="input_data_user_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="84" slack="0"/>
<pin id="169" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_user/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="numWrites_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="numWrites_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="width_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="data_wr_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="0" index="3" bw="7" slack="0"/>
<pin id="184" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_wr/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="row_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="col_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln61_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln61_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="0"/>
<pin id="209" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln66_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln66_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln54_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln61_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="2"/>
<pin id="233" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="shl_ln_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="24" slack="0"/>
<pin id="236" dir="0" index="1" bw="22" slack="1"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln61_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="24" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_3/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="addr_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="4"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr/5 "/>
</bind>
</comp>

<comp id="251" class="1007" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="11" slack="0"/>
<pin id="254" dir="0" index="2" bw="11" slack="0"/>
<pin id="255" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61/1 add_ln61/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="base_addr_read_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="4"/>
<pin id="261" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="base_addr_read "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="268" class="1005" name="data_wr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="4"/>
<pin id="270" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="data_wr "/>
</bind>
</comp>

<comp id="273" class="1005" name="col_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="2"/>
<pin id="275" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="278" class="1005" name="zext_ln61_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="22" slack="1"/>
<pin id="280" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61 "/>
</bind>
</comp>

<comp id="283" class="1005" name="zext_ln61_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="22" slack="1"/>
<pin id="285" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61_1 "/>
</bind>
</comp>

<comp id="288" class="1005" name="select_ln66_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="4"/>
<pin id="290" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="select_ln66 "/>
</bind>
</comp>

<comp id="293" class="1005" name="zext_ln61_2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="22" slack="1"/>
<pin id="295" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61_2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="add_ln61_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="22" slack="1"/>
<pin id="300" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="303" class="1005" name="addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="115"><net_src comp="64" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="134"><net_src comp="70" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="147"><net_src comp="88" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="88" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="90" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="124" pin="8"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="124" pin="8"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="98" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="163" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="74" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="76" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="192"><net_src comp="163" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="78" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="163" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="80" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="82" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="189" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="175" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="171" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="167" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="211" pin="2"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="239"><net_src comp="84" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="245" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="256"><net_src comp="207" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="203" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="231" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="92" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="267"><net_src comp="104" pin="9"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="179" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="276"><net_src comp="193" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="281"><net_src comp="203" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="286"><net_src comp="207" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="291"><net_src comp="217" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="296"><net_src comp="231" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="301"><net_src comp="251" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="306"><net_src comp="245" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="142" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_dir | {6 }
	Port: s_data | {6 }
	Port: statistics | {5 }
	Port: numWrites | {1 }
 - Input state : 
	Port: wr_data_direct : strm_in_V_data_V | {1 }
	Port: wr_data_direct : strm_in_V_keep_V | {1 }
	Port: wr_data_direct : strm_in_V_strb_V | {1 }
	Port: wr_data_direct : strm_in_V_user_V | {1 }
	Port: wr_data_direct : strm_in_V_last_V | {1 }
	Port: wr_data_direct : strm_in_V_id_V | {1 }
	Port: wr_data_direct : strm_in_V_dest_V | {1 }
	Port: wr_data_direct : width_img | {1 }
	Port: wr_data_direct : base_addr | {1 }
	Port: wr_data_direct : numWrites | {1 }
  - Chain level:
	State 1
		data_wr : 1
		row : 1
		col : 1
		zext_ln61 : 2
		zext_ln61_1 : 1
		mul_ln61 : 3
		add_ln66 : 1
		select_ln66 : 2
		store_ln54 : 3
	State 2
	State 3
		add_ln61 : 1
	State 4
	State 5
		zext_ln61_3 : 1
		addr : 2
		write_ln63 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln66_fu_211      |    0    |    0    |    39   |
|          |        addr_fu_245        |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|  select  |     select_ln66_fu_217    |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_251        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | base_addr_read_read_fu_92 |    0    |    0    |    0    |
|   read   | width_img_read_read_fu_98 |    0    |    0    |    0    |
|          |     empty_read_fu_124     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| nbreadreq|    tmp_nbreadreq_fu_104   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      grp_write_fu_142     |    0    |    0    |    0    |
|   write  |      grp_write_fu_149     |    0    |    0    |    0    |
|          |  write_ln66_write_fu_156  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|extractvalue|   input_data_data_fu_163  |    0    |    0    |    0    |
|          |   input_data_user_fu_167  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |        width_fu_175       |    0    |    0    |    0    |
|          |         row_fu_189        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|       data_wr_fu_179      |    0    |    0    |    0    |
|          |         col_fu_193        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln61_fu_203     |    0    |    0    |    0    |
|   zext   |     zext_ln61_1_fu_207    |    0    |    0    |    0    |
|          |     zext_ln61_2_fu_231    |    0    |    0    |    0    |
|          |     zext_ln61_3_fu_241    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_234       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   110   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln61_reg_298   |   22   |
|     addr_reg_303     |   32   |
|base_addr_read_reg_259|   32   |
|      col_reg_273     |   11   |
|    data_wr_reg_268   |   32   |
|  select_ln66_reg_288 |   32   |
|      tmp_reg_264     |    1   |
|  zext_ln61_1_reg_283 |   22   |
|  zext_ln61_2_reg_293 |   22   |
|   zext_ln61_reg_278  |   22   |
+----------------------+--------+
|         Total        |   228  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_142 |  p2  |   2  |  32  |   64   ||    9    |
|    grp_fu_251    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_251    |  p1  |   3  |  11  |   33   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   121  ||  4.8833 ||    32   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   32   |
|  Register |    -   |    -   |   228  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   228  |   142  |
+-----------+--------+--------+--------+--------+
