{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644079405503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644079405504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  5 11:43:25 2022 " "Processing started: Sat Feb  5 11:43:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644079405504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079405504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079405504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644079405921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644079405921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver1024x768 " "Found entity 1: VGA_Driver1024x768" {  } { { "VGA_driver.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/VGA_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644079415300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA_TB " "Found entity 1: test_VGA_TB" {  } { { "test_VGA_TB.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA_TB.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644079415302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "buffer_ram_dp.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/buffer_ram_dp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644079415304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644079415306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644079415308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock2 " "Found entity 1: clock2" {  } { { "clock2.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644079415311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock75.v 1 1 " "Found 1 design units, including 1 entities, in source file clock75.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock75 " "Found entity 1: clock75" {  } { { "clock75.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock75.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644079415313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk220.v 1 1 " "Found 1 design units, including 1 entities, in source file clk220.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk220 " "Found entity 1: clk220" {  } { { "clk220.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clk220.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644079415315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_VGA " "Elaborating entity \"test_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644079415403 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst test_VGA.v(146) " "Verilog HDL Always Construct warning at test_VGA.v(146): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644079415405 "|test_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_VGA.v(151) " "Verilog HDL assignment warning at test_VGA.v(151): truncated value with size 32 to match size of target (8)" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644079415406 "|test_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_VGA.v(155) " "Verilog HDL assignment warning at test_VGA.v(155): truncated value with size 32 to match size of target (8)" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644079415406 "|test_VGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switch test_VGA.v(159) " "Verilog HDL Always Construct warning at test_VGA.v(159): variable \"switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644079415406 "|test_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_VGA.v(160) " "Verilog HDL assignment warning at test_VGA.v(160): truncated value with size 32 to match size of target (8)" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644079415406 "|test_VGA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "test_VGA.v(159) " "Verilog HDL Case Statement warning at test_VGA.v(159): incomplete case statement has no default case item" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 159 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1644079415406 "|test_VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DP_RAM_addr_out test_VGA.v(144) " "Verilog HDL Always Construct warning at test_VGA.v(144): inferring latch(es) for variable \"DP_RAM_addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1644079415406 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[0\] test_VGA.v(144) " "Inferred latch for \"DP_RAM_addr_out\[0\]\" at test_VGA.v(144)" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415407 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[1\] test_VGA.v(144) " "Inferred latch for \"DP_RAM_addr_out\[1\]\" at test_VGA.v(144)" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415407 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[2\] test_VGA.v(144) " "Inferred latch for \"DP_RAM_addr_out\[2\]\" at test_VGA.v(144)" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415407 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[3\] test_VGA.v(144) " "Inferred latch for \"DP_RAM_addr_out\[3\]\" at test_VGA.v(144)" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415407 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[4\] test_VGA.v(144) " "Inferred latch for \"DP_RAM_addr_out\[4\]\" at test_VGA.v(144)" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415407 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[5\] test_VGA.v(144) " "Inferred latch for \"DP_RAM_addr_out\[5\]\" at test_VGA.v(144)" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415407 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[6\] test_VGA.v(144) " "Inferred latch for \"DP_RAM_addr_out\[6\]\" at test_VGA.v(144)" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415407 "|test_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP_RAM_addr_out\[7\] test_VGA.v(144) " "Inferred latch for \"DP_RAM_addr_out\[7\]\" at test_VGA.v(144)" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415407 "|test_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock75 clock75:clk75 " "Elaborating entity \"clock75\" for hierarchy \"clock75:clk75\"" {  } { { "test_VGA.v" "clk75" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644079415423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock75:clk75\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock75:clk75\|altpll:altpll_component\"" {  } { { "clock75.v" "altpll_component" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock75.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644079415459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock75:clk75\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock75:clk75\|altpll:altpll_component\"" {  } { { "clock75.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock75.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644079415460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock75:clk75\|altpll:altpll_component " "Instantiated megafunction \"clock75:clk75\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock75 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415460 ""}  } { { "clock75.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/clock75.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644079415460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock75_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock75_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock75_altpll " "Found entity 1: clock75_altpll" {  } { { "db/clock75_altpll.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/db/clock75_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644079415513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock75_altpll clock75:clk75\|altpll:altpll_component\|clock75_altpll:auto_generated " "Elaborating entity \"clock75_altpll\" for hierarchy \"clock75:clk75\|altpll:altpll_component\|clock75_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644079415513 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divisor_de_frecuencia.v 1 1 " "Using design file divisor_de_frecuencia.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_de_frecuencia " "Found entity 1: divisor_de_frecuencia" {  } { { "divisor_de_frecuencia.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/divisor_de_frecuencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644079415528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644079415528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_de_frecuencia divisor_de_frecuencia:divisor1Hz " "Elaborating entity \"divisor_de_frecuencia\" for hierarchy \"divisor_de_frecuencia:divisor1Hz\"" {  } { { "test_VGA.v" "divisor1Hz" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644079415528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 divisor_de_frecuencia.v(24) " "Verilog HDL assignment warning at divisor_de_frecuencia.v(24): truncated value with size 32 to match size of target (26)" {  } { { "divisor_de_frecuencia.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/divisor_de_frecuencia.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644079415529 "|test_VGA|divisor_de_frecuencia:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_ram_dp buffer_ram_dp:DP_RAM " "Elaborating entity \"buffer_ram_dp\" for hierarchy \"buffer_ram_dp:DP_RAM\"" {  } { { "test_VGA.v" "DP_RAM" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644079415529 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "192 0 255 buffer_ram_dp.v(54) " "Verilog HDL warning at buffer_ram_dp.v(54): number of words (192) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "buffer_ram_dp.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/buffer_ram_dp.v" 54 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1644079415530 "|test_VGA|buffer_ram_dp:DP_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver1024x768 VGA_Driver1024x768:VGA1024x768 " "Elaborating entity \"VGA_Driver1024x768\" for hierarchy \"VGA_Driver1024x768:VGA1024x768\"" {  } { { "test_VGA.v" "VGA1024x768" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644079415538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_driver.v(57) " "Verilog HDL assignment warning at VGA_driver.v(57): truncated value with size 32 to match size of target (12)" {  } { { "VGA_driver.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/VGA_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644079415539 "|test_VGA|VGA_Driver1024x768:VGA1024x768"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_driver.v(58) " "Verilog HDL assignment warning at VGA_driver.v(58): truncated value with size 32 to match size of target (12)" {  } { { "VGA_driver.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/VGA_driver.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644079415539 "|test_VGA|VGA_Driver1024x768:VGA1024x768"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_driver.v(67) " "Verilog HDL assignment warning at VGA_driver.v(67): truncated value with size 32 to match size of target (12)" {  } { { "VGA_driver.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/VGA_driver.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644079415539 "|test_VGA|VGA_Driver1024x768:VGA1024x768"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_driver.v(71) " "Verilog HDL assignment warning at VGA_driver.v(71): truncated value with size 32 to match size of target (12)" {  } { { "VGA_driver.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/VGA_driver.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644079415539 "|test_VGA|VGA_Driver1024x768:VGA1024x768"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "buffer_ram_dp:DP_RAM\|ram " "RAM logic \"buffer_ram_dp:DP_RAM\|ram\" is uninferred due to inappropriate RAM size" {  } { { "buffer_ram_dp.v" "ram" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/buffer_ram_dp.v" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1644079415716 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1644079415716 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/db/test_VGA.ram0_buffer_ram_dp_882e8226.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/db/test_VGA.ram0_buffer_ram_dp_882e8226.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1644079415718 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "test_VGA.v" "Mult0" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 164 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644079415758 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1644079415758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 164 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644079415799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644079415799 ""}  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 164 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644079415799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/db/mult_j8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644079415844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079415844 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 164 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644079415860 "|test_VGA|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1644079415860 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1644079415860 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1644079415988 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1644079415995 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1644079415995 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1644079415995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DP_RAM_addr_out\[4\] " "Latch DP_RAM_addr_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch\[2\] " "Ports D and ENA on the latch are fed by the same signal switch\[2\]" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1644079415997 ""}  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1644079415997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DP_RAM_addr_out\[3\] " "Latch DP_RAM_addr_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch\[1\] " "Ports D and ENA on the latch are fed by the same signal switch\[1\]" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1644079415997 ""}  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1644079415997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DP_RAM_addr_out\[2\] " "Latch DP_RAM_addr_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch\[2\] " "Ports D and ENA on the latch are fed by the same signal switch\[2\]" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1644079415997 ""}  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1644079415997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DP_RAM_addr_out\[1\] " "Latch DP_RAM_addr_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch\[1\] " "Ports D and ENA on the latch are fed by the same signal switch\[1\]" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1644079415997 ""}  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1644079415997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DP_RAM_addr_out\[0\] " "Latch DP_RAM_addr_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch\[2\] " "Ports D and ENA on the latch are fed by the same signal switch\[2\]" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1644079415997 ""}  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1644079415997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DP_RAM_addr_out\[6\] " "Latch DP_RAM_addr_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch\[2\] " "Ports D and ENA on the latch are fed by the same signal switch\[2\]" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1644079415997 ""}  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1644079415997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DP_RAM_addr_out\[5\] " "Latch DP_RAM_addr_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch\[2\] " "Ports D and ENA on the latch are fed by the same signal switch\[2\]" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1644079415997 ""}  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1644079415997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DP_RAM_addr_out\[7\] " "Latch DP_RAM_addr_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch\[0\] " "Ports D and ENA on the latch are fed by the same signal switch\[0\]" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1644079415997 ""}  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1644079415997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644079416119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644079416570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644079416570 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bntr " "No output dependent on input pin \"bntr\"" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644079416612 "|test_VGA|bntr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bntl " "No output dependent on input pin \"bntl\"" {  } { { "test_VGA.v" "" { Text "C:/Users/diego/Documents/GitHub/wp01-2021-2-grupo03-2021-2/VGA/test_VGA.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644079416612 "|test_VGA|bntl"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1644079416612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644079416612 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644079416612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644079416612 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1644079416612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644079416612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644079416631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  5 11:43:36 2022 " "Processing ended: Sat Feb  5 11:43:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644079416631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644079416631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644079416631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644079416631 ""}
