divClk.v,verilog,xil_defaultlib,../../../../test.gen/sources_1/ip/divClk_0_1/sources_1/new/divClk.v,
divClk_0.v,verilog,xil_defaultlib,../../../../test.gen/sources_1/ip/divClk_0_1/sim/divClk_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
