    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/2006/10/19/221">First message in thread</a></li><li><a href="/lkml/2006/10/20/366">Linus Torvalds</a><ul><li><a href="/lkml/2006/10/20/374">Paul Mackerras</a></li><li><a href="/lkml/2006/10/20/384">David Miller</a><ul><li class="origin"><a href="/lkml/2006/10/20/389">Linus Torvalds</a><ul><li><a href="/lkml/2006/10/20/389">David Miller</a></li><li><a href="/lkml/2006/10/21/154">Ralf Baechle</a></li><li><a href="/lkml/2006/10/21/210">Ralf Baechle</a></li></ul></li></ul></li><li><a href="/lkml/2006/12/2/18">Russell King</a></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">Fri, 20 Oct 2006 19:37:24 -0700 (PDT)</td></tr><tr><td class="lp">From</td><td class="rp" itemprop="author">Linus Torvalds &lt;&gt;</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: [PATCH 1/3] Fix COW D-cache aliasing on fork</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody"><br /><br />On Fri, 20 Oct 2006, David Miller wrote:<br />&gt;<br />&gt; From: Linus Torvalds &lt;torvalds&#64;osdl.org&gt;<br />&gt; Date: Fri, 20 Oct 2006 17:38:32 -0700 (PDT)<br />&gt; <br />&gt; &gt; I think (but may be mistaken) that ARM _does_ have pure virtual caches <br />&gt; &gt; with a process ID, but people have always ended up flushing them at <br />&gt; &gt; context switch simply because it just causes too much trouble.<br />&gt; &gt; <br />&gt; &gt; Sparc? VIPT too? Davem?<br />&gt; <br />&gt; sun4c is VIVT, but has no SMP variants.<br /><br />You don't need SMP - we have sleeping sections here, so even threads on UP <br />can trigger it. <br /><br />Now, to trigger it you need to have<br /> - virtual indexing not just by  address, but by some "address space <br />   identifier" thing too<br /> - (in practice) a big enough cache that switching tasks wouldn't flush it <br />   anyway.<br /><br />&gt; sun4m has both VIPT and PIPT.<br />&gt; <br />&gt; &gt; But it would be good to have something for the early -rc1 sequence for <br />&gt; &gt; 2.6.20, and maybe the MIPS COW D$ patches are it, if it has performance <br />&gt; &gt; advantages on MIPS that can also be translated to other virtual cache <br />&gt; &gt; users..<br />&gt; <br />&gt; I think it could help for sun4m highmem configs.<br /><br />Well, if you can re-create the performance numbers (Ralf - can you send <br />the full series with the final "remove the now unnecessary flush" to <br />Davem?), that will make deciding things easier, I think.<br /><br />I suspect sparc, mips and arm are the main architectures where virtually <br />indexed caching really matters enough for this to be an issue at all.<br /><br />		Linus<br />-<br />To unsubscribe from this list: send the line "unsubscribe linux-kernel" in<br />the body of a message to majordomo&#64;vger.kernel.org<br />More majordomo info at  <a href="http://vger.kernel.org/majordomo-info.html">http://vger.kernel.org/majordomo-info.html</a><br />Please read the FAQ at  <a href="http://www.tux.org/lkml/">http://www.tux.org/lkml/</a><br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
