# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../final_course_exercise.srcs/sources_1/imports/Designs/async_fifo/async_fifo.srcs/sources_1/new/async_fifo.v" \
"../../../../final_course_exercise.srcs/sources_1/new/final_course_exercise.v" \
"../../../../final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sources_1/new/parallel_conv_1_n.v" \
"../../../../final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/new/parallel_conv_5_3.v" \
"../../../../final_course_exercise.srcs/sources_1/imports/Designs/seq_aligner/seq_aligner.srcs/sources_1/new/seq_aligner.v" \
"../../../../final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/sigma_delta.v" \
"../../../../final_course_exercise.srcs/sim_1/imports/loaderAndShifter/t_clock_generator.v" \
"../../../../final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/t_prbs_checker.v" \
"../../../../final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/t_prbs_generator.v" \
"../../../../final_course_exercise.srcs/sim_1/new/final_course_exercise_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
