<?xml version="1.0" encoding="UTF-8"?>
<!-- This is derived from revision 15071 of the TivaWare Library. -->
<module id="GPIO_PORTA_AHB" HW_revision="" XML_version="1.0" description="GPIO register offsets" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="GPIO_DATA" width="32" description="GPIO Data" id="GPIO_DATA" offset="0x000003FC" >
    </register>
    <register acronym="GPIO_DIR" width="32" description="GPIO Direction" id="GPIO_DIR" offset="0x00000400" >
    </register>
    <register acronym="GPIO_IS" width="32" description="GPIO Interrupt Sense" id="GPIO_IS" offset="0x00000404" >
    </register>
    <register acronym="GPIO_IBE" width="32" description="GPIO Interrupt Both Edges" id="GPIO_IBE" offset="0x00000408" >
    </register>
    <register acronym="GPIO_IEV" width="32" description="GPIO Interrupt Event" id="GPIO_IEV" offset="0x0000040C" >
    </register>
    <register acronym="GPIO_IM" width="32" description="GPIO Interrupt Mask" id="GPIO_IM" offset="0x00000410" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="GPIO Interrupt Mask Enable" id="GPIO_IM_GPIO" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="GPIO uDMA Done Interrupt Mask Enable" id="GPIO_IM_DMAIME" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIO_RIS" width="32" description="GPIO Raw Interrupt Status" id="GPIO_RIS" offset="0x00000414" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="R" description="GPIO Interrupt Raw Status" id="GPIO_RIS_GPIO" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="R" description="GPIO uDMA Done Interrupt Raw Status" id="GPIO_RIS_DMARIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIO_MIS" width="32" description="GPIO Masked Interrupt Status" id="GPIO_MIS" offset="0x00000418" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="R" description="GPIO Masked Interrupt Status" id="GPIO_MIS_GPIO" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="R" description="GPIO uDMA Done Masked Interrupt Status" id="GPIO_MIS_DMAMIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIO_ICR" width="32" description="GPIO Interrupt Clear" id="GPIO_ICR" offset="0x0000041C" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="W" description="GPIO Interrupt Clear" id="GPIO_ICR_GPIO" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="W" description="GPIO uDMA Interrupt Clear" id="GPIO_ICR_DMAIC" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIO_AFSEL" width="32" description="GPIO Alternate Function Select" id="GPIO_AFSEL" offset="0x00000420" >
    </register>
    <register acronym="GPIO_DR2R" width="32" description="GPIO 2-mA Drive Select" id="GPIO_DR2R" offset="0x00000500" >
    </register>
    <register acronym="GPIO_DR4R" width="32" description="GPIO 4-mA Drive Select" id="GPIO_DR4R" offset="0x00000504" >
    </register>
    <register acronym="GPIO_DR8R" width="32" description="GPIO 8-mA Drive Select" id="GPIO_DR8R" offset="0x00000508" >
    </register>
    <register acronym="GPIO_ODR" width="32" description="GPIO Open Drain Select" id="GPIO_ODR" offset="0x0000050C" >
    </register>
    <register acronym="GPIO_PUR" width="32" description="GPIO Pull-Up Select" id="GPIO_PUR" offset="0x00000510" >
    </register>
    <register acronym="GPIO_PDR" width="32" description="GPIO Pull-Down Select" id="GPIO_PDR" offset="0x00000514" >
    </register>
    <register acronym="GPIO_SLR" width="32" description="GPIO Slew Rate Control Select" id="GPIO_SLR" offset="0x00000518" >
    </register>
    <register acronym="GPIO_DEN" width="32" description="GPIO Digital Enable" id="GPIO_DEN" offset="0x0000051C" >
    </register>
    <register acronym="GPIO_LOCK" width="32" description="GPIO Lock" id="GPIO_LOCK" offset="0x00000520" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="GPIO Lock" id="GPIO_LOCK" resetval="" >
            <bitenum id="GPIO_LOCK_UNLOCKED" value="0x00000000" token="" description="The GPIOCR register is unlocked and may be modified"/>
            <bitenum id="GPIO_LOCK_LOCKED" value="0x00000001" token="" description="The GPIOCR register is locked and may not be modified"/>
            <bitenum id="GPIO_LOCK_KEY" value="0x4C4F434B" token="" description="Unlocks the GPIO_CR register"/>
        </bitfield>
    </register>
    <register acronym="GPIO_CR" width="32" description="GPIO Commit" id="GPIO_CR" offset="0x00000524" >
    </register>
    <register acronym="GPIO_AMSEL" width="32" description="GPIO Analog Mode Select" id="GPIO_AMSEL" offset="0x00000528" >
    </register>
    <register acronym="GPIO_PCTL" width="32" description="GPIO Port Control" id="GPIO_PCTL" offset="0x0000052C" >
    </register>
    <register acronym="GPIO_ADCCTL" width="32" description="GPIO ADC Control" id="GPIO_ADCCTL" offset="0x00000530" >
    </register>
    <register acronym="GPIO_DMACTL" width="32" description="GPIO DMA Control" id="GPIO_DMACTL" offset="0x00000534" >
    </register>
    <register acronym="GPIO_SI" width="32" description="GPIO Select Interrupt" id="GPIO_SI" offset="0x00000538" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Summary Interrupt" id="GPIO_SI_SUM" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIO_DR12R" width="32" description="GPIO 12-mA Drive Select" id="GPIO_DR12R" offset="0x0000053C" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Output Pad 12-mA Drive Enable" id="GPIO_DR12R_DRV12" resetval="" >
            <bitenum id="GPIO_DR12R_DRV12_12MA" value="0x00000001" token="" description="The corresponding GPIO pin has 12-mA drive. This encoding is only valid if the GPIOPP EDE bit is set and the appropriate GPIOPC EDM bit field is programmed to 0x3"/>
        </bitfield>
    </register>
    <register acronym="GPIO_WAKEPEN" width="32" description="GPIO Wake Pin Enable" id="GPIO_WAKEPEN" offset="0x00000540" >
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="P[4] Wake Enable" id="GPIO_WAKEPEN_WAKEP4" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIO_WAKELVL" width="32" description="GPIO Wake Level" id="GPIO_WAKELVL" offset="0x00000544" >
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="P[4] Wake Level" id="GPIO_WAKELVL_WAKELVL4" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIO_WAKESTAT" width="32" description="GPIO Wake Status" id="GPIO_WAKESTAT" offset="0x00000548" >
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="P[4] Wake Status" id="GPIO_WAKESTAT_STAT4" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIO_PP" width="32" description="GPIO Peripheral Property" id="GPIO_PP" offset="0x00000FC0" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Extended Drive Enable" id="GPIO_PP_EDE" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIO_PC" width="32" description="GPIO Peripheral Configuration" id="GPIO_PC" offset="0x00000FC4" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Extended Drive Mode Bit 0" id="GPIO_PC_EDM0" resetval="" >
            <bitenum id="GPIO_PC_EDM0_DISABLE" value="0x00000000" token="" description="Drive values of 2, 4 and 8 mA are maintained. GPIO n Drive Select (GPIODRnR) registers function as normal"/>
            <bitenum id="GPIO_PC_EDM0_6MA" value="0x00000001" token="" description="An additional 6 mA option is provided"/>
            <bitenum id="GPIO_PC_EDM0_PLUS2MA" value="0x00000003" token="" description="A 2 mA driver is always enabled; setting the corresponding GPIODR4R register bit adds 2 mA and setting the corresponding GPIODR8R of GPIODR12R register bit adds an additional 4 mA"/>
        </bitfield>
        <bitfield range="" begin="3" width="2" end="2" rwaccess="RW" description="Extended Drive Mode Bit 1" id="GPIO_PC_EDM1" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="2" end="4" rwaccess="RW" description="Extended Drive Mode Bit 2" id="GPIO_PC_EDM2" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="2" end="6" rwaccess="RW" description="Extended Drive Mode Bit 3" id="GPIO_PC_EDM3" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Extended Drive Mode Bit 4" id="GPIO_PC_EDM4" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Extended Drive Mode Bit 5" id="GPIO_PC_EDM5" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="2" end="12" rwaccess="RW" description="Extended Drive Mode Bit 6" id="GPIO_PC_EDM6" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="2" end="14" rwaccess="RW" description="Extended Drive Mode Bit 7" id="GPIO_PC_EDM7" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPIO_PCTL_PR" width="32" description="PR4" id="GPIO_PCTL_PR" offset="0x00012000" >
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="PR0 Mask" id="GPIO_PCTL_PR0" resetval="" >
            <bitenum id="GPIO_PCTL_PR0_U4TX" value="0x00000001" token="" description="U4TX on PR0"/>
            <bitenum id="GPIO_PCTL_PR0_I2C1SCL" value="0x00000002" token="" description="I2C1SCL on PR0"/>
            <bitenum id="GPIO_PCTL_PR0_M0PWM0" value="0x00000006" token="" description="M0PWM0 on PR0"/>
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="RW" description="PR1 Mask" id="GPIO_PCTL_PR1" resetval="" >
            <bitenum id="GPIO_PCTL_PR1_U4RX" value="0x00000010" token="" description="U4RX on PR1"/>
            <bitenum id="GPIO_PCTL_PR1_I2C1SDA" value="0x00000020" token="" description="I2C1SDA on PR1"/>
            <bitenum id="GPIO_PCTL_PR1_M0PWM1" value="0x00000060" token="" description="M0PWM1 on PR1"/>
        </bitfield>
        <bitfield range="" begin="11" width="4" end="8" rwaccess="RW" description="PR2 Mask" id="GPIO_PCTL_PR2" resetval="" >
            <bitenum id="GPIO_PCTL_PR2_I2C2SCL" value="0x00000200" token="" description="I2C2SCL on PR2"/>
            <bitenum id="GPIO_PCTL_PR2_M0PWM2" value="0x00000600" token="" description="M0PWM2 on PR2"/>
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="RW" description="PR3 Mask" id="GPIO_PCTL_PR3" resetval="" >
            <bitenum id="GPIO_PCTL_PR3_I2C2SDA" value="0x00002000" token="" description="I2C2SDA on PR3"/>
            <bitenum id="GPIO_PCTL_PR3_M0PWM3" value="0x00006000" token="" description="M0PWM3 on PR3"/>
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="RW" description="PR4 Mask" id="GPIO_PCTL_PR4" resetval="" >
            <bitenum id="GPIO_PCTL_PR4_I2C3SCL" value="0x00020000" token="" description="I2C3SCL on PR4"/>
            <bitenum id="GPIO_PCTL_PR4_T0CCP0" value="0x00030000" token="" description="T0CCP0 on PR4"/>
            <bitenum id="GPIO_PCTL_PR4_M0PWM4" value="0x00060000" token="" description="M0PWM4 on PR4"/>
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="PR5 Mask" id="GPIO_PCTL_PR5" resetval="" >
            <bitenum id="GPIO_PCTL_PR5_U1RX" value="0x00100000" token="" description="U1RX on PR5"/>
            <bitenum id="GPIO_PCTL_PR5_I2C3SDA" value="0x00200000" token="" description="I2C3SDA on PR5"/>
            <bitenum id="GPIO_PCTL_PR5_T0CCP1" value="0x00300000" token="" description="T0CCP1 on PR5"/>
            <bitenum id="GPIO_PCTL_PR5_M0PWM5" value="0x00600000" token="" description="M0PWM5 on PR5"/>
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="PR6 Mask" id="GPIO_PCTL_PR6" resetval="" >
            <bitenum id="GPIO_PCTL_PR6_U1TX" value="0x01000000" token="" description="U1TX on PR6"/>
            <bitenum id="GPIO_PCTL_PR6_I2C4SCL" value="0x02000000" token="" description="I2C4SCL on PR6"/>
            <bitenum id="GPIO_PCTL_PR6_T1CCP0" value="0x03000000" token="" description="T1CCP0 on PR6"/>
            <bitenum id="GPIO_PCTL_PR6_M0PWM6" value="0x06000000" token="" description="M0PWM6 on PR6"/>
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="PR7 Mask" id="GPIO_PCTL_PR7" resetval="" >
            <bitenum id="GPIO_PCTL_PR7_I2C4SDA" value="0x20000000" token="" description="I2C4SDA on PR7"/>
            <bitenum id="GPIO_PCTL_PR7_T1CCP1" value="0x30000000" token="" description="T1CCP1 on PR7"/>
            <bitenum id="GPIO_PCTL_PR7_M0PWM7" value="0x60000000" token="" description="M0PWM7 on PR7"/>
        </bitfield>
    </register>
    <register acronym="GPIO_PCTL_PS" width="32" description="PS1" id="GPIO_PCTL_PS" offset="0x00013000" >
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="PS0 Mask" id="GPIO_PCTL_PS0" resetval="" >
            <bitenum id="GPIO_PCTL_PS0_T2CCP0" value="0x00000003" token="" description="T2CCP0 on PS0"/>
            <bitenum id="GPIO_PCTL_PS0_M0FAULT0" value="0x00000006" token="" description="M0FAULT0 on PS0"/>
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="RW" description="PS1 Mask" id="GPIO_PCTL_PS1" resetval="" >
            <bitenum id="GPIO_PCTL_PS1_T2CCP1" value="0x00000030" token="" description="T2CCP1 on PS1"/>
            <bitenum id="GPIO_PCTL_PS1_M0FAULT1" value="0x00000060" token="" description="M0FAULT1 on PS1"/>
        </bitfield>
        <bitfield range="" begin="11" width="4" end="8" rwaccess="RW" description="PS2 Mask" id="GPIO_PCTL_PS2" resetval="" >
            <bitenum id="GPIO_PCTL_PS2_U1DSR" value="0x00000100" token="" description="U1DSR on PS2"/>
            <bitenum id="GPIO_PCTL_PS2_T3CCP0" value="0x00000300" token="" description="T3CCP0 on PS2"/>
            <bitenum id="GPIO_PCTL_PS2_M0FAULT2" value="0x00000600" token="" description="M0FAULT2 on PS2"/>
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="RW" description="PS3 Mask" id="GPIO_PCTL_PS3" resetval="" >
            <bitenum id="GPIO_PCTL_PS3_T3CCP1" value="0x00003000" token="" description="T3CCP1 on PS3"/>
            <bitenum id="GPIO_PCTL_PS3_M0FAULT3" value="0x00006000" token="" description="M0FAULT3 on PS3"/>
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="RW" description="PS4 Mask" id="GPIO_PCTL_PS4" resetval="" >
            <bitenum id="GPIO_PCTL_PS4_T4CCP0" value="0x00030000" token="" description="T4CCP0 on PS4"/>
            <bitenum id="GPIO_PCTL_PS4_PHA0" value="0x00060000" token="" description="PHA0 on PS4"/>
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="PS5 Mask" id="GPIO_PCTL_PS5" resetval="" >
            <bitenum id="GPIO_PCTL_PS5_T4CCP1" value="0x00300000" token="" description="T4CCP1 on PS5"/>
            <bitenum id="GPIO_PCTL_PS5_PHB0" value="0x00600000" token="" description="PHB0 on PS5"/>
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="PS6 Mask" id="GPIO_PCTL_PS6" resetval="" >
            <bitenum id="GPIO_PCTL_PS6_T5CCP0" value="0x03000000" token="" description="T5CCP0 on PS6"/>
            <bitenum id="GPIO_PCTL_PS6_IDX0" value="0x06000000" token="" description="IDX0 on PS6"/>
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="PS7 Mask" id="GPIO_PCTL_PS7" resetval="" >
            <bitenum id="GPIO_PCTL_PS7_T5CCP1" value="0x30000000" token="" description="T5CCP1 on PS7"/>
        </bitfield>
    </register>
    <register acronym="GPIO_PCTL_PT" width="32" description="PT2" id="GPIO_PCTL_PT" offset="0x00014000" >
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="PT0 Mask" id="GPIO_PCTL_PT0" resetval="" >
            <bitenum id="GPIO_PCTL_PT0_T6CCP0" value="0x00000003" token="" description="T6CCP0 on PT0"/>
            <bitenum id="GPIO_PCTL_PT0_CAN0RX" value="0x00000007" token="" description="CAN0RX on PT0"/>
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="RW" description="PT1 Mask" id="GPIO_PCTL_PT1" resetval="" >
            <bitenum id="GPIO_PCTL_PT1_T6CCP1" value="0x00000030" token="" description="T6CCP1 on PT1"/>
            <bitenum id="GPIO_PCTL_PT1_CAN0TX" value="0x00000070" token="" description="CAN0TX on PT1"/>
        </bitfield>
        <bitfield range="" begin="11" width="4" end="8" rwaccess="RW" description="PT2 Mask" id="GPIO_PCTL_PT2" resetval="" >
            <bitenum id="GPIO_PCTL_PT2_T7CCP0" value="0x00000300" token="" description="T7CCP0 on PT2"/>
            <bitenum id="GPIO_PCTL_PT2_CAN1RX" value="0x00000700" token="" description="CAN1RX on PT2"/>
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="RW" description="PT3 Mask" id="GPIO_PCTL_PT3" resetval="" >
            <bitenum id="GPIO_PCTL_PT3_T7CCP1" value="0x00003000" token="" description="T7CCP1 on PT3"/>
            <bitenum id="GPIO_PCTL_PT3_CAN1TX" value="0x00007000" token="" description="CAN1TX on PT3"/>
        </bitfield>
    </register>
</module>
