// Seed: 1893877507
module module_0 ();
  wire id_2;
  reg  id_3;
  initial assume (id_2);
  id_4(
      .id_0(id_1), .id_1(1), .id_2(1), .id_3(1 == {id_3, |id_1, 1 < id_3}), .id_4(1'b0), .id_5(1)
  );
  reg id_5 = id_3, id_6;
  always @(negedge id_1) begin
    id_3 <= 1;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output wire  id_5,
    output wire  id_6,
    input  tri   id_7,
    output tri0  id_8
);
  wire id_10;
  reg id_11, id_12, id_13;
  assign id_6 = 1'b0;
  reg id_14;
  module_0();
  always id_13 <= #id_7 "" + id_1 + id_7 - 1 - 1;
  assign id_11 = id_14;
endmodule
