assert -name propertyT1P1 {(__START__) ##[0:$]((m1.first_time == 1) && (1 == 1)) |=> (1 == 1) until (((m1.alu_op == 1) && (m1.wr_sfr == 1)) || ((m1.alu_op == 5) && (m1.wr_sfr == 1)) || ((m1.alu_op == 2) && (m1.wr_sfr == 1)) || ((m1.alu_op == 7) && (m1.wr_sfr == 1)) || ((m1.alu_op == 9) && (m1.wr_sfr == 1)) || ((m1.alu_op == 6) && (m1.wr_sfr == 1)) || ((m1.alu_op == 14) && (m1.wr_sfr == 1)) || ((m1.alu_op == 8) && (m1.wr_sfr == 1)) || ((m1.alu_op == 15) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 10) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 11) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 12) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 13) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 3) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 4) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || (m1.wr_sfr || (m1.wr_o && (m1.wr_addr[7] == 1) && (m1.wr_ind == 0))) || (m1.wr_o && m1.wr_ind) || (m1.wr_sfr || (m1.wr_o && (m1.wr_addr[7] == 0) && (m1.wr_ind == 0))))}
assert -name propertyT1P2 {(__START__) ##[0:$]((m1.first_time == 1) && (1 == 1)) |=> (__m42__) until (((m1.alu_op == 1) && (m1.wr_sfr == 1)) || ((m1.alu_op == 5) && (m1.wr_sfr == 1)) || ((m1.alu_op == 2) && (m1.wr_sfr == 1)) || ((m1.alu_op == 7) && (m1.wr_sfr == 1)) || ((m1.alu_op == 9) && (m1.wr_sfr == 1)) || ((m1.alu_op == 6) && (m1.wr_sfr == 1)) || ((m1.alu_op == 14) && (m1.wr_sfr == 1)) || ((m1.alu_op == 8) && (m1.wr_sfr == 1)) || ((m1.alu_op == 15) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 10) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 11) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 12) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 13) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 3) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || ((m1.alu_op == 4) && ((m1.wr_sfr == 1) || (m1.wr_sfr == 2) || (m1.wr_sfr == 3) || (m1.wr_sfr == 0))) || (m1.wr_sfr || (m1.wr_o && (m1.wr_addr[7] == 1) && (m1.wr_ind == 0))) || (m1.wr_o && m1.wr_ind) || (m1.wr_sfr || (m1.wr_o && (m1.wr_addr[7] == 0) && (m1.wr_ind == 0))))}
