

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_33_4'
================================================================
* Date:           Sun Feb  1 19:42:39 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.845 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.141 us|  0.141 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_4  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:33]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_1"   --->   Operation 8 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln33 = store i7 0, i7 %j" [top.cpp:33]   --->   Operation 9 'store' 'store_ln33' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body23"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:33]   --->   Operation 12 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 6" [top.cpp:33]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %tmp, void %for.body23.split, void %for.end30.exitStub" [top.cpp:33]   --->   Operation 14 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j_2, i32 3, i32 5" [top.cpp:33]   --->   Operation 15 'partselect' 'lshr_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_107 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %i_1_read, i3 %lshr_ln2" [top.cpp:36]   --->   Operation 16 'bitconcatenate' 'tmp_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i11 %tmp_107" [top.cpp:36]   --->   Operation 17 'zext' 'zext_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 18 'getelementptr' 'A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.35ns)   --->   "%A_1_load = load i11 %A_1_addr" [top.cpp:36]   --->   Operation 19 'load' 'A_1_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 20 [1/1] (0.89ns)   --->   "%add_ln33 = add i7 %j_2, i7 8" [top.cpp:33]   --->   Operation 20 'add' 'add_ln33' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln33 = store i7 %add_ln33, i7 %j" [top.cpp:33]   --->   Operation 21 'store' 'store_ln33' <Predicate = (!tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%A_1_addr_45 = getelementptr i24 %A_1_20, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 22 'getelementptr' 'A_1_addr_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 23 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 24 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 25 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 26 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 27 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 28 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i11 %A_1_addr" [top.cpp:36]   --->   Operation 29 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 30 [2/2] (1.35ns)   --->   "%A_1_load_46 = load i11 %A_1_addr_45" [top.cpp:36]   --->   Operation 30 'load' 'A_1_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 31 [2/2] (1.35ns)   --->   "%A_2_load = load i11 %A_2_addr" [top.cpp:36]   --->   Operation 31 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 32 [2/2] (1.35ns)   --->   "%A_3_load = load i11 %A_3_addr" [top.cpp:36]   --->   Operation 32 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 33 [2/2] (1.35ns)   --->   "%A_4_load = load i11 %A_4_addr" [top.cpp:36]   --->   Operation 33 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 34 [2/2] (1.35ns)   --->   "%A_5_load = load i11 %A_5_addr" [top.cpp:36]   --->   Operation 34 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 35 [2/2] (1.35ns)   --->   "%A_6_load = load i11 %A_6_addr" [top.cpp:36]   --->   Operation 35 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 36 [2/2] (1.35ns)   --->   "%A_7_load = load i11 %A_7_addr" [top.cpp:36]   --->   Operation 36 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%p_load2 = load i24 %empty"   --->   Operation 138 'load' 'p_load2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load2"   --->   Operation 139 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 12.8>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:36]   --->   Operation 37 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:34]   --->   Operation 38 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [top.cpp:33]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [top.cpp:33]   --->   Operation 40 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i24 %p_load" [top.cpp:36]   --->   Operation 41 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i24 %A_1_load" [top.cpp:36]   --->   Operation 42 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.10ns)   --->   "%add_ln36 = add i24 %A_1_load, i24 %p_load" [top.cpp:36]   --->   Operation 43 'add' 'add_ln36' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.10ns)   --->   "%add_ln36_1 = add i25 %sext_ln36_1, i25 %sext_ln36" [top.cpp:36]   --->   Operation 44 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_1, i32 24" [top.cpp:36]   --->   Operation 45 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36, i32 23" [top.cpp:36]   --->   Operation 46 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_1)   --->   "%xor_ln36 = xor i1 %tmp_167, i1 1" [top.cpp:36]   --->   Operation 47 'xor' 'xor_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_1)   --->   "%and_ln36 = and i1 %tmp_168, i1 %xor_ln36" [top.cpp:36]   --->   Operation 48 'and' 'and_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_1)   --->   "%xor_ln36_1 = xor i1 %tmp_167, i1 %tmp_168" [top.cpp:36]   --->   Operation 49 'xor' 'xor_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_1)   --->   "%select_ln36 = select i1 %and_ln36, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 50 'select' 'select_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_1 = select i1 %xor_ln36_1, i24 %select_ln36, i24 %add_ln36" [top.cpp:36]   --->   Operation 51 'select' 'select_ln36_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i24 %select_ln36_1" [top.cpp:36]   --->   Operation 52 'sext' 'sext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load_46 = load i11 %A_1_addr_45" [top.cpp:36]   --->   Operation 53 'load' 'A_1_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i24 %A_1_load_46" [top.cpp:36]   --->   Operation 54 'sext' 'sext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.10ns)   --->   "%add_ln36_2 = add i24 %A_1_load_46, i24 %select_ln36_1" [top.cpp:36]   --->   Operation 55 'add' 'add_ln36_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.10ns)   --->   "%add_ln36_3 = add i25 %sext_ln36_2, i25 %sext_ln36_3" [top.cpp:36]   --->   Operation 56 'add' 'add_ln36_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_3, i32 24" [top.cpp:36]   --->   Operation 57 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_2, i32 23" [top.cpp:36]   --->   Operation 58 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%xor_ln36_2 = xor i1 %tmp_169, i1 1" [top.cpp:36]   --->   Operation 59 'xor' 'xor_ln36_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%and_ln36_1 = and i1 %tmp_170, i1 %xor_ln36_2" [top.cpp:36]   --->   Operation 60 'and' 'and_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%xor_ln36_3 = xor i1 %tmp_169, i1 %tmp_170" [top.cpp:36]   --->   Operation 61 'xor' 'xor_ln36_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%select_ln36_2 = select i1 %and_ln36_1, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 62 'select' 'select_ln36_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_3 = select i1 %xor_ln36_3, i24 %select_ln36_2, i24 %add_ln36_2" [top.cpp:36]   --->   Operation 63 'select' 'select_ln36_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln36_4 = sext i24 %select_ln36_3" [top.cpp:36]   --->   Operation 64 'sext' 'sext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i11 %A_2_addr" [top.cpp:36]   --->   Operation 65 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln36_5 = sext i24 %A_2_load" [top.cpp:36]   --->   Operation 66 'sext' 'sext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.10ns)   --->   "%add_ln36_4 = add i24 %A_2_load, i24 %select_ln36_3" [top.cpp:36]   --->   Operation 67 'add' 'add_ln36_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.10ns)   --->   "%add_ln36_5 = add i25 %sext_ln36_4, i25 %sext_ln36_5" [top.cpp:36]   --->   Operation 68 'add' 'add_ln36_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_5, i32 24" [top.cpp:36]   --->   Operation 69 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_4, i32 23" [top.cpp:36]   --->   Operation 70 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_5)   --->   "%xor_ln36_4 = xor i1 %tmp_171, i1 1" [top.cpp:36]   --->   Operation 71 'xor' 'xor_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_5)   --->   "%and_ln36_2 = and i1 %tmp_172, i1 %xor_ln36_4" [top.cpp:36]   --->   Operation 72 'and' 'and_ln36_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_5)   --->   "%xor_ln36_5 = xor i1 %tmp_171, i1 %tmp_172" [top.cpp:36]   --->   Operation 73 'xor' 'xor_ln36_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_5)   --->   "%select_ln36_4 = select i1 %and_ln36_2, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 74 'select' 'select_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_5 = select i1 %xor_ln36_5, i24 %select_ln36_4, i24 %add_ln36_4" [top.cpp:36]   --->   Operation 75 'select' 'select_ln36_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln36_6 = sext i24 %select_ln36_5" [top.cpp:36]   --->   Operation 76 'sext' 'sext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i11 %A_3_addr" [top.cpp:36]   --->   Operation 77 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln36_7 = sext i24 %A_3_load" [top.cpp:36]   --->   Operation 78 'sext' 'sext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.10ns)   --->   "%add_ln36_6 = add i24 %A_3_load, i24 %select_ln36_5" [top.cpp:36]   --->   Operation 79 'add' 'add_ln36_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.10ns)   --->   "%add_ln36_7 = add i25 %sext_ln36_6, i25 %sext_ln36_7" [top.cpp:36]   --->   Operation 80 'add' 'add_ln36_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_7, i32 24" [top.cpp:36]   --->   Operation 81 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_6, i32 23" [top.cpp:36]   --->   Operation 82 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_7)   --->   "%xor_ln36_6 = xor i1 %tmp_173, i1 1" [top.cpp:36]   --->   Operation 83 'xor' 'xor_ln36_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_7)   --->   "%and_ln36_3 = and i1 %tmp_174, i1 %xor_ln36_6" [top.cpp:36]   --->   Operation 84 'and' 'and_ln36_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_7)   --->   "%xor_ln36_7 = xor i1 %tmp_173, i1 %tmp_174" [top.cpp:36]   --->   Operation 85 'xor' 'xor_ln36_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_7)   --->   "%select_ln36_6 = select i1 %and_ln36_3, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 86 'select' 'select_ln36_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_7 = select i1 %xor_ln36_7, i24 %select_ln36_6, i24 %add_ln36_6" [top.cpp:36]   --->   Operation 87 'select' 'select_ln36_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln36_8 = sext i24 %select_ln36_7" [top.cpp:36]   --->   Operation 88 'sext' 'sext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_4_load = load i11 %A_4_addr" [top.cpp:36]   --->   Operation 89 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln36_9 = sext i24 %A_4_load" [top.cpp:36]   --->   Operation 90 'sext' 'sext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.10ns)   --->   "%add_ln36_8 = add i24 %A_4_load, i24 %select_ln36_7" [top.cpp:36]   --->   Operation 91 'add' 'add_ln36_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.10ns)   --->   "%add_ln36_9 = add i25 %sext_ln36_8, i25 %sext_ln36_9" [top.cpp:36]   --->   Operation 92 'add' 'add_ln36_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_9, i32 24" [top.cpp:36]   --->   Operation 93 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_8, i32 23" [top.cpp:36]   --->   Operation 94 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_9)   --->   "%xor_ln36_8 = xor i1 %tmp_175, i1 1" [top.cpp:36]   --->   Operation 95 'xor' 'xor_ln36_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_9)   --->   "%and_ln36_4 = and i1 %tmp_176, i1 %xor_ln36_8" [top.cpp:36]   --->   Operation 96 'and' 'and_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_9)   --->   "%xor_ln36_9 = xor i1 %tmp_175, i1 %tmp_176" [top.cpp:36]   --->   Operation 97 'xor' 'xor_ln36_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_9)   --->   "%select_ln36_8 = select i1 %and_ln36_4, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 98 'select' 'select_ln36_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_9 = select i1 %xor_ln36_9, i24 %select_ln36_8, i24 %add_ln36_8" [top.cpp:36]   --->   Operation 99 'select' 'select_ln36_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln36_10 = sext i24 %select_ln36_9" [top.cpp:36]   --->   Operation 100 'sext' 'sext_ln36_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_5_load = load i11 %A_5_addr" [top.cpp:36]   --->   Operation 101 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln36_11 = sext i24 %A_5_load" [top.cpp:36]   --->   Operation 102 'sext' 'sext_ln36_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.10ns)   --->   "%add_ln36_10 = add i24 %A_5_load, i24 %select_ln36_9" [top.cpp:36]   --->   Operation 103 'add' 'add_ln36_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.10ns)   --->   "%add_ln36_11 = add i25 %sext_ln36_10, i25 %sext_ln36_11" [top.cpp:36]   --->   Operation 104 'add' 'add_ln36_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_11, i32 24" [top.cpp:36]   --->   Operation 105 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_10, i32 23" [top.cpp:36]   --->   Operation 106 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_11)   --->   "%xor_ln36_10 = xor i1 %tmp_177, i1 1" [top.cpp:36]   --->   Operation 107 'xor' 'xor_ln36_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_11)   --->   "%and_ln36_5 = and i1 %tmp_178, i1 %xor_ln36_10" [top.cpp:36]   --->   Operation 108 'and' 'and_ln36_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_11)   --->   "%xor_ln36_11 = xor i1 %tmp_177, i1 %tmp_178" [top.cpp:36]   --->   Operation 109 'xor' 'xor_ln36_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_11)   --->   "%select_ln36_10 = select i1 %and_ln36_5, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 110 'select' 'select_ln36_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_11 = select i1 %xor_ln36_11, i24 %select_ln36_10, i24 %add_ln36_10" [top.cpp:36]   --->   Operation 111 'select' 'select_ln36_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln36_12 = sext i24 %select_ln36_11" [top.cpp:36]   --->   Operation 112 'sext' 'sext_ln36_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_6_load = load i11 %A_6_addr" [top.cpp:36]   --->   Operation 113 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln36_13 = sext i24 %A_6_load" [top.cpp:36]   --->   Operation 114 'sext' 'sext_ln36_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.10ns)   --->   "%add_ln36_12 = add i24 %A_6_load, i24 %select_ln36_11" [top.cpp:36]   --->   Operation 115 'add' 'add_ln36_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.10ns)   --->   "%add_ln36_13 = add i25 %sext_ln36_12, i25 %sext_ln36_13" [top.cpp:36]   --->   Operation 116 'add' 'add_ln36_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_13, i32 24" [top.cpp:36]   --->   Operation 117 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_12, i32 23" [top.cpp:36]   --->   Operation 118 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_13)   --->   "%xor_ln36_12 = xor i1 %tmp_179, i1 1" [top.cpp:36]   --->   Operation 119 'xor' 'xor_ln36_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_13)   --->   "%and_ln36_6 = and i1 %tmp_180, i1 %xor_ln36_12" [top.cpp:36]   --->   Operation 120 'and' 'and_ln36_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_13)   --->   "%xor_ln36_13 = xor i1 %tmp_179, i1 %tmp_180" [top.cpp:36]   --->   Operation 121 'xor' 'xor_ln36_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_13)   --->   "%select_ln36_12 = select i1 %and_ln36_6, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 122 'select' 'select_ln36_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_13 = select i1 %xor_ln36_13, i24 %select_ln36_12, i24 %add_ln36_12" [top.cpp:36]   --->   Operation 123 'select' 'select_ln36_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln36_14 = sext i24 %select_ln36_13" [top.cpp:36]   --->   Operation 124 'sext' 'sext_ln36_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_7_load = load i11 %A_7_addr" [top.cpp:36]   --->   Operation 125 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln36_15 = sext i24 %A_7_load" [top.cpp:36]   --->   Operation 126 'sext' 'sext_ln36_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.10ns)   --->   "%add_ln36_14 = add i24 %A_7_load, i24 %select_ln36_13" [top.cpp:36]   --->   Operation 127 'add' 'add_ln36_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (1.10ns)   --->   "%add_ln36_15 = add i25 %sext_ln36_14, i25 %sext_ln36_15" [top.cpp:36]   --->   Operation 128 'add' 'add_ln36_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_15, i32 24" [top.cpp:36]   --->   Operation 129 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_14, i32 23" [top.cpp:36]   --->   Operation 130 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_15)   --->   "%xor_ln36_14 = xor i1 %tmp_181, i1 1" [top.cpp:36]   --->   Operation 131 'xor' 'xor_ln36_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_15)   --->   "%and_ln36_7 = and i1 %tmp_182, i1 %xor_ln36_14" [top.cpp:36]   --->   Operation 132 'and' 'and_ln36_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_15)   --->   "%xor_ln36_15 = xor i1 %tmp_181, i1 %tmp_182" [top.cpp:36]   --->   Operation 133 'xor' 'xor_ln36_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_15)   --->   "%select_ln36_14 = select i1 %and_ln36_7, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 134 'select' 'select_ln36_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_15 = select i1 %xor_ln36_15, i24 %select_ln36_14, i24 %add_ln36_14" [top.cpp:36]   --->   Operation 135 'select' 'select_ln36_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.48ns)   --->   "%store_ln36 = store i24 %select_ln36_15, i24 %empty" [top.cpp:36]   --->   Operation 136 'store' 'store_ln36' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body23" [top.cpp:33]   --->   Operation 137 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln33', top.cpp:33) of constant 0 on local variable 'j', top.cpp:33 [14]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:33) on local variable 'j', top.cpp:33 [18]  (0.000 ns)
	'add' operation 7 bit ('add_ln33', top.cpp:33) [133]  (0.897 ns)
	'store' operation 0 bit ('store_ln33', top.cpp:33) of variable 'add_ln33', top.cpp:33 on local variable 'j', top.cpp:33 [134]  (0.489 ns)

 <State 2>: 1.352ns
The critical path consists of the following:
	'load' operation 24 bit ('A_1_load', top.cpp:36) on array 'A_1' [38]  (1.352 ns)

 <State 3>: 12.845ns
The critical path consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:36) on local variable 'empty' [22]  (0.000 ns)
	'add' operation 24 bit ('add_ln36', top.cpp:36) [40]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_1', top.cpp:36) [48]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_2', top.cpp:36) [52]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_3', top.cpp:36) [60]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_4', top.cpp:36) [64]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_5', top.cpp:36) [72]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_6', top.cpp:36) [76]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_7', top.cpp:36) [84]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_8', top.cpp:36) [88]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_9', top.cpp:36) [96]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_10', top.cpp:36) [100]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_11', top.cpp:36) [108]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_12', top.cpp:36) [112]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_13', top.cpp:36) [120]  (0.435 ns)
	'add' operation 24 bit ('add_ln36_14', top.cpp:36) [124]  (1.110 ns)
	'select' operation 24 bit ('select_ln36_15', top.cpp:36) [132]  (0.435 ns)
	'store' operation 0 bit ('store_ln36', top.cpp:36) of variable 'select_ln36_15', top.cpp:36 on local variable 'empty' [135]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
