digraph "CFG for '_Z23test_launch_cuda_nativePfS_iiiii' function" {
	label="CFG for '_Z23test_launch_cuda_nativePfS_iiiii' function";

	Node0x64c72d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !5, !invariant.load !6\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = add i32 %15, %8\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !5, !invariant.load !6\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = add i32 %23, %17\l  %25 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !4\l  %26 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %27 = getelementptr i8, i8 addrspace(4)* %10, i64 8\l  %28 = bitcast i8 addrspace(4)* %27 to i16 addrspace(4)*\l  %29 = load i16, i16 addrspace(4)* %28, align 4, !range !5, !invariant.load !6\l  %30 = zext i16 %29 to i32\l  %31 = mul i32 %26, %30\l  %32 = add i32 %31, %25\l  %33 = icmp slt i32 %16, %3\l  %34 = icmp slt i32 %24, %4\l  %35 = select i1 %33, i1 %34, i1 false\l  %36 = icmp slt i32 %32, %5\l  %37 = select i1 %35, i1 %36, i1 false\l  br i1 %37, label %38, label %551\l|{<s0>T|<s1>F}}"];
	Node0x64c72d0:s0 -> Node0x64c91c0;
	Node0x64c72d0:s1 -> Node0x64cb800;
	Node0x64c91c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%38:\l38:                                               \l  %39 = mul nsw i32 %32, %2\l  %40 = mul nsw i32 %24, %3\l  %41 = add i32 %40, %16\l  %42 = add i32 %41, %39\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %0, i64 %43\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %46 = getelementptr inbounds float, float addrspace(1)* %1, i64 %43\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %48 = add nsw i32 %42, %6\l  %49 = sext i32 %48 to i64\l  %50 = getelementptr inbounds float, float addrspace(1)* %1, i64 %49\l  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %52 = shl nsw i32 %6, 1\l  %53 = add nsw i32 %42, %52\l  %54 = sext i32 %53 to i64\l  %55 = getelementptr inbounds float, float addrspace(1)* %1, i64 %54\l  %56 = load float, float addrspace(1)* %55, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %57 = fpext float %45 to double\l  %58 = fpext float %47 to double\l  %59 = fpext float %51 to double\l  %60 = fpext float %56 to double\l  %61 = tail call i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr()\l  %62 = getelementptr inbounds i8, i8 addrspace(4)* %61, i64 24\l  %63 = bitcast i8 addrspace(4)* %62 to i64 addrspace(4)*\l  %64 = load i64, i64 addrspace(4)* %63, align 8, !tbaa !11\l  %65 = inttoptr i64 %64 to i8 addrspace(1)*\l  %66 = addrspacecast i8 addrspace(1)* %65 to i8*\l  %67 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %66,\l... i64 noundef 33, i64 noundef 0, i64 noundef 0, i64 noundef 0, i64 noundef 0,\l... i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  %68 = extractelement \<2 x i64\> %67, i64 0\l  br i1 icmp eq (i8* addrspacecast (i8 addrspace(4)* getelementptr inbounds\l... ([65 x i8], [65 x i8] addrspace(4)* @.str, i64 0, i64 0) to i8*), i8* null),\l... label %69, label %73\l|{<s0>T|<s1>F}}"];
	Node0x64c91c0:s0 -> Node0x64cdd40;
	Node0x64c91c0:s1 -> Node0x64ce730;
	Node0x64cdd40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%69:\l69:                                               \l  %70 = and i64 %68, -225\l  %71 = or i64 %70, 32\l  %72 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %66,\l... i64 noundef %71, i64 noundef 0, i64 noundef 0, i64 noundef 0, i64 noundef 0,\l... i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  br label %514\l}"];
	Node0x64cdd40 -> Node0x64ce9f0;
	Node0x64ce730 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%73:\l73:                                               \l  %74 = and i64 %68, 2\l  %75 = and i64 %68, -3\l  %76 = insertelement \<2 x i64\> \<i64 poison, i64 0\>, i64 %75, i64 0\l  br label %77\l}"];
	Node0x64ce730 -> Node0x64cf590;
	Node0x64cf590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%77:\l77:                                               \l  %78 = phi i64 [ select (i1 icmp eq (i8* addrspacecast (i8 addrspace(4)*\l... getelementptr inbounds ([65 x i8], [65 x i8] addrspace(4)* @.str, i64 0, i64\l... 0) to i8*), i8* null), i64 0, i64 add (i64 ptrtoint (i8* addrspacecast (i8\l... addrspace(4)* getelementptr inbounds ([65 x i8], [65 x i8] addrspace(4)*\l... @.str, i64 0, i64 64) to i8*) to i64), i64 add (i64 sub (i64 0, i64 ptrtoint\l... ([65 x i8]* addrspacecast ([65 x i8] addrspace(4)* @.str to [65 x i8]*) to\l... i64)), i64 1))), %73 ], [ %511, %503 ]\l  %79 = phi i8 addrspace(4)* [ getelementptr inbounds ([65 x i8], [65 x i8]\l... addrspace(4)* @.str, i64 0, i64 0), %73 ], [ %512, %503 ]\l  %80 = phi \<2 x i64\> [ %76, %73 ], [ %510, %503 ]\l  %81 = icmp ugt i64 %78, 56\l  %82 = extractelement \<2 x i64\> %80, i64 0\l  %83 = or i64 %82, %74\l  %84 = insertelement \<2 x i64\> poison, i64 %83, i64 0\l  %85 = select i1 %81, \<2 x i64\> %80, \<2 x i64\> %84\l  %86 = tail call i64 @llvm.umin.i64(i64 %78, i64 56)\l  %87 = trunc i64 %86 to i32\l  %88 = extractelement \<2 x i64\> %85, i64 0\l  %89 = icmp ugt i32 %87, 7\l  br i1 %89, label %92, label %90\l|{<s0>T|<s1>F}}"];
	Node0x64cf590:s0 -> Node0x64d0500;
	Node0x64cf590:s1 -> Node0x64d0590;
	Node0x64d0590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%90:\l90:                                               \l  %91 = icmp eq i32 %87, 0\l  br i1 %91, label %145, label %132\l|{<s0>T|<s1>F}}"];
	Node0x64d0590:s0 -> Node0x64d0790;
	Node0x64d0590:s1 -> Node0x64d07e0;
	Node0x64d0500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%92:\l92:                                               \l  %93 = load i8, i8 addrspace(4)* %79, align 1, !tbaa !15\l  %94 = zext i8 %93 to i64\l  %95 = getelementptr inbounds i8, i8 addrspace(4)* %79, i64 1\l  %96 = load i8, i8 addrspace(4)* %95, align 1, !tbaa !15\l  %97 = zext i8 %96 to i64\l  %98 = shl nuw nsw i64 %97, 8\l  %99 = or i64 %98, %94\l  %100 = getelementptr inbounds i8, i8 addrspace(4)* %79, i64 2\l  %101 = load i8, i8 addrspace(4)* %100, align 1, !tbaa !15\l  %102 = zext i8 %101 to i64\l  %103 = shl nuw nsw i64 %102, 16\l  %104 = or i64 %99, %103\l  %105 = getelementptr inbounds i8, i8 addrspace(4)* %79, i64 3\l  %106 = load i8, i8 addrspace(4)* %105, align 1, !tbaa !15\l  %107 = zext i8 %106 to i64\l  %108 = shl nuw nsw i64 %107, 24\l  %109 = or i64 %104, %108\l  %110 = getelementptr inbounds i8, i8 addrspace(4)* %79, i64 4\l  %111 = load i8, i8 addrspace(4)* %110, align 1, !tbaa !15\l  %112 = zext i8 %111 to i64\l  %113 = shl nuw nsw i64 %112, 32\l  %114 = or i64 %109, %113\l  %115 = getelementptr inbounds i8, i8 addrspace(4)* %79, i64 5\l  %116 = load i8, i8 addrspace(4)* %115, align 1, !tbaa !15\l  %117 = zext i8 %116 to i64\l  %118 = shl nuw nsw i64 %117, 40\l  %119 = or i64 %114, %118\l  %120 = getelementptr inbounds i8, i8 addrspace(4)* %79, i64 6\l  %121 = load i8, i8 addrspace(4)* %120, align 1, !tbaa !15\l  %122 = zext i8 %121 to i64\l  %123 = shl nuw nsw i64 %122, 48\l  %124 = or i64 %119, %123\l  %125 = getelementptr inbounds i8, i8 addrspace(4)* %79, i64 7\l  %126 = load i8, i8 addrspace(4)* %125, align 1, !tbaa !15\l  %127 = zext i8 %126 to i64\l  %128 = shl nuw i64 %127, 56\l  %129 = or i64 %124, %128\l  %130 = add nsw i32 %87, -8\l  %131 = getelementptr inbounds i8, i8 addrspace(4)* %79, i64 8\l  br label %145\l}"];
	Node0x64d0500 -> Node0x64d0790;
	Node0x64d07e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%132:\l132:                                              \l  %133 = phi i32 [ %143, %132 ], [ 0, %90 ]\l  %134 = phi i64 [ %142, %132 ], [ 0, %90 ]\l  %135 = zext i32 %133 to i64\l  %136 = getelementptr inbounds i8, i8 addrspace(4)* %79, i64 %135\l  %137 = load i8, i8 addrspace(4)* %136, align 1, !tbaa !15\l  %138 = zext i8 %137 to i64\l  %139 = shl i32 %133, 3\l  %140 = zext i32 %139 to i64\l  %141 = shl nuw i64 %138, %140\l  %142 = or i64 %141, %134\l  %143 = add nuw nsw i32 %133, 1\l  %144 = icmp eq i32 %143, %87\l  br i1 %144, label %145, label %132, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x64d07e0:s0 -> Node0x64d0790;
	Node0x64d07e0:s1 -> Node0x64d07e0;
	Node0x64d0790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%145:\l145:                                              \l  %146 = phi i8 addrspace(4)* [ %131, %92 ], [ %79, %90 ], [ %79, %132 ]\l  %147 = phi i32 [ %130, %92 ], [ 0, %90 ], [ 0, %132 ]\l  %148 = phi i64 [ %129, %92 ], [ 0, %90 ], [ %142, %132 ]\l  %149 = icmp ugt i32 %147, 7\l  br i1 %149, label %152, label %150\l|{<s0>T|<s1>F}}"];
	Node0x64d0790:s0 -> Node0x64d3630;
	Node0x64d0790:s1 -> Node0x64d3680;
	Node0x64d3680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%150:\l150:                                              \l  %151 = icmp eq i32 %147, 0\l  br i1 %151, label %205, label %192\l|{<s0>T|<s1>F}}"];
	Node0x64d3680:s0 -> Node0x64d3850;
	Node0x64d3680:s1 -> Node0x64d38a0;
	Node0x64d3630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%152:\l152:                                              \l  %153 = load i8, i8 addrspace(4)* %146, align 1, !tbaa !15\l  %154 = zext i8 %153 to i64\l  %155 = getelementptr inbounds i8, i8 addrspace(4)* %146, i64 1\l  %156 = load i8, i8 addrspace(4)* %155, align 1, !tbaa !15\l  %157 = zext i8 %156 to i64\l  %158 = shl nuw nsw i64 %157, 8\l  %159 = or i64 %158, %154\l  %160 = getelementptr inbounds i8, i8 addrspace(4)* %146, i64 2\l  %161 = load i8, i8 addrspace(4)* %160, align 1, !tbaa !15\l  %162 = zext i8 %161 to i64\l  %163 = shl nuw nsw i64 %162, 16\l  %164 = or i64 %159, %163\l  %165 = getelementptr inbounds i8, i8 addrspace(4)* %146, i64 3\l  %166 = load i8, i8 addrspace(4)* %165, align 1, !tbaa !15\l  %167 = zext i8 %166 to i64\l  %168 = shl nuw nsw i64 %167, 24\l  %169 = or i64 %164, %168\l  %170 = getelementptr inbounds i8, i8 addrspace(4)* %146, i64 4\l  %171 = load i8, i8 addrspace(4)* %170, align 1, !tbaa !15\l  %172 = zext i8 %171 to i64\l  %173 = shl nuw nsw i64 %172, 32\l  %174 = or i64 %169, %173\l  %175 = getelementptr inbounds i8, i8 addrspace(4)* %146, i64 5\l  %176 = load i8, i8 addrspace(4)* %175, align 1, !tbaa !15\l  %177 = zext i8 %176 to i64\l  %178 = shl nuw nsw i64 %177, 40\l  %179 = or i64 %174, %178\l  %180 = getelementptr inbounds i8, i8 addrspace(4)* %146, i64 6\l  %181 = load i8, i8 addrspace(4)* %180, align 1, !tbaa !15\l  %182 = zext i8 %181 to i64\l  %183 = shl nuw nsw i64 %182, 48\l  %184 = or i64 %179, %183\l  %185 = getelementptr inbounds i8, i8 addrspace(4)* %146, i64 7\l  %186 = load i8, i8 addrspace(4)* %185, align 1, !tbaa !15\l  %187 = zext i8 %186 to i64\l  %188 = shl nuw i64 %187, 56\l  %189 = or i64 %184, %188\l  %190 = add nsw i32 %147, -8\l  %191 = getelementptr inbounds i8, i8 addrspace(4)* %146, i64 8\l  br label %205\l}"];
	Node0x64d3630 -> Node0x64d3850;
	Node0x64d38a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%192:\l192:                                              \l  %193 = phi i32 [ %203, %192 ], [ 0, %150 ]\l  %194 = phi i64 [ %202, %192 ], [ 0, %150 ]\l  %195 = zext i32 %193 to i64\l  %196 = getelementptr inbounds i8, i8 addrspace(4)* %146, i64 %195\l  %197 = load i8, i8 addrspace(4)* %196, align 1, !tbaa !15\l  %198 = zext i8 %197 to i64\l  %199 = shl i32 %193, 3\l  %200 = zext i32 %199 to i64\l  %201 = shl nuw i64 %198, %200\l  %202 = or i64 %201, %194\l  %203 = add nuw nsw i32 %193, 1\l  %204 = icmp eq i32 %203, %147\l  br i1 %204, label %205, label %192\l|{<s0>T|<s1>F}}"];
	Node0x64d38a0:s0 -> Node0x64d3850;
	Node0x64d38a0:s1 -> Node0x64d38a0;
	Node0x64d3850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%205:\l205:                                              \l  %206 = phi i8 addrspace(4)* [ %191, %152 ], [ %146, %150 ], [ %146, %192 ]\l  %207 = phi i32 [ %190, %152 ], [ 0, %150 ], [ 0, %192 ]\l  %208 = phi i64 [ %189, %152 ], [ 0, %150 ], [ %202, %192 ]\l  %209 = icmp ugt i32 %207, 7\l  br i1 %209, label %212, label %210\l|{<s0>T|<s1>F}}"];
	Node0x64d3850:s0 -> Node0x64d5930;
	Node0x64d3850:s1 -> Node0x64d5980;
	Node0x64d5980 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%210:\l210:                                              \l  %211 = icmp eq i32 %207, 0\l  br i1 %211, label %265, label %252\l|{<s0>T|<s1>F}}"];
	Node0x64d5980:s0 -> Node0x64d5b10;
	Node0x64d5980:s1 -> Node0x64d5b60;
	Node0x64d5930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%212:\l212:                                              \l  %213 = load i8, i8 addrspace(4)* %206, align 1, !tbaa !15\l  %214 = zext i8 %213 to i64\l  %215 = getelementptr inbounds i8, i8 addrspace(4)* %206, i64 1\l  %216 = load i8, i8 addrspace(4)* %215, align 1, !tbaa !15\l  %217 = zext i8 %216 to i64\l  %218 = shl nuw nsw i64 %217, 8\l  %219 = or i64 %218, %214\l  %220 = getelementptr inbounds i8, i8 addrspace(4)* %206, i64 2\l  %221 = load i8, i8 addrspace(4)* %220, align 1, !tbaa !15\l  %222 = zext i8 %221 to i64\l  %223 = shl nuw nsw i64 %222, 16\l  %224 = or i64 %219, %223\l  %225 = getelementptr inbounds i8, i8 addrspace(4)* %206, i64 3\l  %226 = load i8, i8 addrspace(4)* %225, align 1, !tbaa !15\l  %227 = zext i8 %226 to i64\l  %228 = shl nuw nsw i64 %227, 24\l  %229 = or i64 %224, %228\l  %230 = getelementptr inbounds i8, i8 addrspace(4)* %206, i64 4\l  %231 = load i8, i8 addrspace(4)* %230, align 1, !tbaa !15\l  %232 = zext i8 %231 to i64\l  %233 = shl nuw nsw i64 %232, 32\l  %234 = or i64 %229, %233\l  %235 = getelementptr inbounds i8, i8 addrspace(4)* %206, i64 5\l  %236 = load i8, i8 addrspace(4)* %235, align 1, !tbaa !15\l  %237 = zext i8 %236 to i64\l  %238 = shl nuw nsw i64 %237, 40\l  %239 = or i64 %234, %238\l  %240 = getelementptr inbounds i8, i8 addrspace(4)* %206, i64 6\l  %241 = load i8, i8 addrspace(4)* %240, align 1, !tbaa !15\l  %242 = zext i8 %241 to i64\l  %243 = shl nuw nsw i64 %242, 48\l  %244 = or i64 %239, %243\l  %245 = getelementptr inbounds i8, i8 addrspace(4)* %206, i64 7\l  %246 = load i8, i8 addrspace(4)* %245, align 1, !tbaa !15\l  %247 = zext i8 %246 to i64\l  %248 = shl nuw i64 %247, 56\l  %249 = or i64 %244, %248\l  %250 = add nsw i32 %207, -8\l  %251 = getelementptr inbounds i8, i8 addrspace(4)* %206, i64 8\l  br label %265\l}"];
	Node0x64d5930 -> Node0x64d5b10;
	Node0x64d5b60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%252:\l252:                                              \l  %253 = phi i32 [ %263, %252 ], [ 0, %210 ]\l  %254 = phi i64 [ %262, %252 ], [ 0, %210 ]\l  %255 = zext i32 %253 to i64\l  %256 = getelementptr inbounds i8, i8 addrspace(4)* %206, i64 %255\l  %257 = load i8, i8 addrspace(4)* %256, align 1, !tbaa !15\l  %258 = zext i8 %257 to i64\l  %259 = shl i32 %253, 3\l  %260 = zext i32 %259 to i64\l  %261 = shl nuw i64 %258, %260\l  %262 = or i64 %261, %254\l  %263 = add nuw nsw i32 %253, 1\l  %264 = icmp eq i32 %263, %207\l  br i1 %264, label %265, label %252\l|{<s0>T|<s1>F}}"];
	Node0x64d5b60:s0 -> Node0x64d5b10;
	Node0x64d5b60:s1 -> Node0x64d5b60;
	Node0x64d5b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%265:\l265:                                              \l  %266 = phi i8 addrspace(4)* [ %251, %212 ], [ %206, %210 ], [ %206, %252 ]\l  %267 = phi i32 [ %250, %212 ], [ 0, %210 ], [ 0, %252 ]\l  %268 = phi i64 [ %249, %212 ], [ 0, %210 ], [ %262, %252 ]\l  %269 = icmp ugt i32 %267, 7\l  br i1 %269, label %272, label %270\l|{<s0>T|<s1>F}}"];
	Node0x64d5b10:s0 -> Node0x64d83c0;
	Node0x64d5b10:s1 -> Node0x64d8410;
	Node0x64d8410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%270:\l270:                                              \l  %271 = icmp eq i32 %267, 0\l  br i1 %271, label %325, label %312\l|{<s0>T|<s1>F}}"];
	Node0x64d8410:s0 -> Node0x64d85a0;
	Node0x64d8410:s1 -> Node0x64d85f0;
	Node0x64d83c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%272:\l272:                                              \l  %273 = load i8, i8 addrspace(4)* %266, align 1, !tbaa !15\l  %274 = zext i8 %273 to i64\l  %275 = getelementptr inbounds i8, i8 addrspace(4)* %266, i64 1\l  %276 = load i8, i8 addrspace(4)* %275, align 1, !tbaa !15\l  %277 = zext i8 %276 to i64\l  %278 = shl nuw nsw i64 %277, 8\l  %279 = or i64 %278, %274\l  %280 = getelementptr inbounds i8, i8 addrspace(4)* %266, i64 2\l  %281 = load i8, i8 addrspace(4)* %280, align 1, !tbaa !15\l  %282 = zext i8 %281 to i64\l  %283 = shl nuw nsw i64 %282, 16\l  %284 = or i64 %279, %283\l  %285 = getelementptr inbounds i8, i8 addrspace(4)* %266, i64 3\l  %286 = load i8, i8 addrspace(4)* %285, align 1, !tbaa !15\l  %287 = zext i8 %286 to i64\l  %288 = shl nuw nsw i64 %287, 24\l  %289 = or i64 %284, %288\l  %290 = getelementptr inbounds i8, i8 addrspace(4)* %266, i64 4\l  %291 = load i8, i8 addrspace(4)* %290, align 1, !tbaa !15\l  %292 = zext i8 %291 to i64\l  %293 = shl nuw nsw i64 %292, 32\l  %294 = or i64 %289, %293\l  %295 = getelementptr inbounds i8, i8 addrspace(4)* %266, i64 5\l  %296 = load i8, i8 addrspace(4)* %295, align 1, !tbaa !15\l  %297 = zext i8 %296 to i64\l  %298 = shl nuw nsw i64 %297, 40\l  %299 = or i64 %294, %298\l  %300 = getelementptr inbounds i8, i8 addrspace(4)* %266, i64 6\l  %301 = load i8, i8 addrspace(4)* %300, align 1, !tbaa !15\l  %302 = zext i8 %301 to i64\l  %303 = shl nuw nsw i64 %302, 48\l  %304 = or i64 %299, %303\l  %305 = getelementptr inbounds i8, i8 addrspace(4)* %266, i64 7\l  %306 = load i8, i8 addrspace(4)* %305, align 1, !tbaa !15\l  %307 = zext i8 %306 to i64\l  %308 = shl nuw i64 %307, 56\l  %309 = or i64 %304, %308\l  %310 = add nsw i32 %267, -8\l  %311 = getelementptr inbounds i8, i8 addrspace(4)* %266, i64 8\l  br label %325\l}"];
	Node0x64d83c0 -> Node0x64d85a0;
	Node0x64d85f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%312:\l312:                                              \l  %313 = phi i32 [ %323, %312 ], [ 0, %270 ]\l  %314 = phi i64 [ %322, %312 ], [ 0, %270 ]\l  %315 = zext i32 %313 to i64\l  %316 = getelementptr inbounds i8, i8 addrspace(4)* %266, i64 %315\l  %317 = load i8, i8 addrspace(4)* %316, align 1, !tbaa !15\l  %318 = zext i8 %317 to i64\l  %319 = shl i32 %313, 3\l  %320 = zext i32 %319 to i64\l  %321 = shl nuw i64 %318, %320\l  %322 = or i64 %321, %314\l  %323 = add nuw nsw i32 %313, 1\l  %324 = icmp eq i32 %323, %267\l  br i1 %324, label %325, label %312\l|{<s0>T|<s1>F}}"];
	Node0x64d85f0:s0 -> Node0x64d85a0;
	Node0x64d85f0:s1 -> Node0x64d85f0;
	Node0x64d85a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%325:\l325:                                              \l  %326 = phi i8 addrspace(4)* [ %311, %272 ], [ %266, %270 ], [ %266, %312 ]\l  %327 = phi i32 [ %310, %272 ], [ 0, %270 ], [ 0, %312 ]\l  %328 = phi i64 [ %309, %272 ], [ 0, %270 ], [ %322, %312 ]\l  %329 = icmp ugt i32 %327, 7\l  br i1 %329, label %332, label %330\l|{<s0>T|<s1>F}}"];
	Node0x64d85a0:s0 -> Node0x64c77c0;
	Node0x64d85a0:s1 -> Node0x64c7810;
	Node0x64c7810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%330:\l330:                                              \l  %331 = icmp eq i32 %327, 0\l  br i1 %331, label %385, label %372\l|{<s0>T|<s1>F}}"];
	Node0x64c7810:s0 -> Node0x64c79a0;
	Node0x64c7810:s1 -> Node0x64c79f0;
	Node0x64c77c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%332:\l332:                                              \l  %333 = load i8, i8 addrspace(4)* %326, align 1, !tbaa !15\l  %334 = zext i8 %333 to i64\l  %335 = getelementptr inbounds i8, i8 addrspace(4)* %326, i64 1\l  %336 = load i8, i8 addrspace(4)* %335, align 1, !tbaa !15\l  %337 = zext i8 %336 to i64\l  %338 = shl nuw nsw i64 %337, 8\l  %339 = or i64 %338, %334\l  %340 = getelementptr inbounds i8, i8 addrspace(4)* %326, i64 2\l  %341 = load i8, i8 addrspace(4)* %340, align 1, !tbaa !15\l  %342 = zext i8 %341 to i64\l  %343 = shl nuw nsw i64 %342, 16\l  %344 = or i64 %339, %343\l  %345 = getelementptr inbounds i8, i8 addrspace(4)* %326, i64 3\l  %346 = load i8, i8 addrspace(4)* %345, align 1, !tbaa !15\l  %347 = zext i8 %346 to i64\l  %348 = shl nuw nsw i64 %347, 24\l  %349 = or i64 %344, %348\l  %350 = getelementptr inbounds i8, i8 addrspace(4)* %326, i64 4\l  %351 = load i8, i8 addrspace(4)* %350, align 1, !tbaa !15\l  %352 = zext i8 %351 to i64\l  %353 = shl nuw nsw i64 %352, 32\l  %354 = or i64 %349, %353\l  %355 = getelementptr inbounds i8, i8 addrspace(4)* %326, i64 5\l  %356 = load i8, i8 addrspace(4)* %355, align 1, !tbaa !15\l  %357 = zext i8 %356 to i64\l  %358 = shl nuw nsw i64 %357, 40\l  %359 = or i64 %354, %358\l  %360 = getelementptr inbounds i8, i8 addrspace(4)* %326, i64 6\l  %361 = load i8, i8 addrspace(4)* %360, align 1, !tbaa !15\l  %362 = zext i8 %361 to i64\l  %363 = shl nuw nsw i64 %362, 48\l  %364 = or i64 %359, %363\l  %365 = getelementptr inbounds i8, i8 addrspace(4)* %326, i64 7\l  %366 = load i8, i8 addrspace(4)* %365, align 1, !tbaa !15\l  %367 = zext i8 %366 to i64\l  %368 = shl nuw i64 %367, 56\l  %369 = or i64 %364, %368\l  %370 = add nsw i32 %327, -8\l  %371 = getelementptr inbounds i8, i8 addrspace(4)* %326, i64 8\l  br label %385\l}"];
	Node0x64c77c0 -> Node0x64c79a0;
	Node0x64c79f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%372:\l372:                                              \l  %373 = phi i32 [ %383, %372 ], [ 0, %330 ]\l  %374 = phi i64 [ %382, %372 ], [ 0, %330 ]\l  %375 = zext i32 %373 to i64\l  %376 = getelementptr inbounds i8, i8 addrspace(4)* %326, i64 %375\l  %377 = load i8, i8 addrspace(4)* %376, align 1, !tbaa !15\l  %378 = zext i8 %377 to i64\l  %379 = shl i32 %373, 3\l  %380 = zext i32 %379 to i64\l  %381 = shl nuw i64 %378, %380\l  %382 = or i64 %381, %374\l  %383 = add nuw nsw i32 %373, 1\l  %384 = icmp eq i32 %383, %327\l  br i1 %384, label %385, label %372\l|{<s0>T|<s1>F}}"];
	Node0x64c79f0:s0 -> Node0x64c79a0;
	Node0x64c79f0:s1 -> Node0x64c79f0;
	Node0x64c79a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%385:\l385:                                              \l  %386 = phi i8 addrspace(4)* [ %371, %332 ], [ %326, %330 ], [ %326, %372 ]\l  %387 = phi i32 [ %370, %332 ], [ 0, %330 ], [ 0, %372 ]\l  %388 = phi i64 [ %369, %332 ], [ 0, %330 ], [ %382, %372 ]\l  %389 = icmp ugt i32 %387, 7\l  br i1 %389, label %392, label %390\l|{<s0>T|<s1>F}}"];
	Node0x64c79a0:s0 -> Node0x64dd280;
	Node0x64c79a0:s1 -> Node0x64dd2d0;
	Node0x64dd2d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%390:\l390:                                              \l  %391 = icmp eq i32 %387, 0\l  br i1 %391, label %445, label %432\l|{<s0>T|<s1>F}}"];
	Node0x64dd2d0:s0 -> Node0x64dd460;
	Node0x64dd2d0:s1 -> Node0x64dd4b0;
	Node0x64dd280 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%392:\l392:                                              \l  %393 = load i8, i8 addrspace(4)* %386, align 1, !tbaa !15\l  %394 = zext i8 %393 to i64\l  %395 = getelementptr inbounds i8, i8 addrspace(4)* %386, i64 1\l  %396 = load i8, i8 addrspace(4)* %395, align 1, !tbaa !15\l  %397 = zext i8 %396 to i64\l  %398 = shl nuw nsw i64 %397, 8\l  %399 = or i64 %398, %394\l  %400 = getelementptr inbounds i8, i8 addrspace(4)* %386, i64 2\l  %401 = load i8, i8 addrspace(4)* %400, align 1, !tbaa !15\l  %402 = zext i8 %401 to i64\l  %403 = shl nuw nsw i64 %402, 16\l  %404 = or i64 %399, %403\l  %405 = getelementptr inbounds i8, i8 addrspace(4)* %386, i64 3\l  %406 = load i8, i8 addrspace(4)* %405, align 1, !tbaa !15\l  %407 = zext i8 %406 to i64\l  %408 = shl nuw nsw i64 %407, 24\l  %409 = or i64 %404, %408\l  %410 = getelementptr inbounds i8, i8 addrspace(4)* %386, i64 4\l  %411 = load i8, i8 addrspace(4)* %410, align 1, !tbaa !15\l  %412 = zext i8 %411 to i64\l  %413 = shl nuw nsw i64 %412, 32\l  %414 = or i64 %409, %413\l  %415 = getelementptr inbounds i8, i8 addrspace(4)* %386, i64 5\l  %416 = load i8, i8 addrspace(4)* %415, align 1, !tbaa !15\l  %417 = zext i8 %416 to i64\l  %418 = shl nuw nsw i64 %417, 40\l  %419 = or i64 %414, %418\l  %420 = getelementptr inbounds i8, i8 addrspace(4)* %386, i64 6\l  %421 = load i8, i8 addrspace(4)* %420, align 1, !tbaa !15\l  %422 = zext i8 %421 to i64\l  %423 = shl nuw nsw i64 %422, 48\l  %424 = or i64 %419, %423\l  %425 = getelementptr inbounds i8, i8 addrspace(4)* %386, i64 7\l  %426 = load i8, i8 addrspace(4)* %425, align 1, !tbaa !15\l  %427 = zext i8 %426 to i64\l  %428 = shl nuw i64 %427, 56\l  %429 = or i64 %424, %428\l  %430 = add nsw i32 %387, -8\l  %431 = getelementptr inbounds i8, i8 addrspace(4)* %386, i64 8\l  br label %445\l}"];
	Node0x64dd280 -> Node0x64dd460;
	Node0x64dd4b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%432:\l432:                                              \l  %433 = phi i32 [ %443, %432 ], [ 0, %390 ]\l  %434 = phi i64 [ %442, %432 ], [ 0, %390 ]\l  %435 = zext i32 %433 to i64\l  %436 = getelementptr inbounds i8, i8 addrspace(4)* %386, i64 %435\l  %437 = load i8, i8 addrspace(4)* %436, align 1, !tbaa !15\l  %438 = zext i8 %437 to i64\l  %439 = shl i32 %433, 3\l  %440 = zext i32 %439 to i64\l  %441 = shl nuw i64 %438, %440\l  %442 = or i64 %441, %434\l  %443 = add nuw nsw i32 %433, 1\l  %444 = icmp eq i32 %443, %387\l  br i1 %444, label %445, label %432\l|{<s0>T|<s1>F}}"];
	Node0x64dd4b0:s0 -> Node0x64dd460;
	Node0x64dd4b0:s1 -> Node0x64dd4b0;
	Node0x64dd460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%445:\l445:                                              \l  %446 = phi i8 addrspace(4)* [ %431, %392 ], [ %386, %390 ], [ %386, %432 ]\l  %447 = phi i32 [ %430, %392 ], [ 0, %390 ], [ 0, %432 ]\l  %448 = phi i64 [ %429, %392 ], [ 0, %390 ], [ %442, %432 ]\l  %449 = icmp ugt i32 %447, 7\l  br i1 %449, label %452, label %450\l|{<s0>T|<s1>F}}"];
	Node0x64dd460:s0 -> Node0x64dfae0;
	Node0x64dd460:s1 -> Node0x64dfb30;
	Node0x64dfb30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%450:\l450:                                              \l  %451 = icmp eq i32 %447, 0\l  br i1 %451, label %503, label %490\l|{<s0>T|<s1>F}}"];
	Node0x64dfb30:s0 -> Node0x64cfa30;
	Node0x64dfb30:s1 -> Node0x64dfcc0;
	Node0x64dfae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%452:\l452:                                              \l  %453 = load i8, i8 addrspace(4)* %446, align 1, !tbaa !15\l  %454 = zext i8 %453 to i64\l  %455 = getelementptr inbounds i8, i8 addrspace(4)* %446, i64 1\l  %456 = load i8, i8 addrspace(4)* %455, align 1, !tbaa !15\l  %457 = zext i8 %456 to i64\l  %458 = shl nuw nsw i64 %457, 8\l  %459 = or i64 %458, %454\l  %460 = getelementptr inbounds i8, i8 addrspace(4)* %446, i64 2\l  %461 = load i8, i8 addrspace(4)* %460, align 1, !tbaa !15\l  %462 = zext i8 %461 to i64\l  %463 = shl nuw nsw i64 %462, 16\l  %464 = or i64 %459, %463\l  %465 = getelementptr inbounds i8, i8 addrspace(4)* %446, i64 3\l  %466 = load i8, i8 addrspace(4)* %465, align 1, !tbaa !15\l  %467 = zext i8 %466 to i64\l  %468 = shl nuw nsw i64 %467, 24\l  %469 = or i64 %464, %468\l  %470 = getelementptr inbounds i8, i8 addrspace(4)* %446, i64 4\l  %471 = load i8, i8 addrspace(4)* %470, align 1, !tbaa !15\l  %472 = zext i8 %471 to i64\l  %473 = shl nuw nsw i64 %472, 32\l  %474 = or i64 %469, %473\l  %475 = getelementptr inbounds i8, i8 addrspace(4)* %446, i64 5\l  %476 = load i8, i8 addrspace(4)* %475, align 1, !tbaa !15\l  %477 = zext i8 %476 to i64\l  %478 = shl nuw nsw i64 %477, 40\l  %479 = or i64 %474, %478\l  %480 = getelementptr inbounds i8, i8 addrspace(4)* %446, i64 6\l  %481 = load i8, i8 addrspace(4)* %480, align 1, !tbaa !15\l  %482 = zext i8 %481 to i64\l  %483 = shl nuw nsw i64 %482, 48\l  %484 = or i64 %479, %483\l  %485 = getelementptr inbounds i8, i8 addrspace(4)* %446, i64 7\l  %486 = load i8, i8 addrspace(4)* %485, align 1, !tbaa !15\l  %487 = zext i8 %486 to i64\l  %488 = shl nuw i64 %487, 56\l  %489 = or i64 %484, %488\l  br label %503\l}"];
	Node0x64dfae0 -> Node0x64cfa30;
	Node0x64dfcc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%490:\l490:                                              \l  %491 = phi i32 [ %501, %490 ], [ 0, %450 ]\l  %492 = phi i64 [ %500, %490 ], [ 0, %450 ]\l  %493 = zext i32 %491 to i64\l  %494 = getelementptr inbounds i8, i8 addrspace(4)* %446, i64 %493\l  %495 = load i8, i8 addrspace(4)* %494, align 1, !tbaa !15\l  %496 = zext i8 %495 to i64\l  %497 = shl i32 %491, 3\l  %498 = zext i32 %497 to i64\l  %499 = shl nuw i64 %496, %498\l  %500 = or i64 %499, %492\l  %501 = add nuw nsw i32 %491, 1\l  %502 = icmp eq i32 %501, %447\l  br i1 %502, label %503, label %490\l|{<s0>T|<s1>F}}"];
	Node0x64dfcc0:s0 -> Node0x64cfa30;
	Node0x64dfcc0:s1 -> Node0x64dfcc0;
	Node0x64cfa30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%503:\l503:                                              \l  %504 = phi i64 [ %489, %452 ], [ 0, %450 ], [ %500, %490 ]\l  %505 = shl nuw nsw i64 %86, 2\l  %506 = add nuw nsw i64 %505, 28\l  %507 = and i64 %506, 480\l  %508 = and i64 %88, -225\l  %509 = or i64 %508, %507\l  %510 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %66,\l... i64 noundef %509, i64 noundef %148, i64 noundef %208, i64 noundef %268, i64\l... noundef %328, i64 noundef %388, i64 noundef %448, i64 noundef %504) #10\l  %511 = sub i64 %78, %86\l  %512 = getelementptr inbounds i8, i8 addrspace(4)* %79, i64 %86\l  %513 = icmp eq i64 %511, 0\l  br i1 %513, label %514, label %77\l|{<s0>T|<s1>F}}"];
	Node0x64cfa30:s0 -> Node0x64ce9f0;
	Node0x64cfa30:s1 -> Node0x64cf590;
	Node0x64ce9f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%514:\l514:                                              \l  %515 = phi \<2 x i64\> [ %72, %69 ], [ %510, %503 ]\l  %516 = extractelement \<2 x i64\> %515, i64 0\l  %517 = zext i32 %16 to i64\l  %518 = and i64 %516, -225\l  %519 = or i64 %518, 32\l  %520 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %66,\l... i64 noundef %519, i64 noundef %517, i64 noundef 0, i64 noundef 0, i64 noundef\l... 0, i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  %521 = extractelement \<2 x i64\> %520, i64 0\l  %522 = zext i32 %24 to i64\l  %523 = and i64 %521, -225\l  %524 = or i64 %523, 32\l  %525 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %66,\l... i64 noundef %524, i64 noundef %522, i64 noundef 0, i64 noundef 0, i64 noundef\l... 0, i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  %526 = extractelement \<2 x i64\> %525, i64 0\l  %527 = zext i32 %32 to i64\l  %528 = and i64 %526, -225\l  %529 = or i64 %528, 32\l  %530 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %66,\l... i64 noundef %529, i64 noundef %527, i64 noundef 0, i64 noundef 0, i64 noundef\l... 0, i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  %531 = extractelement \<2 x i64\> %530, i64 0\l  %532 = bitcast double %57 to i64\l  %533 = and i64 %531, -225\l  %534 = or i64 %533, 32\l  %535 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %66,\l... i64 noundef %534, i64 noundef %532, i64 noundef 0, i64 noundef 0, i64 noundef\l... 0, i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  %536 = extractelement \<2 x i64\> %535, i64 0\l  %537 = bitcast double %58 to i64\l  %538 = and i64 %536, -225\l  %539 = or i64 %538, 32\l  %540 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %66,\l... i64 noundef %539, i64 noundef %537, i64 noundef 0, i64 noundef 0, i64 noundef\l... 0, i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  %541 = extractelement \<2 x i64\> %540, i64 0\l  %542 = bitcast double %59 to i64\l  %543 = and i64 %541, -225\l  %544 = or i64 %543, 32\l  %545 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %66,\l... i64 noundef %544, i64 noundef %542, i64 noundef 0, i64 noundef 0, i64 noundef\l... 0, i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  %546 = extractelement \<2 x i64\> %545, i64 0\l  %547 = bitcast double %60 to i64\l  %548 = and i64 %546, -227\l  %549 = or i64 %548, 34\l  %550 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %66,\l... i64 noundef %549, i64 noundef %547, i64 noundef 0, i64 noundef 0, i64 noundef\l... 0, i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  br label %551\l}"];
	Node0x64ce9f0 -> Node0x64cb800;
	Node0x64cb800 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%551:\l551:                                              \l  ret void\l}"];
}
