{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538107828957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538107828964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 22:10:28 2018 " "Processing started: Thu Sep 27 22:10:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538107828964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1538107828964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Lab_5 Lab_5 " "Command: quartus_sh -t c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Lab_5 Lab_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1538107828964 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Lab_5 Lab_5 " "Quartus(args): --block_on_gui Lab_5 Lab_5" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1538107828964 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1538107829254 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1538107829456 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/estadm/Documents/Taller/Lab 5/simulation/modelsim/Lab_5_run_msim_gate_systemverilog.do" {  } { { "C:/Users/estadm/Documents/Taller/Lab 5/simulation/modelsim/Lab_5_run_msim_gate_systemverilog.do" "0" { Text "C:/Users/estadm/Documents/Taller/Lab 5/simulation/modelsim/Lab_5_run_msim_gate_systemverilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/estadm/Documents/Taller/Lab 5/simulation/modelsim/Lab_5_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1538107829711 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1538107842950 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1538107842950 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do Lab_5_run_msim_gate_systemverilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do Lab_5_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -sv -work work +incdir+. \{Lab_5.svo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -sv -work work +incdir+. \{Lab_5.svo\}" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 22:10:38 on Sep 27,2018" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 22:10:38 on Sep 27,2018" 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" Lab_5.svo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" Lab_5.svo " 0 0 "Shell" 0 0 1538107842951 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module controlPintado" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module controlPintado" 0 0 "Shell" 0 0 1538107842952 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1538107842952 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1538107842952 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     controlPintado" {  } {  } 0 0 "ModelSim-Altera Info: #     controlPintado" 0 0 "Shell" 0 0 1538107842952 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 22:10:38 on Sep 27,2018, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 22:10:38 on Sep 27,2018, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1538107842952 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1538107842952 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1538107842952 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1538107843053 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/estadm/Documents/Taller/Lab 5/Lab_5_nativelink_simulation.rpt" {  } { { "C:/Users/estadm/Documents/Taller/Lab 5/Lab_5_nativelink_simulation.rpt" "0" { Text "C:/Users/estadm/Documents/Taller/Lab 5/Lab_5_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/estadm/Documents/Taller/Lab 5/Lab_5_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1538107843054 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1538107843054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538107843055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 22:10:43 2018 " "Processing ended: Thu Sep 27 22:10:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538107843055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538107843055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538107843055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1538107843055 ""}
