// Seed: 2018385366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_23;
  wire id_24;
  always id_16 <= #1 "";
  assign id_19 = 1;
  task automatic id_25(input id_26, input id_27, input id_28, input id_29);
    begin
      assert (id_13)
      else;
    end
  endtask
  assign id_20 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    output tri id_2,
    input tri1 id_3,
    input tri id_4,
    output tri id_5
    , id_18,
    output tri1 id_6,
    input tri1 id_7,
    output logic id_8,
    input wire id_9,
    input wire id_10,
    output supply0 id_11,
    output wire id_12,
    input tri1 id_13
    , id_19,
    input logic id_14,
    input wor id_15,
    output uwire id_16
);
  wire id_20, id_21, id_22;
  wire id_23;
  generate
    genvar id_24;
    for (id_25 = 1'b0; 1; id_8 = id_24) begin : id_26
      if (1) tri id_27;
      else begin
        always @(posedge id_14 or posedge 1 != id_27) if (id_14) id_19 <= id_26;
      end
    end
  endgenerate
  module_0(
      id_21,
      id_21,
      id_20,
      id_22,
      id_23,
      id_23,
      id_20,
      id_23,
      id_23,
      id_22,
      id_22,
      id_22,
      id_21,
      id_22,
      id_23,
      id_18,
      id_21,
      id_23,
      id_22,
      id_22,
      id_21,
      id_21
  );
endmodule
