#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Feb  4 15:41:20 2021
# Process ID: 29767
# Current directory: /home/Xilinx/Vivado/2018.1/bin/SR/SR.runs/synth_1
# Command line: vivado -log SR.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SR.tcl
# Log file: /home/Xilinx/Vivado/2018.1/bin/SR/SR.runs/synth_1/SR.vds
# Journal file: /home/Xilinx/Vivado/2018.1/bin/SR/SR.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source SR.tcl -notrace
Command: synth_design -top SR -part xc7z014sclg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29772 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1388.918 ; gain = 86.930 ; free physical = 3715 ; free virtual = 13107
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SR' [/home/Xilinx/Vivado/2018.1/bin/SR/SR.srcs/sources_1/new/SR.v:23]
WARNING: [Synth 8-5788] Register Q_reg in module SR is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/Xilinx/Vivado/2018.1/bin/SR/SR.srcs/sources_1/new/SR.v:33]
WARNING: [Synth 8-5788] Register QB_reg in module SR is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/Xilinx/Vivado/2018.1/bin/SR/SR.srcs/sources_1/new/SR.v:34]
INFO: [Synth 8-6155] done synthesizing module 'SR' (1#1) [/home/Xilinx/Vivado/2018.1/bin/SR/SR.srcs/sources_1/new/SR.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1433.535 ; gain = 131.547 ; free physical = 3726 ; free virtual = 13118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1433.535 ; gain = 131.547 ; free physical = 3725 ; free virtual = 13118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z014sclg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.535 ; gain = 141.547 ; free physical = 3725 ; free virtual = 13118
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z014sclg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1451.547 ; gain = 149.559 ; free physical = 3716 ; free virtual = 13109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SR 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 170 (col length:60)
BRAMs: 214 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 1581.523 ; gain = 279.535 ; free physical = 3544 ; free virtual = 12938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.527 ; gain = 279.539 ; free physical = 3544 ; free virtual = 12937
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.527 ; gain = 279.539 ; free physical = 3543 ; free virtual = 12937
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.527 ; gain = 279.539 ; free physical = 3543 ; free virtual = 12937
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.527 ; gain = 279.539 ; free physical = 3543 ; free virtual = 12937
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.527 ; gain = 279.539 ; free physical = 3543 ; free virtual = 12937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.527 ; gain = 279.539 ; free physical = 3543 ; free virtual = 12937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.527 ; gain = 279.539 ; free physical = 3543 ; free virtual = 12937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.527 ; gain = 279.539 ; free physical = 3543 ; free virtual = 12937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     1|
|4     |FDRE |     2|
|5     |IBUF |     4|
|6     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    12|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.527 ; gain = 279.539 ; free physical = 3543 ; free virtual = 12937
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.527 ; gain = 279.539 ; free physical = 3545 ; free virtual = 12938
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.531 ; gain = 279.539 ; free physical = 3548 ; free virtual = 12941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1719.566 ; gain = 430.098 ; free physical = 3511 ; free virtual = 12905
INFO: [Common 17-1381] The checkpoint '/home/Xilinx/Vivado/2018.1/bin/SR/SR.runs/synth_1/SR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SR_utilization_synth.rpt -pb SR_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1749.586 ; gain = 0.000 ; free physical = 3513 ; free virtual = 12907
INFO: [Common 17-206] Exiting Vivado at Thu Feb  4 15:42:14 2021...
