Version 4.0 HI-TECH Software Intermediate Code
"1503 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1503: extern volatile __bit RB7 __attribute__((address(0x37)));
[v _RB7 `Vb ~T0 @X0 0 e@55 ]
"1497
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1497: extern volatile __bit RB5 __attribute__((address(0x35)));
[v _RB5 `Vb ~T0 @X0 0 e@53 ]
"1500
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1500: extern volatile __bit RB6 __attribute__((address(0x36)));
[v _RB6 `Vb ~T0 @X0 0 e@54 ]
[p mainexit ]
"969
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 969: extern volatile unsigned char TRISB __attribute__((address(0x086)));
[v _TRISB `Vuc ~T0 @X0 0 e@134 ]
"228
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 228: extern volatile unsigned char PORTB __attribute__((address(0x006)));
[v _PORTB `Vuc ~T0 @X0 0 e@6 ]
"1485
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1485: extern volatile __bit RB1 __attribute__((address(0x31)));
[v _RB1 `Vb ~T0 @X0 0 e@49 ]
"1488
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1488: extern volatile __bit RB2 __attribute__((address(0x32)));
[v _RB2 `Vb ~T0 @X0 0 e@50 ]
"1491
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1491: extern volatile __bit RB3 __attribute__((address(0x33)));
[v _RB3 `Vb ~T0 @X0 0 e@51 ]
"1494
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1494: extern volatile __bit RB4 __attribute__((address(0x34)));
[v _RB4 `Vb ~T0 @X0 0 e@52 ]
"8 main.c
[p x FOSC = INTOSCCLK ]
"9
[p x WDTE = OFF ]
"10
[p x PWRTE = ON ]
"11
[p x MCLRE = OFF ]
"12
[p x BOREN = OFF ]
"13
[p x LVP = OFF ]
"14
[p x CPD = OFF ]
"15
[p x CP = OFF ]
"54 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 54: __asm("INDF equ 00h");
[; <" INDF equ 00h ;# ">
"61
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 61: __asm("TMR0 equ 01h");
[; <" TMR0 equ 01h ;# ">
"68
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 68: __asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
"75
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 75: __asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
"161
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 161: __asm("FSR equ 04h");
[; <" FSR equ 04h ;# ">
"168
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 168: __asm("PORTA equ 05h");
[; <" PORTA equ 05h ;# ">
"230
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 230: __asm("PORTB equ 06h");
[; <" PORTB equ 06h ;# ">
"292
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 292: __asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
"312
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 312: __asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
"390
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 390: __asm("PIR1 equ 0Ch");
[; <" PIR1 equ 0Ch ;# ">
"447
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 447: __asm("TMR1 equ 0Eh");
[; <" TMR1 equ 0Eh ;# ">
"454
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 454: __asm("TMR1L equ 0Eh");
[; <" TMR1L equ 0Eh ;# ">
"461
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 461: __asm("TMR1H equ 0Fh");
[; <" TMR1H equ 0Fh ;# ">
"468
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 468: __asm("T1CON equ 010h");
[; <" T1CON equ 010h ;# ">
"527
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 527: __asm("TMR2 equ 011h");
[; <" TMR2 equ 011h ;# ">
"534
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 534: __asm("T2CON equ 012h");
[; <" T2CON equ 012h ;# ">
"605
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 605: __asm("CCPR1 equ 015h");
[; <" CCPR1 equ 015h ;# ">
"612
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 612: __asm("CCPR1L equ 015h");
[; <" CCPR1L equ 015h ;# ">
"619
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 619: __asm("CCPR1H equ 016h");
[; <" CCPR1H equ 016h ;# ">
"626
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 626: __asm("CCP1CON equ 017h");
[; <" CCP1CON equ 017h ;# ">
"684
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 684: __asm("RCSTA equ 018h");
[; <" RCSTA equ 018h ;# ">
"755
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 755: __asm("TXREG equ 019h");
[; <" TXREG equ 019h ;# ">
"762
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 762: __asm("RCREG equ 01Ah");
[; <" RCREG equ 01Ah ;# ">
"769
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 769: __asm("CMCON equ 01Fh");
[; <" CMCON equ 01Fh ;# ">
"839
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 839: __asm("OPTION_REG equ 081h");
[; <" OPTION_REG equ 081h ;# ">
"909
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 909: __asm("TRISA equ 085h");
[; <" TRISA equ 085h ;# ">
"971
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 971: __asm("TRISB equ 086h");
[; <" TRISB equ 086h ;# ">
"1033
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1033: __asm("PIE1 equ 08Ch");
[; <" PIE1 equ 08Ch ;# ">
"1090
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1090: __asm("PCON equ 08Eh");
[; <" PCON equ 08Eh ;# ">
"1139
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1139: __asm("PR2 equ 092h");
[; <" PR2 equ 092h ;# ">
"1146
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1146: __asm("TXSTA equ 098h");
[; <" TXSTA equ 098h ;# ">
"1203
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1203: __asm("SPBRG equ 099h");
[; <" SPBRG equ 099h ;# ">
"1210
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1210: __asm("EEDATA equ 09Ah");
[; <" EEDATA equ 09Ah ;# ">
"1217
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1217: __asm("EEADR equ 09Bh");
[; <" EEADR equ 09Bh ;# ">
"1224
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1224: __asm("EECON1 equ 09Ch");
[; <" EECON1 equ 09Ch ;# ">
"1262
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1262: __asm("EECON2 equ 09Dh");
[; <" EECON2 equ 09Dh ;# ">
"1269
[; ;C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic16f628a.h: 1269: __asm("VRCON equ 09Fh");
[; <" VRCON equ 09Fh ;# ">
"19 main.c
[; ;main.c: 19: int h1, h2, m1, m2;
[v _h1 `i ~T0 @X0 1 e ]
[v _h2 `i ~T0 @X0 1 e ]
[v _m1 `i ~T0 @X0 1 e ]
[v _m2 `i ~T0 @X0 1 e ]
"21
[; ;main.c: 21: void writeBit(char _bit)
[v _writeBit `(v ~T0 @X0 1 ef1`uc ]
"22
[; ;main.c: 22: {
{
[e :U _writeBit ]
"21
[; ;main.c: 21: void writeBit(char _bit)
[v __bit `uc ~T0 @X0 1 r1 ]
"22
[; ;main.c: 22: {
[f ]
"23
[; ;main.c: 23:   RB7 = 0;
[e = _RB7 -> -> 0 `i `b ]
"24
[; ;main.c: 24:   RB5 = _bit;
[e = _RB5 -> __bit `b ]
"25
[; ;main.c: 25:   RB7 = 1;
[e = _RB7 -> -> 1 `i `b ]
"26
[; ;main.c: 26:   RB7 = 0;
[e = _RB7 -> -> 0 `i `b ]
"27
[; ;main.c: 27: }
[e :UE 51 ]
}
"29
[; ;main.c: 29: void writeNumber(int num){
[v _writeNumber `(v ~T0 @X0 1 ef1`i ]
{
[e :U _writeNumber ]
[v _num `i ~T0 @X0 1 r1 ]
[f ]
"30
[; ;main.c: 30:     RB6 = 0;
[e = _RB6 -> -> 0 `i `b ]
"31
[; ;main.c: 31:     switch (num)
[e $U 54  ]
"32
[; ;main.c: 32:     {
{
"33
[; ;main.c: 33:         case 1:
[e :U 55 ]
"34
[; ;main.c: 34:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"35
[; ;main.c: 35:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"36
[; ;main.c: 36:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"37
[; ;main.c: 37:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"38
[; ;main.c: 38:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"39
[; ;main.c: 39:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"40
[; ;main.c: 40:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"41
[; ;main.c: 41:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"42
[; ;main.c: 42:             break;
[e $U 53  ]
"43
[; ;main.c: 43:         case 2:
[e :U 56 ]
"44
[; ;main.c: 44:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"45
[; ;main.c: 45:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"46
[; ;main.c: 46:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"47
[; ;main.c: 47:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"48
[; ;main.c: 48:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"49
[; ;main.c: 49:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"50
[; ;main.c: 50:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"51
[; ;main.c: 51:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"52
[; ;main.c: 52:             break;
[e $U 53  ]
"53
[; ;main.c: 53:         case 3:
[e :U 57 ]
"54
[; ;main.c: 54:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"55
[; ;main.c: 55:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"56
[; ;main.c: 56:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"57
[; ;main.c: 57:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"58
[; ;main.c: 58:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"59
[; ;main.c: 59:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"60
[; ;main.c: 60:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"61
[; ;main.c: 61:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"62
[; ;main.c: 62:             break;
[e $U 53  ]
"63
[; ;main.c: 63:         case 4:
[e :U 58 ]
"64
[; ;main.c: 64:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"65
[; ;main.c: 65:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"66
[; ;main.c: 66:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"67
[; ;main.c: 67:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"68
[; ;main.c: 68:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"69
[; ;main.c: 69:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"70
[; ;main.c: 70:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"71
[; ;main.c: 71:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"72
[; ;main.c: 72:             break;
[e $U 53  ]
"73
[; ;main.c: 73:         case 5:
[e :U 59 ]
"74
[; ;main.c: 74:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"75
[; ;main.c: 75:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"76
[; ;main.c: 76:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"77
[; ;main.c: 77:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"78
[; ;main.c: 78:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"79
[; ;main.c: 79:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"80
[; ;main.c: 80:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"81
[; ;main.c: 81:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"82
[; ;main.c: 82:             break;
[e $U 53  ]
"83
[; ;main.c: 83:         case 6:
[e :U 60 ]
"84
[; ;main.c: 84:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"85
[; ;main.c: 85:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"86
[; ;main.c: 86:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"87
[; ;main.c: 87:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"88
[; ;main.c: 88:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"89
[; ;main.c: 89:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"90
[; ;main.c: 90:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"91
[; ;main.c: 91:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"92
[; ;main.c: 92:             break;
[e $U 53  ]
"93
[; ;main.c: 93:         case 7:
[e :U 61 ]
"94
[; ;main.c: 94:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"95
[; ;main.c: 95:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"96
[; ;main.c: 96:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"97
[; ;main.c: 97:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"98
[; ;main.c: 98:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"99
[; ;main.c: 99:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"100
[; ;main.c: 100:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"101
[; ;main.c: 101:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"102
[; ;main.c: 102:             break;
[e $U 53  ]
"103
[; ;main.c: 103:         case 8:
[e :U 62 ]
"104
[; ;main.c: 104:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"105
[; ;main.c: 105:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"106
[; ;main.c: 106:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"107
[; ;main.c: 107:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"108
[; ;main.c: 108:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"109
[; ;main.c: 109:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"110
[; ;main.c: 110:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"111
[; ;main.c: 111:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"112
[; ;main.c: 112:             break;
[e $U 53  ]
"113
[; ;main.c: 113:         case 9:
[e :U 63 ]
"114
[; ;main.c: 114:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"115
[; ;main.c: 115:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"116
[; ;main.c: 116:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"117
[; ;main.c: 117:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"118
[; ;main.c: 118:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"119
[; ;main.c: 119:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"120
[; ;main.c: 120:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"121
[; ;main.c: 121:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"122
[; ;main.c: 122:             break;
[e $U 53  ]
"123
[; ;main.c: 123:         case 0:
[e :U 64 ]
"124
[; ;main.c: 124:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"125
[; ;main.c: 125:             writeBit(1);
[e ( _writeBit (1 -> -> 1 `i `uc ]
"126
[; ;main.c: 126:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"127
[; ;main.c: 127:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"128
[; ;main.c: 128:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"129
[; ;main.c: 129:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"130
[; ;main.c: 130:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"131
[; ;main.c: 131:             writeBit(0);
[e ( _writeBit (1 -> -> 0 `i `uc ]
"132
[; ;main.c: 132:             break;
[e $U 53  ]
"134
[; ;main.c: 134:     }
}
[e $U 53  ]
[e :U 54 ]
[e [\ _num , $ -> 1 `i 55
 , $ -> 2 `i 56
 , $ -> 3 `i 57
 , $ -> 4 `i 58
 , $ -> 5 `i 59
 , $ -> 6 `i 60
 , $ -> 7 `i 61
 , $ -> 8 `i 62
 , $ -> 9 `i 63
 , $ -> 0 `i 64
 53 ]
[e :U 53 ]
"135
[; ;main.c: 135:     RB6 = 1;
[e = _RB6 -> -> 1 `i `b ]
"136
[; ;main.c: 136: }
[e :UE 52 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"138
[; ;main.c: 138: void main(void) {
[v _main `(v ~T0 @X0 1 ef ]
{
[e :U _main ]
[f ]
"139
[; ;main.c: 139:     TRISB=0b00000000;
[e = _TRISB -> -> 0 `i `uc ]
"140
[; ;main.c: 140:     PORTB = 0;
[e = _PORTB -> -> 0 `i `uc ]
"142
[; ;main.c: 142:     h1 = 0;
[e = _h1 -> 0 `i ]
"143
[; ;main.c: 143:     h2 = 0;
[e = _h2 -> 0 `i ]
"144
[; ;main.c: 144:     m1 = 0;
[e = _m1 -> 0 `i ]
"145
[; ;main.c: 145:     m2 = 0;
[e = _m2 -> 0 `i ]
"147
[; ;main.c: 147:     while(1){
[e :U 67 ]
{
"148
[; ;main.c: 148:         RB1 = 1;
[e = _RB1 -> -> 1 `i `b ]
"149
[; ;main.c: 149:         RB2 = 0;
[e = _RB2 -> -> 0 `i `b ]
"150
[; ;main.c: 150:         RB3 = 0;
[e = _RB3 -> -> 0 `i `b ]
"151
[; ;main.c: 151:         RB4 = 0;
[e = _RB4 -> -> 0 `i `b ]
"152
[; ;main.c: 152:         writeNumber(h1);
[e ( _writeNumber (1 _h1 ]
"153
[; ;main.c: 153:         RB1 = 0;
[e = _RB1 -> -> 0 `i `b ]
"154
[; ;main.c: 154:         RB2 = 1;
[e = _RB2 -> -> 1 `i `b ]
"155
[; ;main.c: 155:         RB3 = 0;
[e = _RB3 -> -> 0 `i `b ]
"156
[; ;main.c: 156:         RB4 = 0;
[e = _RB4 -> -> 0 `i `b ]
"157
[; ;main.c: 157:         writeNumber(h2);
[e ( _writeNumber (1 _h2 ]
"158
[; ;main.c: 158:         RB1 = 0;
[e = _RB1 -> -> 0 `i `b ]
"159
[; ;main.c: 159:         RB2 = 0;
[e = _RB2 -> -> 0 `i `b ]
"160
[; ;main.c: 160:         RB3 = 1;
[e = _RB3 -> -> 1 `i `b ]
"161
[; ;main.c: 161:         RB4 = 0;
[e = _RB4 -> -> 0 `i `b ]
"162
[; ;main.c: 162:         writeNumber(m1);
[e ( _writeNumber (1 _m1 ]
"163
[; ;main.c: 163:         RB1 = 0;
[e = _RB1 -> -> 0 `i `b ]
"164
[; ;main.c: 164:         RB2 = 0;
[e = _RB2 -> -> 0 `i `b ]
"165
[; ;main.c: 165:         RB3 = 0;
[e = _RB3 -> -> 0 `i `b ]
"166
[; ;main.c: 166:         RB4 = 1;
[e = _RB4 -> -> 1 `i `b ]
"167
[; ;main.c: 167:         writeNumber(m2);
[e ( _writeNumber (1 _m2 ]
"168
[; ;main.c: 168:         m2 = m2 + 1;
[e = _m2 + _m2 -> 1 `i ]
"169
[; ;main.c: 169:         if (1 == 0){
[e $ ! == -> 1 `i -> 0 `i 69  ]
{
"170
[; ;main.c: 170:             if (m2 > 9){
[e $ ! > _m2 -> 9 `i 70  ]
{
"171
[; ;main.c: 171:                 m2 = 0;
[e = _m2 -> 0 `i ]
"172
[; ;main.c: 172:                 m1 = m1 + 1;
[e = _m1 + _m1 -> 1 `i ]
"173
[; ;main.c: 173:             }
}
[e :U 70 ]
"174
[; ;main.c: 174:             if (m1 > 5){
[e $ ! > _m1 -> 5 `i 71  ]
{
"175
[; ;main.c: 175:                 m1 = 0;
[e = _m1 -> 0 `i ]
"176
[; ;main.c: 176:                 h1 = h1 + 1;
[e = _h1 + _h1 -> 1 `i ]
"177
[; ;main.c: 177:             }
}
[e :U 71 ]
"178
[; ;main.c: 178:             if (h2 > 9){
[e $ ! > _h2 -> 9 `i 72  ]
{
"179
[; ;main.c: 179:                 h2 = 0;
[e = _h2 -> 0 `i ]
"180
[; ;main.c: 180:                 h1 = h1 + 1;
[e = _h1 + _h1 -> 1 `i ]
"181
[; ;main.c: 181:             }
}
[e :U 72 ]
"182
[; ;main.c: 182:             if (h1 > 2){
[e $ ! > _h1 -> 2 `i 73  ]
{
"183
[; ;main.c: 183:                 h1 = 0;
[e = _h1 -> 0 `i ]
"184
[; ;main.c: 184:             }
}
[e :U 73 ]
"185
[; ;main.c: 185:         }
}
[e :U 69 ]
"186
[; ;main.c: 186:     }
}
[e :U 66 ]
[e $U 67  ]
[e :U 68 ]
"187
[; ;main.c: 187:     return;
[e $UE 65  ]
"188
[; ;main.c: 188: }
[e :UE 65 ]
}
