
*** Running vivado
    with args -log RAT_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAT_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source RAT_wrapper.tcl -notrace
Command: synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 336.016 ; gain = 100.992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:30]
INFO: [Synth 8-3491] module 'RAT_MCU' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:34' bound to instance 'CPU' of component 'RAT_MCU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:109]
INFO: [Synth 8-638] synthesizing module 'RAT_MCU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:44]
INFO: [Synth 8-3491] module 'Scratch_DIN_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:34' bound to instance 'SCR_DIN_MUX' of component 'Scratch_DIN_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Scratch_DIN_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Scratch_DIN_MUX' (1#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_DIN_MUX.vhd:41]
INFO: [Synth 8-3491] module 'Scratch_ADDR_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:34' bound to instance 'SCR_ADDR_MUX' of component 'Scratch_ADDR_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Scratch_ADDR_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Scratch_ADDR_MUX' (2#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_MUX.vhd:43]
INFO: [Synth 8-3491] module 'Scratch_RAM' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:13' bound to instance 'SCR_RAM' of component 'Scratch_RAM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Scratch_RAM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Scratch_RAM' (3#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Scratch_RAM.vhd:21]
INFO: [Synth 8-3491] module 'Stack_Pointer' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:34' bound to instance 'STK_POINTER' of component 'Stack_Pointer' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Stack_Pointer' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Stack_Pointer' (4#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:44]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:34' bound to instance 'CONTU' of component 'ControlUnit' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:231]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:67]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (5#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT5/ControlUnit/ControlUnit.srcs/sources_1/new/ControlUnit.vhd:67]
INFO: [Synth 8-3491] module 'PC_and_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:13' bound to instance 'PROGC' of component 'PC_and_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:262]
INFO: [Synth 8-638] synthesizing module 'PC_and_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:28]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:13' bound to instance 'pc1' of component 'PC' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:50]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'PC' (6#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/PC.vhd:22]
INFO: [Synth 8-3491] module 'MUX24' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:34' bound to instance 'mux1' of component 'MUX24' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:57]
INFO: [Synth 8-638] synthesizing module 'MUX24' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX24' (7#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/RAT2/RAT2/RAT2.srcs/sources_1/new/MUX24.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PC_and_MUX' (8#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/PC_and_MUX.vhd:28]
INFO: [Synth 8-637] synthesizing blackbox instance 'PROGR' of component 'PROG_ROM' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:273]
INFO: [Synth 8-3491] module 'Register_File' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:13' bound to instance 'REG' of component 'Register_File' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:277]
INFO: [Synth 8-638] synthesizing module 'Register_File' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (9#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/Register_File.vhd:23]
INFO: [Synth 8-3491] module 'flags' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:47' bound to instance 'FLAG' of component 'flags' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:285]
INFO: [Synth 8-638] synthesizing module 'flags' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'flags' (10#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/flags.vhd:61]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:15' bound to instance 'ALOU' of component 'ALU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:297]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/imports/cpe233/ALU_1/ALU_1.srcs/sources_1/imports/new/ALU.vhd:25]
INFO: [Synth 8-3491] module 'REG_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:34' bound to instance 'REG_MUX1' of component 'REG_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:305]
INFO: [Synth 8-638] synthesizing module 'REG_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'REG_MUX' (12#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/REG_MUX.vhd:43]
INFO: [Synth 8-3491] module 'ALU_MUX' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:34' bound to instance 'ALU_MUX1' of component 'ALU_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:313]
INFO: [Synth 8-638] synthesizing module 'ALU_MUX' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ALU_MUX' (13#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/ALU_MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'RAT_MCU' (14#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/sources_1/new/RAT_MCU.vhd:44]
INFO: [Synth 8-3491] module 'sseg_dec' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:22' bound to instance 'sseg' of component 'sseg_dec' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:118]
INFO: [Synth 8-638] synthesizing module 'sseg_dec' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:32]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:136' bound to instance 'my_conv' of component 'bin2bcdconv' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:56]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (15#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:146]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:236' bound to instance 'my_clk' of component 'clk_div' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (16#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:241]
INFO: [Synth 8-226] default block is never used [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec' (17#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/sseg_dec.vhd:32]
INFO: [Synth 8-3491] module 'Speaker_Driver' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:34' bound to instance 'speaker' of component 'Speaker_Driver' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:123]
INFO: [Synth 8-638] synthesizing module 'Speaker_Driver' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Speaker_Driver' (18#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/Speaker_Driver.vhd:38]
INFO: [Synth 8-3491] module 'Keypad' declared at 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:34' bound to instance 'key' of component 'Keypad' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Keypad' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Keypad' (19#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:42]
WARNING: [Synth 8-614] signal 'KEYPAD_DATA' is read in the process but is not in the sensitivity list [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element r_NOTE_reg was removed.  [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:125]
WARNING: [Synth 8-115] binding instance 'speaker' in module 'RAT_wrapper' to reference 'Speaker_Driver' which has no pins
WARNING: [Synth 8-3848] Net CLK_OUT in module/entity RAT_wrapper does not have driver. [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (20#1) [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/new/RAT_WRAPPER.vhd:30]
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port NOTE_OUT
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 392.121 ; gain = 157.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 392.121 ; gain = 157.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 392.121 ; gain = 157.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc:116]
Finished Parsing XDC File [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/RAT_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/constrs_1/imports/Downloads/Basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAT_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAT_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 731.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 731.051 ; gain = 496.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 731.051 ; gain = 496.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 731.051 ; gain = 496.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Stack_Pointer.vhd:51]
INFO: [Synth 8-5546] ROM "I_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_OPY_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_INCR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_DECR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_ADDR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_DATA_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_LD_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IO_STRB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MMSD_OUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'Keypad'
INFO: [Synth 8-5544] ROM "tempData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "INT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ROW" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_LEDS" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    row0 |                              000 |                              000
                    row1 |                              001 |                              001
                    row2 |                              010 |                              010
                    row3 |                              011 |                              011
                   pulse |                              100 |                              100
                    hold |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'Keypad'
WARNING: [Synth 8-327] inferring latch for variable 'tempData_reg' [C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.srcs/sources_1/imports/new/Keypad.vhd:87]
WARNING: [Synth 8-115] binding instance 'speaker' in module 'RAT_wrapper' to reference 'Speaker_Driver' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 731.051 ; gain = 496.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 1     
	   7 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 22    
	   6 Input      8 Bit        Muxes := 1     
	  52 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  49 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  52 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	  52 Input      1 Bit        Muxes := 12    
	  49 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAT_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Scratch_DIN_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Scratch_ADDR_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module Stack_Pointer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ControlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  52 Input      4 Bit        Muxes := 1     
	  49 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  52 Input      2 Bit        Muxes := 2     
	  52 Input      1 Bit        Muxes := 12    
	  49 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MUX24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module REG_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module ALU_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module RAT_MCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module bin2bcdconv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 1     
	   7 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sseg_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
Module Keypad 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "key/max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CPU/CONTU/PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sseg/my_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sseg/my_clk/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_LEDS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O190" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design RAT_wrapper has unconnected port NOTE_OUT
INFO: [Synth 8-3886] merging instance 'key/tempData_reg[4]' (LD) to 'key/tempData_reg[5]'
INFO: [Synth 8-3886] merging instance 'key/tempData_reg[5]' (LD) to 'key/tempData_reg[6]'
INFO: [Synth 8-3886] merging instance 'key/tempData_reg[6]' (LD) to 'key/tempData_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 731.051 ; gain = 496.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|ControlUnit | RF_WR              | 128x1         | LUT            | 
|ControlUnit | FLG_C_LD           | 128x1         | LUT            | 
|RAT_wrapper | CPU/CONTU/RF_WR    | 128x1         | LUT            | 
|RAT_wrapper | CPU/CONTU/FLG_C_LD | 128x1         | LUT            | 
+------------+--------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------+-----------+----------------------+------------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------------+-----------+----------------------+------------------+
|RAT_wrapper | CPU/REG/ram_reg     | Implied   | 32 x 8               | RAM32X1D x 8     | 
|RAT_wrapper | CPU/SCR_RAM/ram_reg | Implied   | 256 x 10             | RAM256X1S x 10   | 
+------------+---------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 731.051 ; gain = 496.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 766.426 ; gain = 531.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------+-----------+----------------------+------------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------------+-----------+----------------------+------------------+
|RAT_wrapper | CPU/REG/ram_reg     | Implied   | 32 x 8               | RAM32X1D x 8     | 
|RAT_wrapper | CPU/SCR_RAM/ram_reg | Implied   | 256 x 10             | RAM256X1S x 10   | 
+------------+---------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 775.453 ; gain = 540.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance speaker of module Speaker_Driver having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 775.453 ; gain = 540.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 775.453 ; gain = 540.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 775.453 ; gain = 540.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 775.453 ; gain = 540.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 775.453 ; gain = 540.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 775.453 ; gain = 540.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |PROG_ROM      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |PROG_ROM_bbox_0 |     1|
|2     |BUFG            |     2|
|3     |CARRY4          |    30|
|4     |LUT1            |     6|
|5     |LUT2            |    35|
|6     |LUT3            |    49|
|7     |LUT4            |    59|
|8     |LUT5            |    62|
|9     |LUT6            |   124|
|10    |MUXF7           |    19|
|11    |MUXF8           |     4|
|12    |RAM256X1S       |    10|
|13    |RAM32X1D        |     8|
|14    |FDRE            |   112|
|15    |LD              |     5|
|16    |IBUF            |    13|
|17    |OBUF            |    24|
|18    |OBUFT           |     1|
+------+----------------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   581|
|2     |  CPU           |RAT_MCU       |   334|
|3     |    ALOU        |ALU           |    23|
|4     |    CONTU       |ControlUnit   |   135|
|5     |    FLAG        |flags         |    28|
|6     |    PROGC       |PC_and_MUX    |    29|
|7     |      pc1       |PC            |    29|
|8     |    REG         |Register_File |    58|
|9     |    SCR_RAM     |Scratch_RAM   |    14|
|10    |    STK_POINTER |Stack_Pointer |    26|
|11    |  key           |Keypad        |    80|
|12    |  sseg          |sseg_dec      |    70|
|13    |    my_clk      |clk_div       |    52|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 775.453 ; gain = 540.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 775.453 ; gain = 201.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 775.453 ; gain = 540.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  LD => LDCE (inverted pins: G): 5 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 775.453 ; gain = 553.160
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/rfarina/Downloads/CPE-233-Final-Project-master/CPE-233-Final-Project-master/RAT_8.runs/synth_1/RAT_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RAT_wrapper_utilization_synth.rpt -pb RAT_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 775.453 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 28 09:27:44 2018...
