{"Justin R. Rattner": [0, ["Hardware/Software Cooperation in the iAPX-423", ["Justin R. Rattner"], "https://doi.org/10.1145/800050.801819", "asplos", 1982], ["Supporting Ada Memory Management in the iAPX-432", ["Fred J. Pollack", "George W. Cox", "Dan W. Hammerstrom", "Kevin C. Kahn", "Konrad K. Lai", "Justin R. Rattner"], "https://doi.org/10.1145/800050.801835", "asplos", 1982]], "John L. Hennessy": [0, ["Hardware/Software Tradeoffs for Increased Performance", ["John L. Hennessy", "Norman P. Jouppi", "Forest Baskett", "Thomas R. Gross", "John Gill"], "https://doi.org/10.1145/800050.801820", "asplos", 1982]], "Norman P. Jouppi": [0, ["Hardware/Software Tradeoffs for Increased Performance", ["John L. Hennessy", "Norman P. Jouppi", "Forest Baskett", "Thomas R. Gross", "John Gill"], "https://doi.org/10.1145/800050.801820", "asplos", 1982]], "Forest Baskett": [0, ["Hardware/Software Tradeoffs for Increased Performance", ["John L. Hennessy", "Norman P. Jouppi", "Forest Baskett", "Thomas R. Gross", "John Gill"], "https://doi.org/10.1145/800050.801820", "asplos", 1982]], "Thomas R. Gross": [0, ["Hardware/Software Tradeoffs for Increased Performance", ["John L. Hennessy", "Norman P. Jouppi", "Forest Baskett", "Thomas R. Gross", "John Gill"], "https://doi.org/10.1145/800050.801820", "asplos", 1982]], "John Gill": [0, ["Hardware/Software Tradeoffs for Increased Performance", ["John L. Hennessy", "Norman P. Jouppi", "Forest Baskett", "Thomas R. Gross", "John Gill"], "https://doi.org/10.1145/800050.801820", "asplos", 1982]], "James W. Rymarczyk": [0, ["Coding Guidelines for Pipelined Processors", ["James W. Rymarczyk"], "https://doi.org/10.1145/800050.801821", "asplos", 1982]], "Richard K. Johnsson": [0, ["An Overview of the Mesa Processor Architecture", ["Richard K. Johnsson", "John D. Wick"], "https://doi.org/10.1145/800050.801822", "asplos", 1982]], "John D. Wick": [0, ["An Overview of the Mesa Processor Architecture", ["Richard K. Johnsson", "John D. Wick"], "https://doi.org/10.1145/800050.801822", "asplos", 1982]], "Alan D. Berenbaum": [0, ["The Operating System and Language Support Features of the BELLMAC-32 Microprocessor", ["Alan D. Berenbaum", "Michael W. Condry", "Priscilla M. Lu"], "https://doi.org/10.1145/800050.801823", "asplos", 1982]], "Michael W. Condry": [0, ["The Operating System and Language Support Features of the BELLMAC-32 Microprocessor", ["Alan D. Berenbaum", "Michael W. Condry", "Priscilla M. Lu"], "https://doi.org/10.1145/800050.801823", "asplos", 1982]], "Priscilla M. Lu": [0, ["The Operating System and Language Support Features of the BELLMAC-32 Microprocessor", ["Alan D. Berenbaum", "Michael W. Condry", "Priscilla M. Lu"], "https://doi.org/10.1145/800050.801823", "asplos", 1982]], "George Radin": [0, ["The 801 Minicomputer", ["George Radin"], "https://doi.org/10.1145/800050.801824", "asplos", 1982]], "David R. Ditzel": [0, ["Register Allocation for Free: The C Machine Stack Cache", ["David R. Ditzel", "Hubert R. McLellan"], "https://doi.org/10.1145/800050.801825", "asplos", 1982]], "Hubert R. McLellan": [0, ["Register Allocation for Free: The C Machine Stack Cache", ["David R. Ditzel", "Hubert R. McLellan"], "https://doi.org/10.1145/800050.801825", "asplos", 1982]], "Samuel P. Harbison": [0, ["An Architectural Alternative to Optimizing Compilers", ["Samuel P. Harbison"], "https://doi.org/10.1145/800050.801826", "asplos", 1982]], "Butler W. Lampson": [0, ["Fast Procedure Calls", ["Butler W. Lampson"], "https://doi.org/10.1145/800050.801827", "asplos", 1982]], "Douglas W. Jones": [0, ["Systematic Protection Mechanism Design", ["Douglas W. Jones"], "https://doi.org/10.1145/800050.801828", "asplos", 1982]], "Karl Reed": [0, ["On a General Property of Memory Mapping Tables", ["Karl Reed"], "https://doi.org/10.1145/800050.801829", "asplos", 1982]], "Robert P. Cook": [0, ["An Experiment to Improve Operand Addressing", ["Robert P. Cook", "Nitin Donde"], "https://doi.org/10.1145/800050.801830", "asplos", 1982]], "Nitin Donde": [0, ["An Experiment to Improve Operand Addressing", ["Robert P. Cook", "Nitin Donde"], "https://doi.org/10.1145/800050.801830", "asplos", 1982]], "Akira Fusaoka": [0, ["Compiler Chip: A Hardware Implementation of Compiler", ["Akira Fusaoka", "Masaharu Hirayama"], "https://doi.org/10.1145/800050.801831", "asplos", 1982]], "Masaharu Hirayama": [0, ["Compiler Chip: A Hardware Implementation of Compiler", ["Akira Fusaoka", "Masaharu Hirayama"], "https://doi.org/10.1145/800050.801831", "asplos", 1982]], "B. Ramakrishna Rau": [0, ["Architectural Support for the Efficient Generation of Code for Horizontal Architectures", ["B. Ramakrishna Rau", "Christopher D. Glaeser", "E. M. Greenawalt"], "https://doi.org/10.1145/800050.801832", "asplos", 1982]], "Christopher D. Glaeser": [0, ["Architectural Support for the Efficient Generation of Code for Horizontal Architectures", ["B. Ramakrishna Rau", "Christopher D. Glaeser", "E. M. Greenawalt"], "https://doi.org/10.1145/800050.801832", "asplos", 1982]], "E. M. Greenawalt": [0, ["Architectural Support for the Efficient Generation of Code for Horizontal Architectures", ["B. Ramakrishna Rau", "Christopher D. Glaeser", "E. M. Greenawalt"], "https://doi.org/10.1145/800050.801832", "asplos", 1982]], "R. E. McLear": [0, ["Guidelines for Creating a Debuggable Processor", ["R. E. McLear", "D. M. Scheibelhut", "E. Tammaru"], "https://doi.org/10.1145/800050.801833", "asplos", 1982]], "D. M. Scheibelhut": [0, ["Guidelines for Creating a Debuggable Processor", ["R. E. McLear", "D. M. Scheibelhut", "E. Tammaru"], "https://doi.org/10.1145/800050.801833", "asplos", 1982]], "E. Tammaru": [0, ["Guidelines for Creating a Debuggable Processor", ["R. E. McLear", "D. M. Scheibelhut", "E. Tammaru"], "https://doi.org/10.1145/800050.801833", "asplos", 1982]], "Maurice V. Wilkes": [0, ["Hardware Support for Memory Protection: Capability Implementations", ["Maurice V. Wilkes"], "https://doi.org/10.1145/800050.801834", "asplos", 1982]], "Fred J. Pollack": [0, ["Supporting Ada Memory Management in the iAPX-432", ["Fred J. Pollack", "George W. Cox", "Dan W. Hammerstrom", "Kevin C. Kahn", "Konrad K. Lai", "Justin R. Rattner"], "https://doi.org/10.1145/800050.801835", "asplos", 1982]], "George W. Cox": [0, ["Supporting Ada Memory Management in the iAPX-432", ["Fred J. Pollack", "George W. Cox", "Dan W. Hammerstrom", "Kevin C. Kahn", "Konrad K. Lai", "Justin R. Rattner"], "https://doi.org/10.1145/800050.801835", "asplos", 1982]], "Dan W. Hammerstrom": [0, ["Supporting Ada Memory Management in the iAPX-432", ["Fred J. Pollack", "George W. Cox", "Dan W. Hammerstrom", "Kevin C. Kahn", "Konrad K. Lai", "Justin R. Rattner"], "https://doi.org/10.1145/800050.801835", "asplos", 1982]], "Kevin C. Kahn": [0, ["Supporting Ada Memory Management in the iAPX-432", ["Fred J. Pollack", "George W. Cox", "Dan W. Hammerstrom", "Kevin C. Kahn", "Konrad K. Lai", "Justin R. Rattner"], "https://doi.org/10.1145/800050.801835", "asplos", 1982]], "Konrad K. Lai": [0, ["Supporting Ada Memory Management in the iAPX-432", ["Fred J. Pollack", "George W. Cox", "Dan W. Hammerstrom", "Kevin C. Kahn", "Konrad K. Lai", "Justin R. Rattner"], "https://doi.org/10.1145/800050.801835", "asplos", 1982]], "Jean-Paul Sansonnet": [0, ["Direct Execution of Lisp on a List-Directed Architecture", ["Jean-Paul Sansonnet", "Michel Castan", "Christian Percebois", "D. Botella", "J. Perez"], "https://doi.org/10.1145/800050.801836", "asplos", 1982]], "Michel Castan": [0, ["Direct Execution of Lisp on a List-Directed Architecture", ["Jean-Paul Sansonnet", "Michel Castan", "Christian Percebois", "D. Botella", "J. Perez"], "https://doi.org/10.1145/800050.801836", "asplos", 1982]], "Christian Percebois": [0, ["Direct Execution of Lisp on a List-Directed Architecture", ["Jean-Paul Sansonnet", "Michel Castan", "Christian Percebois", "D. Botella", "J. Perez"], "https://doi.org/10.1145/800050.801836", "asplos", 1982]], "D. Botella": [0, ["Direct Execution of Lisp on a List-Directed Architecture", ["Jean-Paul Sansonnet", "Michel Castan", "Christian Percebois", "D. Botella", "J. Perez"], "https://doi.org/10.1145/800050.801836", "asplos", 1982]], "J. Perez": [0, ["Direct Execution of Lisp on a List-Directed Architecture", ["Jean-Paul Sansonnet", "Michel Castan", "Christian Percebois", "D. Botella", "J. Perez"], "https://doi.org/10.1145/800050.801836", "asplos", 1982]], "Mark Scott Johnson": [0, ["Some Requirements for Architectural Support of Software Debugging", ["Mark Scott Johnson"], "https://doi.org/10.1145/800050.801837", "asplos", 1982]], "Cornelis A. Middelburg": [0, ["The Effect of the PDP-11 Architecture on Code Generation for Chill", ["Cornelis A. Middelburg"], "https://doi.org/10.1145/800050.801838", "asplos", 1982]], "Richard E. Sweet": [0, ["Empirical Analysis of the Mesa Instruction Set", ["Richard E. Sweet", "James G. Sandman Jr."], "https://doi.org/10.1145/800050.801839", "asplos", 1982]], "James G. Sandman Jr.": [0, ["Empirical Analysis of the Mesa Instruction Set", ["Richard E. Sweet", "James G. Sandman Jr."], "https://doi.org/10.1145/800050.801839", "asplos", 1982]], "Gene McDaniel": [0, ["An Analysis of a Mesa Instruction Set Using Dynamic Instruction Frequencies", ["Gene McDaniel"], "https://doi.org/10.1145/800050.801840", "asplos", 1982]], "Cheryl A. Wiecek": [0, ["A Case Study of VAX-11 Instruction Set Usage for Compiler Execution", ["Cheryl A. Wiecek"], "https://doi.org/10.1145/800050.801841", "asplos", 1982]], "Mamoru Maekawa": [0, ["Firmware Structure and Architectural Support for Monitors, Vertical Migration and User Microprogramming", ["Mamoru Maekawa", "Ken Sakamura", "Chiaki Ishikawa"], "https://doi.org/10.1145/800050.801842", "asplos", 1982]], "Ken Sakamura": [0, ["Firmware Structure and Architectural Support for Monitors, Vertical Migration and User Microprogramming", ["Mamoru Maekawa", "Ken Sakamura", "Chiaki Ishikawa"], "https://doi.org/10.1145/800050.801842", "asplos", 1982]], "Chiaki Ishikawa": [0, ["Firmware Structure and Architectural Support for Monitors, Vertical Migration and User Microprogramming", ["Mamoru Maekawa", "Ken Sakamura", "Chiaki Ishikawa"], "https://doi.org/10.1145/800050.801842", "asplos", 1982]], "Noriyuki Kamibayashi": [0, ["Heart: An Operating System Nucleus Machine Implemented by Firmware", ["Noriyuki Kamibayashi", "H. Ogawana", "K. Nagayama", "Hideo Aiso"], "https://doi.org/10.1145/800050.801843", "asplos", 1982]], "H. Ogawana": [0, ["Heart: An Operating System Nucleus Machine Implemented by Firmware", ["Noriyuki Kamibayashi", "H. Ogawana", "K. Nagayama", "Hideo Aiso"], "https://doi.org/10.1145/800050.801843", "asplos", 1982]], "K. Nagayama": [0, ["Heart: An Operating System Nucleus Machine Implemented by Firmware", ["Noriyuki Kamibayashi", "H. Ogawana", "K. Nagayama", "Hideo Aiso"], "https://doi.org/10.1145/800050.801843", "asplos", 1982]], "Hideo Aiso": [0, ["Heart: An Operating System Nucleus Machine Implemented by Firmware", ["Noriyuki Kamibayashi", "H. Ogawana", "K. Nagayama", "Hideo Aiso"], "https://doi.org/10.1145/800050.801843", "asplos", 1982]], "Sudhir Ahuja": [0, ["A Multi-Microprocessor Architecture with Hardware Support for Communication and Scheduling", ["Sudhir Ahuja", "Abhaya Asthana"], "https://doi.org/10.1145/800050.801844", "asplos", 1982]], "Abhaya Asthana": [0, ["A Multi-Microprocessor Architecture with Hardware Support for Communication and Scheduling", ["Sudhir Ahuja", "Abhaya Asthana"], "https://doi.org/10.1145/800050.801844", "asplos", 1982]]}