102. Printing statistics.

=== pipelined_mult ===

   Number of wires:                414
   Number of wire bits:            995
   Number of public wires:          15
   Number of public wire bits:     500
   Number of ports:                  5
   Number of port bits:            130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                628
     $_ANDNOT_                      46
     $_AND_                         16
     $_MUX_                        194
     $_NAND_                        16
     $_NOR_                         31
     $_ORNOT_                        7
     $_OR_                          56
     $_XNOR_                        34
     $_XOR_                         29
     add3x64                         1
     mult_16x16                      4
     sky130_fd_sc_hd__dfxtp_2      194

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type \mult_16x16 is unknown!
   Area for cell type \add3x64 is unknown!

   Chip area for module '\pipelined_mult': 4126.457600
     of which used for sequential elements: 4126.457600 (100.00%)

