
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v' to AST representation.
Generating RTLIL representation for module `\i2s_to_wb_dma_fsm'.
Generating RTLIL representation for module `\i2s_to_wb_fifo_fsm'.
Generating RTLIL representation for module `\i2s_to_wb_top'.
Generating RTLIL representation for module `\i2s_to_wb_tx_dma'.
Generating RTLIL representation for module `\i2s_to_wb_tx_if'.
Generating RTLIL representation for module `\i2s_to_wb_tx'.
Generating RTLIL representation for module `\sync_fifo'.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:736$73.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:755.7-755.22.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:736$73.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:757.2-757.18.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:736$73.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:757.2-757.18.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:736$73.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:757.2-757.18.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:736$73.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:757.2-757.18.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:736$73.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:757.2-757.18.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:737$74.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:755.7-755.22.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:737$74.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:757.2-757.18.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:737$74.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:757.2-757.18.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:737$74.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:757.2-757.18.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:737$74.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:757.2-757.18.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:737$74.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:757.2-757.18.
Warning: wire '\log2$func$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:737$74.value' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:757.2-757.18.
Generating RTLIL representation for module `\tone_440_rom'.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/i2s_to_wb.v:0: ERROR: Can not open file `../../../../i2s_to_wb/scilab/tone_roms/tone_440_at_48000sps_rom.txt` for \$readmemh.
