{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638476948558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638476948561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  2 15:29:08 2021 " "Processing started: Thu Dec  2 15:29:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638476948561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638476948561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Lab6 -c Lab6 --generate_functional_sim_netlist " "Command: quartus_map Lab6 -c Lab6 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638476948562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1638476948846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behaviour " "Found design unit 1: latch1-Behaviour" {  } { { "latch1.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/latch1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949659 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-behavior " "Found design unit 1: dec4to16-behavior" {  } { { "dec4to16.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/dec4to16.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949685 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/dec4to16.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ALU.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949697 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUBlock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALUBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBlock " "Found entity 1: ALUBlock" {  } { { "ALUBlock.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/ALUBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/sseg.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949728 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/sseg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModifiedALUBlock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ModifiedALUBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ModifiedALUBlock " "Found entity 1: ModifiedALUBlock" {  } { { "ModifiedALUBlock.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/ModifiedALUBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModifiedALU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ModifiedALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModifiedALU-calculation " "Found design unit 1: ModifiedALU-calculation" {  } { { "ModifiedALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ModifiedALU.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949756 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModifiedALU " "Found entity 1: ModifiedALU" {  } { { "ModifiedALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ModifiedALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3Block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Prob3Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Prob3Block " "Found entity 1: Prob3Block" {  } { { "Prob3Block.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/Prob3Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prob3ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prob3ALU-calculation2 " "Found design unit 1: Prob3ALU-calculation2" {  } { { "Prob3ALU.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949790 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prob3ALU " "Found entity 1: Prob3ALU" {  } { { "Prob3ALU.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prob3sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prob3sseg-Behavior " "Found design unit 1: Prob3sseg-Behavior" {  } { { "Prob3sseg.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prob3sseg " "Found entity 1: Prob3sseg" {  } { { "Prob3sseg.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/machine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949821 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3Testmachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prob3Testmachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prob3Testmachine-fsm " "Found design unit 1: Prob3Testmachine-fsm" {  } { { "Prob3Testmachine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3Testmachine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949837 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prob3Testmachine " "Found entity 1: Prob3Testmachine" {  } { { "Prob3Testmachine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3Testmachine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ComponentBlock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ComponentBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComponentBlock " "Found entity 1: ComponentBlock" {  } { { "ComponentBlock.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/ComponentBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476949851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476949851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prob3Block " "Elaborating entity \"Prob3Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638476950018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prob3sseg Prob3sseg:inst13 " "Elaborating entity \"Prob3sseg\" for hierarchy \"Prob3sseg:inst13\"" {  } { { "Prob3Block.bdf" "inst13" { Schematic "/home/student1/pveluri/Desktop/Lab6/Prob3Block.bdf" { { 0 712 880 80 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prob3ALU Prob3ALU:inst " "Elaborating entity \"Prob3ALU\" for hierarchy \"Prob3ALU:inst\"" {  } { { "Prob3Block.bdf" "inst" { Schematic "/home/student1/pveluri/Desktop/Lab6/Prob3Block.bdf" { { 0 480 688 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950042 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 Prob3ALU.vhd(20) " "VHDL Process Statement warning at Prob3ALU.vhd(20): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Prob3ALU.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3ALU.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1638476950044 "|Prob3Block|Prob3ALU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst2 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst2\"" {  } { { "Prob3Block.bdf" "inst2" { Schematic "/home/student1/pveluri/Desktop/Lab6/Prob3Block.bdf" { { 0 192 352 112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 dec4to16:inst4 " "Elaborating entity \"dec4to16\" for hierarchy \"dec4to16:inst4\"" {  } { { "Prob3Block.bdf" "inst4" { Schematic "/home/student1/pveluri/Desktop/Lab6/Prob3Block.bdf" { { 272 472 632 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst1 " "Elaborating entity \"machine\" for hierarchy \"machine:inst1\"" {  } { { "Prob3Block.bdf" "inst1" { Schematic "/home/student1/pveluri/Desktop/Lab6/Prob3Block.bdf" { { 240 184 384 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950061 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Prob3sseg:inst13\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Prob3sseg:inst13\|Mux0\"" {  } { { "Prob3sseg.vhd" "Mux0" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638476950185 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Prob3sseg:inst13\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Prob3sseg:inst13\|Mux1\"" {  } { { "Prob3sseg.vhd" "Mux1" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638476950185 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Prob3sseg:inst13\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Prob3sseg:inst13\|Mux2\"" {  } { { "Prob3sseg.vhd" "Mux2" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638476950185 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Prob3sseg:inst13\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Prob3sseg:inst13\|Mux3\"" {  } { { "Prob3sseg.vhd" "Mux3" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638476950185 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1638476950185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Prob3sseg:inst13\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"Prob3sseg:inst13\|lpm_mux:Mux0\"" {  } { { "Prob3sseg.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638476950264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Prob3sseg:inst13\|lpm_mux:Mux0 " "Instantiated megafunction \"Prob3sseg:inst13\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950264 ""}  } { { "Prob3sseg.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638476950264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "/home/student1/pveluri/Desktop/Lab6/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638476950332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638476950332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Prob3sseg:inst13\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"Prob3sseg:inst13\|lpm_mux:Mux2\"" {  } { { "Prob3sseg.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638476950346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Prob3sseg:inst13\|lpm_mux:Mux2 " "Instantiated megafunction \"Prob3sseg:inst13\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638476950346 ""}  } { { "Prob3sseg.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1638476950346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638476950513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  2 15:29:10 2021 " "Processing ended: Thu Dec  2 15:29:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638476950513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638476950513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638476950513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638476950513 ""}
