0.7
2020.2
May  7 2023
15:10:42
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/AESL_axi_master_gmem.v,1715588978,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/AESL_axi_slave_control.v,1715588978,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/csv_file_dump.svh,1715588978,verilog,,,,,,,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/dataflow_monitor.sv,1715588978,systemVerilog,/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/nodf_module_interface.svh;/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/pp_loop_interface.svh,,/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/dump_file_agent.svh;/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/csv_file_dump.svh;/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/sample_agent.svh;/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/loop_sample_agent.svh;/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/sample_manager.svh;/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/nodf_module_interface.svh;/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/nodf_module_monitor.svh;/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/pp_loop_interface.svh;/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/pp_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/dump_file_agent.svh,1715588978,verilog,,,,,,,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/fifo_para.vh,1715588978,verilog,,,,,,,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/ip/xil_defaultlib/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip.v,1715589003,systemVerilog,,,,mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/loop_sample_agent.svh,1715588978,verilog,,,,,,,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac.autotb.v,1715588978,systemVerilog,,,/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/fifo_para.vh,apatb_mac_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac.v,1715588782,systemVerilog,,,,mac,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac_control_s_axi.v,1715588783,systemVerilog,,,,mac_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1.v,1715588782,systemVerilog,,,,mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac_gmem_m_axi.v,1715588782,systemVerilog,,,,mac_gmem_m_axi;mac_gmem_m_axi_burst_converter;mac_gmem_m_axi_fifo;mac_gmem_m_axi_load;mac_gmem_m_axi_mem;mac_gmem_m_axi_read;mac_gmem_m_axi_reg_slice;mac_gmem_m_axi_srl;mac_gmem_m_axi_store;mac_gmem_m_axi_throttle;mac_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/nodf_module_interface.svh,1715588978,verilog,,,,nodf_module_intf,,,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/nodf_module_monitor.svh,1715588978,verilog,,,,,,,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/pp_loop_interface.svh,1715588978,verilog,,,,pp_loop_intf,,,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/pp_loop_monitor.svh,1715588978,verilog,,,,,,,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/sample_agent.svh,1715588978,verilog,,,,,,,,,,,,
/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/sample_manager.svh,1715588978,verilog,,,,,,,,,,,,
