 pcie phy reg offset  phy data reg bits  generate clocks from HCSL buffers, shared parts  Ensure PCIe PHY is properly reset  Enable PCIe Pre-Emphasis: What these value means?  pcie phy reg offset  phy data reg bits  generate clocks from HCSL buffers, shared parts  Ensure PCIe PHY is properly reset  Enable PCIe Pre-Emphasis: What these value means?  pcie phy reg offset  phy data reg bits  generate clocks from HCSL buffers, shared parts  Ensure PCIe PHY is properly reset  Enable PCIe Pre-Emphasis: What these value means?  pcie phy reg offset  phy data reg bits  generate clocks from HCSL buffers, shared parts  Ensure PCIe PHY is properly reset  Enable PCIe Pre-Emphasis: What these value means?  pcie phy reg offset  phy data reg bits  generate clocks from HCSL buffers, shared parts  Ensure PCIe PHY is properly reset  Enable PCIe Pre-Emphasis: What these value means? 