$comment
	File created using the following command:
		vcd file contador_temp.msim.vcd -direction
$end
$date
	Tue Apr 10 03:15:03 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module contador_temp_vlg_vec_tst $end
$var reg 1 ! cin $end
$var reg 1 " clock_1hz $end
$var reg 4 # dtRl0 [3:0] $end
$var reg 1 $ enTE $end
$var reg 1 % rst $end
$var reg 1 & wrTE $end
$var wire 1 ' cout $end
$var wire 1 ( q [3] $end
$var wire 1 ) q [2] $end
$var wire 1 * q [1] $end
$var wire 1 + q [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 cout~output_o $end
$var wire 1 4 q[3]~output_o $end
$var wire 1 5 q[2]~output_o $end
$var wire 1 6 q[1]~output_o $end
$var wire 1 7 q[0]~output_o $end
$var wire 1 8 clock_1hz~input_o $end
$var wire 1 9 clock_1hz~inputclkctrl_outclk $end
$var wire 1 : cin~input_o $end
$var wire 1 ; inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~1_cout $end
$var wire 1 < inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 = dtRl0[0]~input_o $end
$var wire 1 > wrTE~input_o $end
$var wire 1 ? rst~input_o $end
$var wire 1 @ inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout $end
$var wire 1 A inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout $end
$var wire 1 B enTE~input_o $end
$var wire 1 C inst|LPM_COUNTER_component|auto_generated|_~0_combout $end
$var wire 1 D inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 E inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 F dtRl0[1]~input_o $end
$var wire 1 G inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout $end
$var wire 1 H inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 I inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 J dtRl0[2]~input_o $end
$var wire 1 K inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout $end
$var wire 1 L inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 M inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 N dtRl0[3]~input_o $end
$var wire 1 O inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout $end
$var wire 1 P inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 Q inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout $end
$var wire 1 R inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 S inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 T inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 U inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
b101 #
0$
0%
0&
1'
0+
0*
0)
0(
x,
0-
1.
x/
10
11
12
13
04
05
06
07
08
09
1:
1;
1<
1=
0>
0?
1@
1A
0B
0C
0D
1E
0F
0G
1H
1I
1J
0K
0L
1M
0N
1O
1P
1Q
0U
0T
0S
0R
$end
#20000
1"
18
19
0,
#40000
0"
08
09
1,
#60000
1"
18
19
0,
#80000
0"
08
09
1,
#100000
1"
18
19
0,
#120000
0"
08
09
1,
#140000
1$
1"
1B
18
19
0,
1C
#160000
0"
08
09
1,
#180000
1"
18
19
0,
1R
1U
0P
0M
1D
0<
14
17
1(
1+
0H
0E
0Q
1L
0I
0A
03
0'
1M
#200000
1&
0"
1>
08
09
1,
0O
1K
1A
#220000
1"
18
19
0,
0R
1S
0M
1I
04
15
0(
1)
#240000
0&
0"
0>
08
09
1,
1O
0K
0A
#260000
1"
18
19
0,
0U
0D
1<
07
0+
1H
1E
0I
#280000
0"
08
09
1,
#290000
1%
1?
0,
0O
1A
0@
#300000
1"
18
19
1,
0S
0L
1I
05
0)
1P
1M
1Q
13
1'
#310000
0%
0?
0,
1O
1@
#320000
0"
08
09
1,
#340000
1"
18
19
0,
1R
1U
0P
0M
1D
0<
14
17
1(
1+
0H
0E
0Q
1L
0I
0A
03
0'
1M
#360000
0"
08
09
1,
#380000
1"
18
19
0,
0U
0D
1<
07
0+
1H
1E
0L
1I
0M
#400000
0"
08
09
1,
#420000
1"
18
19
0,
0R
1S
1T
1U
1P
1M
1L
0I
0H
0E
1D
0<
04
15
16
17
0(
1)
1*
1+
0P
0M
1I
1E
1Q
1A
13
1'
0Q
0A
03
0'
#440000
0"
08
09
1,
#460000
1"
18
19
0,
0U
0D
1<
07
0+
0E
#480000
0"
08
09
1,
#500000
1"
18
19
0,
0T
1U
1H
1E
1D
0<
06
17
0*
1+
0I
0H
0E
1I
#520000
1%
0"
1?
08
09
1,
0O
1A
0@
#540000
0%
1"
0?
18
19
0,
1O
0A
1@
0S
0U
0I
0D
1<
05
07
0)
0+
1H
1E
0L
1I
1P
1M
1Q
1A
13
1'
#560000
0"
08
09
1,
#580000
1"
18
19
0,
1R
1U
0P
0M
1D
0<
14
17
1(
1+
0H
0E
0Q
1L
0I
0A
03
0'
1M
#600000
1%
0"
1?
08
09
1,
0O
1A
0@
#620000
0%
1"
0?
18
19
0,
1O
0A
1@
0R
0U
0M
0D
1<
04
07
0(
0+
1H
1E
0L
1I
1P
1M
1Q
1A
13
1'
#640000
0"
08
09
1,
#660000
1"
18
19
0,
1R
1U
0P
0M
1D
0<
14
17
1(
1+
0H
0E
0Q
1L
0I
0A
03
0'
1M
#680000
0"
08
09
1,
#700000
1"
18
19
0,
0U
0D
1<
07
0+
1H
1E
0L
1I
0M
#720000
0"
08
09
1,
#740000
1"
18
19
0,
0R
1S
1T
1U
1P
1M
1L
0I
0H
0E
1D
0<
04
15
16
17
0(
1)
1*
1+
0P
0M
1I
1E
1Q
1A
13
1'
0Q
0A
03
0'
#760000
0"
08
09
1,
#770000
0$
0B
0,
0C
#780000
1"
18
19
1,
#800000
0"
08
09
0,
#820000
1"
18
19
1,
#840000
0"
08
09
0,
#860000
1"
18
19
1,
#880000
0"
08
09
0,
#900000
1"
18
19
1,
#920000
0"
08
09
0,
#940000
1"
18
19
1,
#960000
0"
08
09
0,
#980000
1"
18
19
1,
#1000000
