Classic Timing Analyzer report for COADEXP8
Sun Dec 17 02:18:53 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tco
  7. tpd
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                        ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+---------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.380 ns                         ; divide_led:inst|sys_clk_out ; led[1]                    ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.525 ns                         ; CLK                         ; led[0]                    ; --         ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 305.53 MHz ( period = 3.273 ns ) ; divide_led:inst|count1[4]   ; divide_led:inst|count1[2] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                             ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+---------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 305.53 MHz ( period = 3.273 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|count1[0]   ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|count1[9]   ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|count1[8]   ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|count1[5]   ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|count1[4]   ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|count1[7]   ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|count1[6]   ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|count1[1]   ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|count1[3]   ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|count1[2]   ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; divide_led:inst|count1[0]   ; divide_led:inst|count1[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; divide_led:inst|count1[0]   ; divide_led:inst|count1[9]   ; CLK        ; CLK      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; divide_led:inst|count1[0]   ; divide_led:inst|count1[8]   ; CLK        ; CLK      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; divide_led:inst|count1[0]   ; divide_led:inst|count1[5]   ; CLK        ; CLK      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; divide_led:inst|count1[0]   ; divide_led:inst|count1[4]   ; CLK        ; CLK      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; divide_led:inst|count1[0]   ; divide_led:inst|count1[7]   ; CLK        ; CLK      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; divide_led:inst|count1[0]   ; divide_led:inst|count1[6]   ; CLK        ; CLK      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; divide_led:inst|count1[0]   ; divide_led:inst|count1[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; divide_led:inst|count1[0]   ; divide_led:inst|count1[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; divide_led:inst|count1[0]   ; divide_led:inst|count1[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.984 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; divide_led:inst|count1[5]   ; divide_led:inst|count1[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; divide_led:inst|count1[5]   ; divide_led:inst|count1[9]   ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; divide_led:inst|count1[5]   ; divide_led:inst|count1[8]   ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; divide_led:inst|count1[5]   ; divide_led:inst|count1[5]   ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; divide_led:inst|count1[5]   ; divide_led:inst|count1[4]   ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; divide_led:inst|count1[5]   ; divide_led:inst|count1[7]   ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; divide_led:inst|count1[5]   ; divide_led:inst|count1[6]   ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; divide_led:inst|count1[5]   ; divide_led:inst|count1[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; divide_led:inst|count1[5]   ; divide_led:inst|count1[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; 331.02 MHz ( period = 3.021 ns )               ; divide_led:inst|count1[5]   ; divide_led:inst|count1[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; 336.81 MHz ( period = 2.969 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 2.705 ns                ;
; N/A   ; 337.27 MHz ( period = 2.965 ns )               ; divide_led:inst|count1[4]   ; divide_led:inst|state       ; CLK        ; CLK      ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 339.67 MHz ( period = 2.944 ns )               ; divide_led:inst|count1[0]   ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 2.680 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[0]   ; divide_led:inst|state       ; CLK        ; CLK      ; None                        ; None                      ; 2.676 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|count1[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|count1[9]   ; CLK        ; CLK      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|count1[8]   ; CLK        ; CLK      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|count1[5]   ; CLK        ; CLK      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|count1[4]   ; CLK        ; CLK      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|count1[7]   ; CLK        ; CLK      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|count1[6]   ; CLK        ; CLK      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|count1[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|count1[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|count1[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|count1[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|count1[9]   ; CLK        ; CLK      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|count1[8]   ; CLK        ; CLK      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|count1[5]   ; CLK        ; CLK      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|count1[4]   ; CLK        ; CLK      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|count1[7]   ; CLK        ; CLK      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|count1[6]   ; CLK        ; CLK      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|count1[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|count1[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|count1[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|count1[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|count1[9]   ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|count1[8]   ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|count1[5]   ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|count1[4]   ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|count1[7]   ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|count1[6]   ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|count1[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|count1[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|count1[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[5]   ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[5]   ; divide_led:inst|state       ; CLK        ; CLK      ; None                        ; None                      ; 2.449 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|count1[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|count1[9]   ; CLK        ; CLK      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|count1[8]   ; CLK        ; CLK      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|count1[5]   ; CLK        ; CLK      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|count1[4]   ; CLK        ; CLK      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|count1[7]   ; CLK        ; CLK      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|count1[6]   ; CLK        ; CLK      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|count1[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|count1[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|count1[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[1]   ; divide_led:inst|state       ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|count1[9]   ; CLK        ; CLK      ; None                        ; None                      ; 2.331 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 2.293 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[6]   ; divide_led:inst|state       ; CLK        ; CLK      ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 2.262 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[7]   ; divide_led:inst|state       ; CLK        ; CLK      ; None                        ; None                      ; 2.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|count1[8]   ; CLK        ; CLK      ; None                        ; None                      ; 2.245 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|count1[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|count1[5]   ; CLK        ; CLK      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|count1[4]   ; CLK        ; CLK      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|count1[7]   ; CLK        ; CLK      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|count1[6]   ; CLK        ; CLK      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|count1[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|count1[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|count1[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|count1[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|count1[9]   ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|count1[8]   ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|count1[5]   ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|count1[4]   ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|count1[7]   ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|count1[6]   ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|count1[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|count1[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|count1[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[3]   ; divide_led:inst|state       ; CLK        ; CLK      ; None                        ; None                      ; 2.095 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|count1[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|count1[9]   ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|count1[8]   ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|count1[5]   ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|count1[4]   ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|count1[7]   ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|count1[6]   ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|count1[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|count1[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|count1[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 1.924 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[2]   ; divide_led:inst|state       ; CLK        ; CLK      ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[9]   ; divide_led:inst|state       ; CLK        ; CLK      ; None                        ; None                      ; 1.815 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|count1[8]   ; divide_led:inst|state       ; CLK        ; CLK      ; None                        ; None                      ; 1.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|state       ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|sys_clk_out ; divide_led:inst|sys_clk_out ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divide_led:inst|state       ; divide_led:inst|state       ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+-----------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To     ; From Clock ;
+-------+--------------+------------+-----------------------------+--------+------------+
; N/A   ; None         ; 7.380 ns   ; divide_led:inst|sys_clk_out ; led[1] ; CLK        ;
+-------+--------------+------------+-----------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 5.525 ns        ; CLK  ; led[0] ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Dec 17 02:18:53 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP8 -c COADEXP8 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 305.53 MHz between source register "divide_led:inst|count1[4]" and destination register "divide_led:inst|count1[0]" (period= 3.273 ns)
    Info: + Longest register to register delay is 3.009 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N11; Fanout = 3; REG Node = 'divide_led:inst|count1[4]'
        Info: 2: + IC(0.737 ns) + CELL(0.529 ns) = 1.266 ns; Loc. = LCCOMB_X3_Y1_N24; Fanout = 1; COMB Node = 'divide_led:inst|LessThan0~170'
        Info: 3: + IC(0.375 ns) + CELL(0.370 ns) = 2.011 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 12; COMB Node = 'divide_led:inst|LessThan0~171'
        Info: 4: + IC(0.338 ns) + CELL(0.660 ns) = 3.009 ns; Loc. = LCFF_X3_Y1_N3; Fanout = 3; REG Node = 'divide_led:inst|count1[0]'
        Info: Total cell delay = 1.559 ns ( 51.81 % )
        Info: Total interconnect delay = 1.450 ns ( 48.19 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.867 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X3_Y1_N3; Fanout = 3; REG Node = 'divide_led:inst|count1[0]'
            Info: Total cell delay = 1.806 ns ( 62.99 % )
            Info: Total interconnect delay = 1.061 ns ( 37.01 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.867 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X3_Y1_N11; Fanout = 3; REG Node = 'divide_led:inst|count1[4]'
            Info: Total cell delay = 1.806 ns ( 62.99 % )
            Info: Total interconnect delay = 1.061 ns ( 37.01 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "CLK" to destination pin "led[1]" through register "divide_led:inst|sys_clk_out" is 7.380 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.867 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X3_Y1_N1; Fanout = 2; REG Node = 'divide_led:inst|sys_clk_out'
        Info: Total cell delay = 1.806 ns ( 62.99 % )
        Info: Total interconnect delay = 1.061 ns ( 37.01 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N1; Fanout = 2; REG Node = 'divide_led:inst|sys_clk_out'
        Info: 2: + IC(0.913 ns) + CELL(3.296 ns) = 4.209 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'led[1]'
        Info: Total cell delay = 3.296 ns ( 78.31 % )
        Info: Total interconnect delay = 0.913 ns ( 21.69 % )
Info: Longest tpd from source pin "CLK" to destination pin "led[0]" is 5.525 ns
    Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'
    Info: 2: + IC(1.279 ns) + CELL(3.106 ns) = 5.525 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'led[0]'
    Info: Total cell delay = 4.246 ns ( 76.85 % )
    Info: Total interconnect delay = 1.279 ns ( 23.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Sun Dec 17 02:18:54 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


