// Seed: 3748949558
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    input  tri0  id_0
    , id_8,
    input  wire  id_1,
    input  wire  id_2,
    output tri   id_3,
    output tri   id_4,
    output uwire id_5,
    input  wor   id_6
);
  tri id_9;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
  assign id_4 = id_9;
endmodule
