#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024f5ccce080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024f5ccce210 .scope module, "Shifter_tb" "Shifter_tb" 3 3;
 .timescale -9 -12;
v0000024f5cce1720_0 .var "Sh", 1 0;
v0000024f5cce17c0_0 .var "ShIn", 31 0;
v0000024f5cce1860_0 .net "ShOut", 31 0, L_0000024f5cceef80;  1 drivers
v0000024f5ccd4c40_0 .var "Shamt5", 4 0;
v0000024f5ccd4ce0_0 .var/i "out_shift", 31 0;
S_0000024f5cce14f0 .scope module, "u_Shifter" "Shifter" 3 11, 4 1 0, S_0000024f5ccce210;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "Sh";
    .port_info 1 /INPUT 5 "Shamt5";
    .port_info 2 /INPUT 32 "ShIn";
    .port_info 3 /OUTPUT 32 "ShOut";
v0000024f5cbbbcc0_4 .array/port v0000024f5cbbbcc0, 4;
L_0000024f5cceef80 .functor BUFZ 32, v0000024f5cbbbcc0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024f5cbb7ff0_0 .net "Sh", 1 0, v0000024f5cce1720_0;  1 drivers
v0000024f5cca30e0_0 .net "ShIn", 31 0, v0000024f5cce17c0_0;  1 drivers
v0000024f5cbbbcc0 .array "ShMid", 0 4, 31 0;
v0000024f5cbbbd60_0 .net "ShOut", 31 0, L_0000024f5cceef80;  alias, 1 drivers
v0000024f5cce1680_0 .net "Shamt5", 4 0, v0000024f5ccd4c40_0;  1 drivers
v0000024f5cbbbcc0_0 .array/port v0000024f5cbbbcc0, 0;
E_0000024f5cccfac0/0 .event anyedge, v0000024f5cbb7ff0_0, v0000024f5cce1680_0, v0000024f5cca30e0_0, v0000024f5cbbbcc0_0;
v0000024f5cbbbcc0_1 .array/port v0000024f5cbbbcc0, 1;
v0000024f5cbbbcc0_2 .array/port v0000024f5cbbbcc0, 2;
v0000024f5cbbbcc0_3 .array/port v0000024f5cbbbcc0, 3;
E_0000024f5cccfac0/1 .event anyedge, v0000024f5cbbbcc0_1, v0000024f5cbbbcc0_2, v0000024f5cbbbcc0_3, v0000024f5cbbbcc0_4;
E_0000024f5cccfac0 .event/or E_0000024f5cccfac0/0, E_0000024f5cccfac0/1;
    .scope S_0000024f5cce14f0;
T_0 ;
    %wait E_0000024f5cccfac0;
    %load/vec4 v0000024f5cbb7ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_0.5, 8;
    %load/vec4 v0000024f5cca30e0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %jmp/1 T_0.6, 8;
T_0.5 ; End of true expr.
    %load/vec4 v0000024f5cca30e0_0;
    %jmp/0 T_0.6, 8;
 ; End of false expr.
    %blend;
T_0.6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 28, 0, 2;
    %concati/vec4 0, 0, 4;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.11, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.13, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_0.15, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000024f5cca30e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %load/vec4 v0000024f5cca30e0_0;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.17, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.19, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 28, 4, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.20, 8;
T_0.19 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.20, 8;
 ; End of false expr.
    %blend;
T_0.20;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.21, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.22, 8;
T_0.21 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.22, 8;
 ; End of false expr.
    %blend;
T_0.22;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.23, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.24, 8;
T_0.23 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.24, 8;
 ; End of false expr.
    %blend;
T_0.24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_0.25, 8;
    %load/vec4 v0000024f5cca30e0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0000024f5cca30e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.26, 8;
T_0.25 ; End of true expr.
    %load/vec4 v0000024f5cca30e0_0;
    %jmp/0 T_0.26, 8;
 ; End of false expr.
    %blend;
T_0.26;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.27, 8;
    %load/vec4 v0000024f5cca30e0_0;
    %parti/s 1, 31, 6;
    %replicate 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.28, 8;
T_0.27 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.28, 8;
 ; End of false expr.
    %blend;
T_0.28;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.29, 8;
    %load/vec4 v0000024f5cca30e0_0;
    %parti/s 1, 31, 6;
    %replicate 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 28, 4, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.30, 8;
T_0.29 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.30, 8;
 ; End of false expr.
    %blend;
T_0.30;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.31, 8;
    %load/vec4 v0000024f5cca30e0_0;
    %parti/s 1, 31, 6;
    %replicate 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.32, 8;
T_0.31 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.32, 8;
 ; End of false expr.
    %blend;
T_0.32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.33, 8;
    %load/vec4 v0000024f5cca30e0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.34, 8;
T_0.33 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.34, 8;
 ; End of false expr.
    %blend;
T_0.34;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_0.35, 8;
    %load/vec4 v0000024f5cca30e0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0000024f5cca30e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.36, 8;
T_0.35 ; End of true expr.
    %load/vec4 v0000024f5cca30e0_0;
    %jmp/0 T_0.36, 8;
 ; End of false expr.
    %blend;
T_0.36;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.37, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.38, 8;
T_0.37 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.38, 8;
 ; End of false expr.
    %blend;
T_0.38;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_0.39, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 4, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 28, 4, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.40, 8;
T_0.39 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.40, 8;
 ; End of false expr.
    %blend;
T_0.40;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.41, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 30, 2, 3;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.42, 8;
T_0.41 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.42, 8;
 ; End of false expr.
    %blend;
T_0.42;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %load/vec4 v0000024f5cce1680_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.43, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.44, 8;
T_0.43 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000024f5cbbbcc0, 4;
    %jmp/0 T_0.44, 8;
 ; End of false expr.
    %blend;
T_0.44;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024f5cbbbcc0, 4, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024f5ccce210;
T_1 ;
    %vpi_call/w 3 22 "$dumpfile", "Simulation_Source/shifter.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024f5ccce210 {0 0 0};
    %pushi/vec4 689220430, 0, 32;
    %store/vec4 v0000024f5cce17c0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024f5ccd4c40_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024f5ccd4c40_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftl 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %load/vec4 v0000024f5cce17c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024f5ccd4c40_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024f5ccd4c40_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftl 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %load/vec4 v0000024f5cce17c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024f5ccd4c40_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000024f5ccd4c40_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftl 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %load/vec4 v0000024f5cce17c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024f5ccd4c40_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000024f5ccd4c40_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftl 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %load/vec4 v0000024f5cce17c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024f5ccd4c40_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000024f5ccd4c40_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftl 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %load/vec4 v0000024f5cce17c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024f5ccd4c40_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000024f5ccd4c40_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftl 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024f5cce1720_0, 0, 2;
    %load/vec4 v0000024f5cce17c0_0;
    %ix/getv 4, v0000024f5ccd4c40_0;
    %shiftr 4;
    %load/vec4 v0000024f5cce17c0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024f5ccd4c40_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0000024f5ccd4ce0_0, 0, 32;
    %delay 100000, 0;
    %vpi_call/w 3 62 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\Simulation_Source\Shifter_tb.v";
    ".\Design_Source\Shifter.v";
