<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MPIDR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">MPIDR_EL1, Multiprocessor Affinity Register</h1><p>The MPIDR_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>In a multiprocessor system, provides an additional PE identification mechanism for scheduling purposes.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Configuration</h2><p>AArch64 System register MPIDR_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-mpidr.html">MPIDR</a>.
          </p>
          <p>The assigned value of the <a href="AArch32-mpidr.html">MPIDR</a>.{Aff2, Aff1, Aff0} or MPIDR_EL1.{Aff3, Aff2, Aff1, Aff0} set of fields of each PE must be unique within the system as a whole.</p>
        
          <p>In a uniprocessor system ARM recommends that each Aff&lt;n&gt; field of this register returns a value of 0.</p>
        <h2>Attributes</h2>
          <p>MPIDR_EL1 is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The MPIDR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="8"><a href="#Aff3">Aff3</a></td></tr><tr class="firstrow"><td class="lr">1</td><td class="lr" colspan="1"><a href="#U">U</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#MT">MT</a></td><td class="lr" colspan="8"><a href="#Aff2">Aff2</a></td><td class="lr" colspan="8"><a href="#Aff1">Aff1</a></td><td class="lr" colspan="8"><a href="#Aff0">Aff0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="0">
                Bits [63:40]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Aff3">Aff3, bits [39:32]
                  </h4>
              <p>Affinity level 3. Highest level affinity field.</p>
            <h4 id="1">
                Bit [31]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="U">U, bit [30]
              </h4>
              <p>Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Processor is part of a multiprocessor system.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Processor is part of a uniprocessor system.</p>
                </td></tr></table><h4 id="0">
                Bits [29:25]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="MT">MT, bit [24]
              </h4>
              <p>Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>MT</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Performance of PEs at the lowest affinity level is largely independent.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Performance of PEs at the lowest affinity level is very interdependent.</p>
                </td></tr></table><h4 id="Aff2">Aff2, bits [23:16]
                  </h4>
              <p>Affinity level 2. Second highest level affinity field.</p>
            <h4 id="Aff1">Aff1, bits [15:8]
                  </h4>
              <p>Affinity level 1. Third highest level affinity field.</p>
            <h4 id="Aff0">Aff0, bits [7:0]
                  </h4>
              <p>Affinity level 0. Lowest level affinity field.</p>
            <div class="access_mechanisms"><h2>Accessing the MPIDR_EL1</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>MPIDR_EL1</td><td>11</td><td>000</td><td>0000</td><td>0000</td><td>101</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
