Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jan 31 16:21:30 2022
| Host         : DESKTOP-00KO0KK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file circuit_tr_signal_timing_summary_routed.rpt -pb circuit_tr_signal_timing_summary_routed.pb -rpx circuit_tr_signal_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit_tr_signal
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (820)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (529)
5. checking no_input_delay (8)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (820)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: i_btn[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_btn[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_btn[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: i_btn[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/EtatCourant_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/EtatCourant_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/EtatCourant_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[13]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[15]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[16]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[17]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[18]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[19]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[20]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[21]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[22]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[23]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[13]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/FSM_onehot_fsm_EtatCourant_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/M8_commande/U0/fsm_EtatCourant_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M8_commande/U0/fsm_EtatCourant_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/M8_commande/U0/fsm_EtatCourant_reg[2]/Q (HIGH)

 There are 205 register/latch pins with no clock driven by root clock pin: inst_synchro/inst_gen_clk_codec/d_bclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: inst_synchro/inst_gen_clk_codec/q_reclrc_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (529)
--------------------------------------------------
 There are 529 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.164        0.000                      0                  247        0.161        0.000                      0                  247        2.000        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBIN    {0.000 20.000}       40.000          25.000          
  CLKOUT0    {0.000 10.000}       20.000          50.000          
  CLKOUT1    {0.000 40.357}       80.714          12.389          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      12.633        0.000                       0                     2  
  CLKOUT0          15.164        0.000                      0                  226        0.161        0.000                      0                  226        9.500        0.000                       0                   126  
  CLKOUT1          77.295        0.000                      0                   19        0.200        0.000                      0                   19       39.857        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0            CLKOUT0                 18.416        0.000                      0                    2        0.421        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack       15.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.164ns  (required time - arrival time)
  Source:                 inst_init_codec/q_sel_cfg_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.284ns (26.958%)  route 3.479ns (73.042%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.746     6.487    inst_init_codec/clk_p
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/q_sel_cfg_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.419     6.906 f  inst_init_codec/q_sel_cfg_reg_reg[4]/Q
                         net (fo=19, routed)          1.537     8.443    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/q_sel_cfg_reg_reg[4]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.297     8.740 f  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/data_tx[5]_i_2/O
                         net (fo=2, routed)           0.426     9.166    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/data_tx[5]_i_2_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.118     9.284 f  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_12/O
                         net (fo=1, routed)           0.787    10.071    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_12_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.326    10.397 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_4/O
                         net (fo=1, routed)           0.729    11.126    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_4_n_0
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.250 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    11.250    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_1_n_0
    SLICE_X38Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.567    25.938    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X38Y20         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.485    26.423    
                         clock uncertainty           -0.088    26.335    
    SLICE_X38Y20         FDRE (Setup_fdre_C_D)        0.079    26.414    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         26.414    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                 15.164    

Slack (MET) :             15.592ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.858ns (23.428%)  route 2.804ns (76.572%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.489ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.748     6.489    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     6.945 f  inst_synchro/inst_synchro/ValueCounter3_reg[3]/Q
                         net (fo=2, routed)           0.812     7.757    inst_synchro/inst_synchro/ValueCounter3_reg[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.881 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.403     8.284    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.408 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.806     9.215    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.154     9.369 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.782    10.151    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.570    25.941    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                         clock pessimism              0.522    26.463    
                         clock uncertainty           -0.088    26.375    
    SLICE_X36Y17         FDRE (Setup_fdre_C_R)       -0.632    25.743    inst_synchro/inst_synchro/ValueCounter3_reg[10]
  -------------------------------------------------------------------
                         required time                         25.743    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 15.592    

Slack (MET) :             15.592ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.858ns (23.428%)  route 2.804ns (76.572%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.489ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.748     6.489    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     6.945 f  inst_synchro/inst_synchro/ValueCounter3_reg[3]/Q
                         net (fo=2, routed)           0.812     7.757    inst_synchro/inst_synchro/ValueCounter3_reg[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.881 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.403     8.284    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.408 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.806     9.215    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.154     9.369 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.782    10.151    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.570    25.941    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
                         clock pessimism              0.522    26.463    
                         clock uncertainty           -0.088    26.375    
    SLICE_X36Y17         FDRE (Setup_fdre_C_R)       -0.632    25.743    inst_synchro/inst_synchro/ValueCounter3_reg[11]
  -------------------------------------------------------------------
                         required time                         25.743    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 15.592    

Slack (MET) :             15.592ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.858ns (23.428%)  route 2.804ns (76.572%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.489ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.748     6.489    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     6.945 f  inst_synchro/inst_synchro/ValueCounter3_reg[3]/Q
                         net (fo=2, routed)           0.812     7.757    inst_synchro/inst_synchro/ValueCounter3_reg[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.881 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.403     8.284    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.408 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.806     9.215    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.154     9.369 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.782    10.151    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.570    25.941    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[8]/C
                         clock pessimism              0.522    26.463    
                         clock uncertainty           -0.088    26.375    
    SLICE_X36Y17         FDRE (Setup_fdre_C_R)       -0.632    25.743    inst_synchro/inst_synchro/ValueCounter3_reg[8]
  -------------------------------------------------------------------
                         required time                         25.743    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 15.592    

Slack (MET) :             15.592ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.858ns (23.428%)  route 2.804ns (76.572%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.489ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.748     6.489    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     6.945 f  inst_synchro/inst_synchro/ValueCounter3_reg[3]/Q
                         net (fo=2, routed)           0.812     7.757    inst_synchro/inst_synchro/ValueCounter3_reg[3]
    SLICE_X37Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.881 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.403     8.284    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.408 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.806     9.215    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.154     9.369 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.782    10.151    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.570    25.941    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[9]/C
                         clock pessimism              0.522    26.463    
                         clock uncertainty           -0.088    26.375    
    SLICE_X36Y17         FDRE (Setup_fdre_C_R)       -0.632    25.743    inst_synchro/inst_synchro/ValueCounter3_reg[9]
  -------------------------------------------------------------------
                         required time                         25.743    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 15.592    

Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.858ns (24.245%)  route 2.681ns (75.755%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.746     6.487    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     6.943 f  inst_synchro/inst_synchro/ValueCounter3_reg[11]/Q
                         net (fo=2, routed)           0.818     7.761    inst_synchro/inst_synchro/ValueCounter3_reg[11]
    SLICE_X37Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.885 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.403     8.288    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.412 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.806     9.218    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.154     9.372 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.026    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.572    25.943    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[0]/C
                         clock pessimism              0.522    26.465    
                         clock uncertainty           -0.088    26.377    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.632    25.745    inst_synchro/inst_synchro/ValueCounter3_reg[0]
  -------------------------------------------------------------------
                         required time                         25.745    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 15.719    

Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.858ns (24.245%)  route 2.681ns (75.755%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.746     6.487    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     6.943 f  inst_synchro/inst_synchro/ValueCounter3_reg[11]/Q
                         net (fo=2, routed)           0.818     7.761    inst_synchro/inst_synchro/ValueCounter3_reg[11]
    SLICE_X37Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.885 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.403     8.288    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.412 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.806     9.218    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.154     9.372 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.026    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.572    25.943    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[1]/C
                         clock pessimism              0.522    26.465    
                         clock uncertainty           -0.088    26.377    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.632    25.745    inst_synchro/inst_synchro/ValueCounter3_reg[1]
  -------------------------------------------------------------------
                         required time                         25.745    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 15.719    

Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.858ns (24.245%)  route 2.681ns (75.755%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.746     6.487    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     6.943 f  inst_synchro/inst_synchro/ValueCounter3_reg[11]/Q
                         net (fo=2, routed)           0.818     7.761    inst_synchro/inst_synchro/ValueCounter3_reg[11]
    SLICE_X37Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.885 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.403     8.288    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.412 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.806     9.218    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.154     9.372 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.026    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.572    25.943    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[2]/C
                         clock pessimism              0.522    26.465    
                         clock uncertainty           -0.088    26.377    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.632    25.745    inst_synchro/inst_synchro/ValueCounter3_reg[2]
  -------------------------------------------------------------------
                         required time                         25.745    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 15.719    

Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.858ns (24.245%)  route 2.681ns (75.755%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.746     6.487    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     6.943 f  inst_synchro/inst_synchro/ValueCounter3_reg[11]/Q
                         net (fo=2, routed)           0.818     7.761    inst_synchro/inst_synchro/ValueCounter3_reg[11]
    SLICE_X37Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.885 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.403     8.288    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.412 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.806     9.218    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.154     9.372 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.653    10.026    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.572    25.943    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[3]/C
                         clock pessimism              0.522    26.465    
                         clock uncertainty           -0.088    26.377    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.632    25.745    inst_synchro/inst_synchro/ValueCounter3_reg[3]
  -------------------------------------------------------------------
                         required time                         25.745    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 15.719    

Slack (MET) :             15.731ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.858ns (24.333%)  route 2.668ns (75.667%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    6.487ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.746     6.487    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y17         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.456     6.943 f  inst_synchro/inst_synchro/ValueCounter3_reg[11]/Q
                         net (fo=2, routed)           0.818     7.761    inst_synchro/inst_synchro/ValueCounter3_reg[11]
    SLICE_X37Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.885 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.403     8.288    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.412 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.806     9.218    inst_synchro/inst_synchro/eqOp__10
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.154     9.372 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.641    10.013    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X36Y16         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.571    25.942    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X36Y16         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[4]/C
                         clock pessimism              0.522    26.464    
                         clock uncertainty           -0.088    26.376    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.632    25.744    inst_synchro/inst_synchro/ValueCounter3_reg[4]
  -------------------------------------------------------------------
                         required time                         25.744    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                 15.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 inst_init_codec/d_sel_cfg_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/q_sel_cfg_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.767%)  route 0.091ns (39.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.587     1.859    inst_init_codec/clk_p
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  inst_init_codec/d_sel_cfg_reg_reg[1]/Q
                         net (fo=7, routed)           0.091     2.091    inst_init_codec/d_sel_cfg_reg_reg[1]
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/q_sel_cfg_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.854     2.408    inst_init_codec/clk_p
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/q_sel_cfg_reg_reg[1]/C
                         clock pessimism             -0.549     1.859    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.071     1.930    inst_init_codec/q_sel_cfg_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_init_codec/d_cfg_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_done_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.590     1.862    inst_init_codec/clk_p
    SLICE_X43Y15         FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141     2.003 r  inst_init_codec/d_cfg_busy_reg/Q
                         net (fo=3, routed)           0.109     2.113    inst_init_codec/d_cfg_busy_reg_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.045     2.158 r  inst_init_codec/d_cfg_done_i_1/O
                         net (fo=1, routed)           0.000     2.158    inst_init_codec/d_cfg_done_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  inst_init_codec/d_cfg_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.857     2.411    inst_init_codec/clk_p
    SLICE_X42Y15         FDRE                                         r  inst_init_codec/d_cfg_done_reg/C
                         clock pessimism             -0.536     1.875    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.120     1.995    inst_init_codec/d_cfg_done_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_init_codec/d_sel_cfg_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_sel_cfg_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.587     1.859    inst_init_codec/clk_p
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  inst_init_codec/d_sel_cfg_reg_reg[1]/Q
                         net (fo=7, routed)           0.084     2.084    inst_init_codec/d_sel_cfg_reg_reg[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.045     2.129 r  inst_init_codec/d_sel_cfg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.129    inst_init_codec/plusOp__0[5]
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.854     2.408    inst_init_codec/clk_p
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[5]/C
                         clock pessimism             -0.536     1.872    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.092     1.964    inst_init_codec/d_sel_cfg_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_init_codec/d_cfg_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_sel_cfg_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.590     1.862    inst_init_codec/clk_p
    SLICE_X43Y15         FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141     2.003 r  inst_init_codec/d_cfg_busy_reg/Q
                         net (fo=3, routed)           0.113     2.117    inst_init_codec/d_cfg_busy_reg_n_0
    SLICE_X42Y15         LUT5 (Prop_lut5_I3_O)        0.045     2.162 r  inst_init_codec/d_sel_cfg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.162    inst_init_codec/d_sel_cfg_reg[0]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.857     2.411    inst_init_codec/clk_p
    SLICE_X42Y15         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[0]/C
                         clock pessimism             -0.536     1.875    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121     1.996    inst_init_codec/d_sel_cfg_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_init_codec/d_sel_cfg_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_sel_cfg_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.390%)  route 0.119ns (38.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.587     1.859    inst_init_codec/clk_p
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  inst_init_codec/d_sel_cfg_reg_reg[2]/Q
                         net (fo=7, routed)           0.119     2.119    inst_init_codec/d_sel_cfg_reg_reg[2]
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.048     2.167 r  inst_init_codec/d_sel_cfg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.167    inst_init_codec/plusOp__0[4]
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.854     2.408    inst_init_codec/clk_p
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[4]/C
                         clock pessimism             -0.536     1.872    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.107     1.979    inst_init_codec/d_sel_cfg_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 inst_init_codec/d_sel_cfg_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_sel_cfg_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.587     1.859    inst_init_codec/clk_p
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  inst_init_codec/d_sel_cfg_reg_reg[2]/Q
                         net (fo=7, routed)           0.119     2.119    inst_init_codec/d_sel_cfg_reg_reg[2]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.045     2.164 r  inst_init_codec/d_sel_cfg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.164    inst_init_codec/plusOp__0[3]
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.854     2.408    inst_init_codec/clk_p
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[3]/C
                         clock pessimism             -0.536     1.872    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.091     1.963    inst_init_codec/d_sel_cfg_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.602%)  route 0.121ns (39.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.585     1.857    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X37Y18         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/Q
                         net (fo=4, routed)           0.121     2.119    inst_init_codec/inst_ctrl_i2c/q_busy_prec
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.045     2.164 r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant[5]_i_1/O
                         net (fo=1, routed)           0.000     2.164    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant[5]_i_1_n_0
    SLICE_X36Y18         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.852     2.406    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X36Y18         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[5]/C
                         clock pessimism             -0.536     1.870    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.092     1.962    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 inst_init_codec/d_sel_cfg_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_sel_cfg_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.587     1.859    inst_init_codec/clk_p
    SLICE_X40Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  inst_init_codec/d_sel_cfg_reg_reg[3]/Q
                         net (fo=6, routed)           0.121     2.121    inst_init_codec/d_sel_cfg_reg_reg[3]
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.045     2.166 r  inst_init_codec/d_sel_cfg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.166    inst_init_codec/plusOp__0[6]
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.854     2.408    inst_init_codec/clk_p
    SLICE_X41Y18         FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[6]/C
                         clock pessimism             -0.536     1.872    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.092     1.964    inst_init_codec/d_sel_cfg_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_init_codec/d_delai_trame_I2C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_delai_trame_I2C_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.695%)  route 0.131ns (41.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.590     1.862    inst_init_codec/clk_p
    SLICE_X40Y15         FDRE                                         r  inst_init_codec/d_delai_trame_I2C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  inst_init_codec/d_delai_trame_I2C_reg[1]/Q
                         net (fo=8, routed)           0.131     2.134    inst_init_codec/d_delai_trame_I2C[1]
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.045     2.179 r  inst_init_codec/d_delai_trame_I2C[5]_i_1/O
                         net (fo=1, routed)           0.000     2.179    inst_init_codec/d_delai_trame_I2C_0[5]
    SLICE_X41Y15         FDRE                                         r  inst_init_codec/d_delai_trame_I2C_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.857     2.411    inst_init_codec/clk_p
    SLICE_X41Y15         FDRE                                         r  inst_init_codec/d_delai_trame_I2C_reg[5]/C
                         clock pessimism             -0.536     1.875    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.092     1.967    inst_init_codec/d_delai_trame_I2C_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.559     1.831    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X30Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     1.995 r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]/Q
                         net (fo=8, routed)           0.115     2.110    inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]
    SLICE_X31Y17         LUT6 (Prop_lut6_I3_O)        0.045     2.155 r  inst_init_codec/inst_ctrl_i2c/d_delai[4]_i_1/O
                         net (fo=1, routed)           0.000     2.155    inst_init_codec/inst_ctrl_i2c/d_delai[4]_i_1_n_0
    SLICE_X31Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.825     2.379    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X31Y17         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/C
                         clock pessimism             -0.535     1.844    
    SLICE_X31Y17         FDRE (Hold_fdre_C_D)         0.091     1.935    inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  inst_synchro/inst_synchro/ClockBuf0/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y15    inst_init_codec/d_sel_cfg_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y18    inst_init_codec/d_sel_cfg_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X41Y18    inst_init_codec/d_sel_cfg_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y18    inst_init_codec/d_sel_cfg_reg_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y18    inst_init_codec/d_sel_cfg_reg_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X41Y18    inst_init_codec/d_sel_cfg_reg_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X41Y18    inst_init_codec/d_sel_cfg_reg_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X36Y18    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y18    inst_init_codec/d_sel_cfg_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y18    inst_init_codec/d_sel_cfg_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y18    inst_init_codec/d_sel_cfg_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y18    inst_init_codec/d_sel_cfg_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y18    inst_init_codec/d_sel_cfg_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y18    inst_init_codec/d_sel_cfg_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X36Y18    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X37Y18    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/busy_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y20    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y24    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/stretch_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y15    inst_init_codec/d_sel_cfg_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y15    inst_synchro/inst_synchro/ValueCounter1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y15    inst_synchro/inst_synchro/ValueCounter1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y13    inst_synchro/inst_synchro/ValueCounter1_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y13    inst_synchro/inst_synchro/ValueCounter1_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y13    inst_synchro/inst_synchro/ValueCounter1_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y14    inst_synchro/inst_synchro/ValueCounter1_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y14    inst_synchro/inst_synchro/ValueCounter1_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y14    inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y14    inst_synchro/inst_synchro/ValueCounter1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       77.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.295ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.069ns (37.359%)  route 1.792ns (62.641%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.419     6.833 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.840     7.672    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y48         LUT4 (Prop_lut4_I1_O)        0.324     7.996 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.455     8.452    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.326     8.778 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.498     9.275    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                         clock pessimism              0.519    87.103    
                         clock uncertainty           -0.104    86.999    
    SLICE_X22Y47         FDRE (Setup_fdre_C_R)       -0.429    86.570    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
  -------------------------------------------------------------------
                         required time                         86.570    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 77.295    

Slack (MET) :             77.295ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 1.069ns (37.359%)  route 1.792ns (62.641%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.419     6.833 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.840     7.672    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y48         LUT4 (Prop_lut4_I1_O)        0.324     7.996 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.455     8.452    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.326     8.778 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.498     9.275    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                         clock pessimism              0.519    87.103    
                         clock uncertainty           -0.104    86.999    
    SLICE_X22Y47         FDRE (Setup_fdre_C_R)       -0.429    86.570    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
  -------------------------------------------------------------------
                         required time                         86.570    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 77.295    

Slack (MET) :             77.436ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 1.069ns (39.253%)  route 1.654ns (60.747%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.419     6.833 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.840     7.672    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y48         LUT4 (Prop_lut4_I1_O)        0.324     7.996 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.455     8.452    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.326     8.778 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.360     9.137    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                         clock pessimism              0.522    87.106    
                         clock uncertainty           -0.104    87.002    
    SLICE_X23Y49         FDRE (Setup_fdre_C_R)       -0.429    86.573    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
  -------------------------------------------------------------------
                         required time                         86.573    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                 77.436    

Slack (MET) :             77.442ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.072ns (39.485%)  route 1.643ns (60.515%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     6.833 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.824     7.657    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X22Y48         LUT4 (Prop_lut4_I3_O)        0.327     7.984 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.455     8.439    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.326     8.765 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.364     9.129    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                         clock pessimism              0.519    87.103    
                         clock uncertainty           -0.104    86.999    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    86.570    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
  -------------------------------------------------------------------
                         required time                         86.570    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 77.442    

Slack (MET) :             77.442ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.072ns (39.485%)  route 1.643ns (60.515%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     6.833 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.824     7.657    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X22Y48         LUT4 (Prop_lut4_I3_O)        0.327     7.984 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.455     8.439    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.326     8.765 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.364     9.129    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                         clock pessimism              0.519    87.103    
                         clock uncertainty           -0.104    86.999    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    86.570    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
  -------------------------------------------------------------------
                         required time                         86.570    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 77.442    

Slack (MET) :             77.442ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.072ns (39.485%)  route 1.643ns (60.515%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     6.833 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.824     7.657    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X22Y48         LUT4 (Prop_lut4_I3_O)        0.327     7.984 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.455     8.439    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.326     8.765 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.364     9.129    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
                         clock pessimism              0.519    87.103    
                         clock uncertainty           -0.104    86.999    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    86.570    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]
  -------------------------------------------------------------------
                         required time                         86.570    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 77.442    

Slack (MET) :             77.442ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.072ns (39.485%)  route 1.643ns (60.515%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     6.833 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.824     7.657    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X22Y48         LUT4 (Prop_lut4_I3_O)        0.327     7.984 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.455     8.439    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.326     8.765 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.364     9.129    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism              0.519    87.103    
                         clock uncertainty           -0.104    86.999    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    86.570    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         86.570    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 77.442    

Slack (MET) :             77.442ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.072ns (39.485%)  route 1.643ns (60.515%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     6.833 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.824     7.657    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X22Y48         LUT4 (Prop_lut4_I3_O)        0.327     7.984 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.455     8.439    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y48         LUT5 (Prop_lut5_I4_O)        0.326     8.765 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.364     9.129    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism              0.519    87.103    
                         clock uncertainty           -0.104    86.999    
    SLICE_X22Y49         FDRE (Setup_fdre_C_R)       -0.429    86.570    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         86.570    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 77.442    

Slack (MET) :             78.506ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.704ns (33.359%)  route 1.406ns (66.641%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456     6.870 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.739     7.609    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4/O
                         net (fo=2, routed)           0.667     8.400    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4_n_0
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.124     8.524 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[6]_i_1/O
                         net (fo=1, routed)           0.000     8.524    inst_synchro/inst_gen_clk_codec/plusOp__0[6]
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism              0.519    87.103    
                         clock uncertainty           -0.104    86.999    
    SLICE_X22Y49         FDRE (Setup_fdre_C_D)        0.031    87.030    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         87.030    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                 78.506    

Slack (MET) :             78.522ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.732ns (34.232%)  route 1.406ns (65.768%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 86.584 - 80.714 ) 
    Source Clock Delay      (SCD):    6.414ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.673     6.414    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456     6.870 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.739     7.609    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.733 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4/O
                         net (fo=2, routed)           0.667     8.400    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4_n_0
    SLICE_X22Y49         LUT3 (Prop_lut3_I0_O)        0.152     8.552 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_2/O
                         net (fo=1, routed)           0.000     8.552    inst_synchro/inst_gen_clk_codec/plusOp__0[7]
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.499    86.584    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism              0.519    87.103    
                         clock uncertainty           -0.104    86.999    
    SLICE_X22Y49         FDRE (Setup_fdre_C_D)        0.075    87.074    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         87.074    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                 78.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.563     1.835    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/Q
                         net (fo=6, routed)           0.131     2.107    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.048     2.155 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[4]_i_1/O
                         net (fo=1, routed)           0.000     2.155    inst_synchro/inst_gen_clk_codec/plusOp__0[4]
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.831     2.385    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                         clock pessimism             -0.537     1.848    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107     1.955    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.563     1.835    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/Q
                         net (fo=6, routed)           0.131     2.107    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
    SLICE_X22Y49         LUT4 (Prop_lut4_I2_O)        0.045     2.152 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.152    inst_synchro/inst_gen_clk_codec/plusOp__0[3]
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.831     2.385    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                         clock pessimism             -0.537     1.848    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091     1.939    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.618%)  route 0.213ns (53.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.563     1.835    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/Q
                         net (fo=4, routed)           0.213     2.189    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
    SLICE_X22Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.234 r  inst_synchro/inst_gen_clk_codec/d_reclrc_i_1/O
                         net (fo=1, routed)           0.000     2.234    inst_synchro/inst_gen_clk_codec/d_reclrc_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.831     2.385    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y48         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
                         clock pessimism             -0.534     1.851    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.092     1.943    inst_synchro/inst_gen_clk_codec/d_reclrc_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.184ns (43.731%)  route 0.237ns (56.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.563     1.835    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/Q
                         net (fo=4, routed)           0.237     2.213    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
    SLICE_X22Y49         LUT3 (Prop_lut3_I1_O)        0.043     2.256 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_2/O
                         net (fo=1, routed)           0.000     2.256    inst_synchro/inst_gen_clk_codec/plusOp__0[7]
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.831     2.385    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism             -0.550     1.835    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107     1.942    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.227ns (54.295%)  route 0.191ns (45.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.563     1.835    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.128     1.963 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/Q
                         net (fo=5, routed)           0.191     2.154    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
    SLICE_X22Y49         LUT6 (Prop_lut6_I4_O)        0.099     2.253 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[5]_i_1/O
                         net (fo=1, routed)           0.000     2.253    inst_synchro/inst_gen_clk_codec/plusOp__0[5]
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.831     2.385    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
                         clock pessimism             -0.550     1.835    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092     1.927    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.563     1.835    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/Q
                         net (fo=4, routed)           0.237     2.213    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.258 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.258    inst_synchro/inst_gen_clk_codec/plusOp__0[6]
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.831     2.385    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism             -0.550     1.835    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092     1.927    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.127%)  route 0.278ns (59.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.563     1.835    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.166     2.143    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X22Y48         LUT3 (Prop_lut3_I0_O)        0.045     2.188 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[2]_i_1/O
                         net (fo=1, routed)           0.111     2.299    inst_synchro/inst_gen_clk_codec/plusOp__0[2]
    SLICE_X23Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.831     2.385    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y49         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                         clock pessimism             -0.534     1.851    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.070     1.921    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.226ns (44.434%)  route 0.283ns (55.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.962 f  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/Q
                         net (fo=2, routed)           0.283     2.245    inst_synchro/inst_gen_clk_codec/d_cpt_bclk[0]
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.098     2.343 r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk[0]_i_1/O
                         net (fo=1, routed)           0.000     2.343    inst_synchro/inst_gen_clk_codec/plusOp[0]
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.107     1.941    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_bclk_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.639%)  route 0.322ns (63.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/Q
                         net (fo=3, routed)           0.322     2.297    inst_synchro/inst_gen_clk_codec/I
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.342 r  inst_synchro/inst_gen_clk_codec/d_bclk_i_1/O
                         net (fo=1, routed)           0.000     2.342    inst_synchro/inst_gen_clk_codec/d_bclk_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
                         clock pessimism             -0.550     1.834    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.091     1.925    inst_synchro/inst_gen_clk_codec/d_bclk_reg
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.563     1.835    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.128     1.963 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.298     2.262    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X22Y47         LUT2 (Prop_lut2_I1_O)        0.098     2.360 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.360    inst_synchro/inst_gen_clk_codec/plusOp__0[1]
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.831     2.385    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y47         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                         clock pessimism             -0.550     1.835    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.107     1.942    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.417    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform(ns):       { 0.000 40.357 }
Period(ns):         80.714
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         80.714      78.559     BUFGCTRL_X0Y16  inst_synchro/inst_synchro/ClockBufer1/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         80.714      79.465     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y46    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y46    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       80.714      79.286     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y48    inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y46    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y46    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y46    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y46    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y46    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y47    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y49    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack       18.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.416ns  (required time - arrival time)
  Source:                 inst_init_codec/d_cfg_done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_busy_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.518ns (48.424%)  route 0.552ns (51.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.750     6.491    inst_init_codec/clk_p
    SLICE_X42Y15         FDRE                                         r  inst_init_codec/d_cfg_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     7.009 f  inst_init_codec/d_cfg_done_reg/Q
                         net (fo=3, routed)           0.552     7.560    inst_init_codec/d_cfg_done
    SLICE_X43Y15         FDCE                                         f  inst_init_codec/d_cfg_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.573    25.944    inst_init_codec/clk_p
    SLICE_X43Y15         FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
                         clock pessimism              0.525    26.469    
                         clock uncertainty           -0.088    26.381    
    SLICE_X43Y15         FDCE (Recov_fdce_C_CLR)     -0.405    25.976    inst_init_codec/d_cfg_busy_reg
  -------------------------------------------------------------------
                         required time                         25.976    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                 18.416    

Slack (MET) :             18.469ns  (required time - arrival time)
  Source:                 inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.958%)  route 0.558ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    6.485ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.744     6.485    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X36Y18         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     6.941 f  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/Q
                         net (fo=21, routed)          0.558     7.499    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg_n_0_[6]
    SLICE_X39Y18         FDCE                                         f  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.568    25.939    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X39Y18         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/C
                         clock pessimism              0.522    26.461    
                         clock uncertainty           -0.088    26.373    
    SLICE_X39Y18         FDCE (Recov_fdce_C_CLR)     -0.405    25.968    inst_init_codec/inst_ctrl_i2c/d_write_req_reg
  -------------------------------------------------------------------
                         required time                         25.968    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 18.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.075%)  route 0.202ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.585     1.857    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X36Y18         FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     1.998 f  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/Q
                         net (fo=21, routed)          0.202     2.200    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg_n_0_[6]
    SLICE_X39Y18         FDCE                                         f  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.852     2.406    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X39Y18         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X39Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.779    inst_init_codec/inst_ctrl_i2c/d_write_req_reg
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 inst_init_codec/d_cfg_done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_busy_reg/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.464%)  route 0.197ns (54.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.590     1.862    inst_init_codec/clk_p
    SLICE_X42Y15         FDRE                                         r  inst_init_codec/d_cfg_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     2.026 f  inst_init_codec/d_cfg_done_reg/Q
                         net (fo=3, routed)           0.197     2.223    inst_init_codec/d_cfg_done
    SLICE_X43Y15         FDCE                                         f  inst_init_codec/d_cfg_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.857     2.411    inst_init_codec/clk_p
    SLICE_X43Y15         FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
                         clock pessimism             -0.536     1.875    
    SLICE_X43Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.783    inst_init_codec/d_cfg_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.440    





