vendor_name = ModelSim
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/HexaQuiz.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/game/game.qip
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/game/game_rom.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/game/game_palette.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/game/game_example.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/menu/menu.qip
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/menu/menu_rom.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/menu/menu_palette.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/menu/menu_example.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/timer.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/final_soc.qip
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/final_soc.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_irq_mapper.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_usb_rst.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_timer_0.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_sw_pio.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_spi_0.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_sdram_pll.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_sdram.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.hex
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.sdc
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_leds_pio.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_keycode.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_key.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_hex_digits_pio.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_fsm_state.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/final_soc_accumulate.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/final_soc/synthesis/submodules/vga_text_avl_interface.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/font_rom.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/vga_text_avl_interface.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/VGA_controller.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/ram.qip
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/ram.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/FSM.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/progress.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/HexDriver.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/altsyncram_lmk2.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/scfifo_9621.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/a_dpfifo_bb01.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/cntr_337.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/altsyncram_dtn1.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/altsyncram_s0c1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/altsyncram_0n61.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/altsyncram_lag1.tdf
source_file = 1, final_soc_onchip_memory2_0.hex
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/ip/slda7c6b933/alt_sld_fab.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/altsyncram_m841.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/menu/menu.mif
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/decode_0l9.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/mux_h3b.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/altsyncram_0741.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/game/game.mif
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/lpm_divide_akl.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/sign_div_unsign_9kh.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/alt_u_div_see.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/add_sub_t3c.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/add_sub_u3c.tdf
source_file = 1, C:/Users/aryan/Documents/ECE385/finalproject/db/lpm_divide_7sl.tdf
source_file = 1, ../Lab 62 provided files/VGA_controller.sv
source_file = 1, ../Lab 62 provided files/HexDriver.sv
source_file = 1, lab7.sv
design_name = HexaQuiz
instance = comp, \LEDR[0]~output , LEDR[0]~output, HexaQuiz, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, HexaQuiz, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, HexaQuiz, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, HexaQuiz, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, HexaQuiz, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, HexaQuiz, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, HexaQuiz, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, HexaQuiz, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, HexaQuiz, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, HexaQuiz, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, HexaQuiz, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, HexaQuiz, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, HexaQuiz, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, HexaQuiz, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, HexaQuiz, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, HexaQuiz, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, HexaQuiz, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, HexaQuiz, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, HexaQuiz, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, HexaQuiz, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, HexaQuiz, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, HexaQuiz, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, HexaQuiz, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, HexaQuiz, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, HexaQuiz, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, HexaQuiz, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, HexaQuiz, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, HexaQuiz, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, HexaQuiz, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, HexaQuiz, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, HexaQuiz, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, HexaQuiz, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, HexaQuiz, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, HexaQuiz, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, HexaQuiz, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, HexaQuiz, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, HexaQuiz, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, HexaQuiz, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, HexaQuiz, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, HexaQuiz, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, HexaQuiz, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, HexaQuiz, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, HexaQuiz, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, HexaQuiz, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, HexaQuiz, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, HexaQuiz, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, HexaQuiz, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, HexaQuiz, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, HexaQuiz, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, HexaQuiz, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, HexaQuiz, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, HexaQuiz, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, HexaQuiz, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, HexaQuiz, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, HexaQuiz, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, HexaQuiz, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, HexaQuiz, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, HexaQuiz, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, HexaQuiz, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, HexaQuiz, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, HexaQuiz, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, HexaQuiz, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, HexaQuiz, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, HexaQuiz, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, HexaQuiz, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, HexaQuiz, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, HexaQuiz, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, HexaQuiz, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, HexaQuiz, 1
instance = comp, \VGA_HS~output , VGA_HS~output, HexaQuiz, 1
instance = comp, \VGA_VS~output , VGA_VS~output, HexaQuiz, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, HexaQuiz, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, HexaQuiz, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, HexaQuiz, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, HexaQuiz, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, HexaQuiz, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, HexaQuiz, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, HexaQuiz, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, HexaQuiz, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, HexaQuiz, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, HexaQuiz, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, HexaQuiz, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, HexaQuiz, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, HexaQuiz, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, HexaQuiz, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, HexaQuiz, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, HexaQuiz, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, HexaQuiz, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl , MAX10_CLK1_50~inputclkctrl, HexaQuiz, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, HexaQuiz, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, HexaQuiz, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~23, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|always0~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|always0~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo , u0|jtag_uart_0|wr_rfifo, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst~feeder , u0|nios2_gen2_0|cpu|E_new_inst~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst , u0|nios2_gen2_0|cpu|E_new_inst, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|final_soc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~82 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~82, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|always2~0 , u0|rst_controller_001|always2~0, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|r_early_rst , u0|rst_controller_001|r_early_rst, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14]~1 , u0|nios2_gen2_0|cpu|D_iw[14]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0 , u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2 , u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~28 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~28, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|r_val~feeder , u0|jtag_uart_0|r_val~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|r_val , u0|jtag_uart_0|r_val, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|state~1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|state~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|state~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|state~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|state~2 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|state~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|state , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|state, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~9 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~9, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[2] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[2], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~8 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~8, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[3] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~7 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~7, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[4] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[4], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~6 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~6, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[5] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[5], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~5 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~5, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[6] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[6], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~4 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~4, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[7] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[7], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~2 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[8] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[8], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[9] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[9], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~3 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~3, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[0] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[0], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[1] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|count[1], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1 , u0|mm_interconnect_0|cmd_mux|src_payload~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~16 , u0|mm_interconnect_0|cmd_demux|sink_ready~16, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0 , u0|mm_interconnect_0|cmd_mux|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress , u0|mm_interconnect_0|cmd_mux|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~1 , u0|mm_interconnect_0|cmd_mux|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1] , u0|mm_interconnect_0|cmd_mux|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[38] , u0|mm_interconnect_0|cmd_mux|src_data[38], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0 , u0|nios2_gen2_0|cpu|i_read_nxt~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read , u0|nios2_gen2_0|cpu|i_read, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_020|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|packet_in_progress , u0|mm_interconnect_0|cmd_mux_020|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_009|saved_grant[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~0 , u0|mm_interconnect_0|cmd_mux_009|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~1 , u0|mm_interconnect_0|cmd_mux_009|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~99 , u0|nios2_gen2_0|cpu|F_iw[19]~99, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|read~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|read~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|read , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|read, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[3] , u0|nios2_gen2_0|cpu|R_dst_regnum[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4 , u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6 , u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~2 , u0|nios2_gen2_0|cpu|Equal0~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~7 , u0|nios2_gen2_0|cpu|Equal0~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op[0]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[0] , u0|nios2_gen2_0|cpu|R_logic_op[0], HexaQuiz, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, HexaQuiz, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], HexaQuiz, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], HexaQuiz, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, HexaQuiz, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[13] , u0|sdram|za_data[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45feeder, HexaQuiz, 1
instance = comp, \u0|sdram|Add0~0 , u0|sdram|Add0~0, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[0] , u0|sdram|refresh_counter[0], HexaQuiz, 1
instance = comp, \u0|sdram|Add0~2 , u0|sdram|Add0~2, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter~8 , u0|sdram|refresh_counter~8, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[1] , u0|sdram|refresh_counter[1], HexaQuiz, 1
instance = comp, \u0|sdram|Add0~4 , u0|sdram|Add0~4, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[2] , u0|sdram|refresh_counter[2], HexaQuiz, 1
instance = comp, \u0|sdram|Add0~6 , u0|sdram|Add0~6, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[3] , u0|sdram|refresh_counter[3], HexaQuiz, 1
instance = comp, \u0|sdram|Add0~8 , u0|sdram|Add0~8, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter~6 , u0|sdram|refresh_counter~6, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[4] , u0|sdram|refresh_counter[4], HexaQuiz, 1
instance = comp, \u0|sdram|Add0~10 , u0|sdram|Add0~10, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter~7 , u0|sdram|refresh_counter~7, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[5] , u0|sdram|refresh_counter[5], HexaQuiz, 1
instance = comp, \u0|sdram|Equal0~2 , u0|sdram|Equal0~2, HexaQuiz, 1
instance = comp, \u0|sdram|Equal0~3 , u0|sdram|Equal0~3, HexaQuiz, 1
instance = comp, \u0|sdram|Add0~12 , u0|sdram|Add0~12, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter~5 , u0|sdram|refresh_counter~5, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[6] , u0|sdram|refresh_counter[6], HexaQuiz, 1
instance = comp, \u0|sdram|Add0~14 , u0|sdram|Add0~14, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter~4 , u0|sdram|refresh_counter~4, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[7] , u0|sdram|refresh_counter[7], HexaQuiz, 1
instance = comp, \u0|sdram|Add0~16 , u0|sdram|Add0~16, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[8]~12 , u0|sdram|refresh_counter[8]~12, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[8] , u0|sdram|refresh_counter[8], HexaQuiz, 1
instance = comp, \u0|sdram|Add0~18 , u0|sdram|Add0~18, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[9]~11 , u0|sdram|refresh_counter[9]~11, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[9] , u0|sdram|refresh_counter[9], HexaQuiz, 1
instance = comp, \u0|sdram|Equal0~1 , u0|sdram|Equal0~1, HexaQuiz, 1
instance = comp, \u0|sdram|Add0~20 , u0|sdram|Add0~20, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter~1 , u0|sdram|refresh_counter~1, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[10] , u0|sdram|refresh_counter[10], HexaQuiz, 1
instance = comp, \u0|sdram|Add0~22 , u0|sdram|Add0~22, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter~3 , u0|sdram|refresh_counter~3, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[11] , u0|sdram|refresh_counter[11], HexaQuiz, 1
instance = comp, \u0|sdram|Add0~24 , u0|sdram|Add0~24, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter~2 , u0|sdram|refresh_counter~2, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[12] , u0|sdram|refresh_counter[12], HexaQuiz, 1
instance = comp, \u0|sdram|Add0~26 , u0|sdram|Add0~26, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter~0 , u0|sdram|refresh_counter~0, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_counter[13] , u0|sdram|refresh_counter[13], HexaQuiz, 1
instance = comp, \u0|sdram|Equal0~0 , u0|sdram|Equal0~0, HexaQuiz, 1
instance = comp, \u0|sdram|Equal0~4 , u0|sdram|Equal0~4, HexaQuiz, 1
instance = comp, \u0|sdram|WideOr6~0 , u0|sdram|WideOr6~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector6~0 , u0|sdram|Selector6~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_refs[0] , u0|sdram|i_refs[0], HexaQuiz, 1
instance = comp, \u0|sdram|Selector5~0 , u0|sdram|Selector5~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_refs[1] , u0|sdram|i_refs[1], HexaQuiz, 1
instance = comp, \u0|sdram|Selector4~0 , u0|sdram|Selector4~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector4~1 , u0|sdram|Selector4~1, HexaQuiz, 1
instance = comp, \u0|sdram|i_refs[2] , u0|sdram|i_refs[2], HexaQuiz, 1
instance = comp, \u0|sdram|Selector18~1 , u0|sdram|Selector18~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector16~0 , u0|sdram|Selector16~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector16~1 , u0|sdram|Selector16~1, HexaQuiz, 1
instance = comp, \u0|sdram|i_next.010 , u0|sdram|i_next.010, HexaQuiz, 1
instance = comp, \u0|sdram|i_count[1]~1 , u0|sdram|i_count[1]~1, HexaQuiz, 1
instance = comp, \u0|sdram|i_count[1]~2 , u0|sdram|i_count[1]~2, HexaQuiz, 1
instance = comp, \u0|sdram|i_count[1] , u0|sdram|i_count[1], HexaQuiz, 1
instance = comp, \u0|sdram|Selector9~0 , u0|sdram|Selector9~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_state.010 , u0|sdram|i_state.010, HexaQuiz, 1
instance = comp, \u0|sdram|i_count[0]~3 , u0|sdram|i_count[0]~3, HexaQuiz, 1
instance = comp, \u0|sdram|i_count[0]~4 , u0|sdram|i_count[0]~4, HexaQuiz, 1
instance = comp, \u0|sdram|i_count[0] , u0|sdram|i_count[0], HexaQuiz, 1
instance = comp, \u0|sdram|Selector13~0 , u0|sdram|Selector13~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector13~1 , u0|sdram|Selector13~1, HexaQuiz, 1
instance = comp, \u0|sdram|i_count[2] , u0|sdram|i_count[2], HexaQuiz, 1
instance = comp, \u0|sdram|i_count[0]~0 , u0|sdram|i_count[0]~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_next.000~0 , u0|sdram|i_next.000~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_next.000 , u0|sdram|i_next.000, HexaQuiz, 1
instance = comp, \u0|sdram|Selector7~0 , u0|sdram|Selector7~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_state.000 , u0|sdram|i_state.000, HexaQuiz, 1
instance = comp, \u0|sdram|Selector8~0 , u0|sdram|Selector8~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_state.001 , u0|sdram|i_state.001, HexaQuiz, 1
instance = comp, \u0|sdram|Selector10~0 , u0|sdram|Selector10~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector10~1 , u0|sdram|Selector10~1, HexaQuiz, 1
instance = comp, \u0|sdram|i_state.011 , u0|sdram|i_state.011, HexaQuiz, 1
instance = comp, \u0|sdram|Selector18~0 , u0|sdram|Selector18~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector18~2 , u0|sdram|Selector18~2, HexaQuiz, 1
instance = comp, \u0|sdram|i_next.111 , u0|sdram|i_next.111, HexaQuiz, 1
instance = comp, \u0|sdram|Selector12~0 , u0|sdram|Selector12~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_state.111 , u0|sdram|i_state.111, HexaQuiz, 1
instance = comp, \u0|sdram|Selector17~0 , u0|sdram|Selector17~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_next.101 , u0|sdram|i_next.101, HexaQuiz, 1
instance = comp, \u0|sdram|i_state.101~0 , u0|sdram|i_state.101~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_state.101 , u0|sdram|i_state.101, HexaQuiz, 1
instance = comp, \u0|sdram|Selector1~0 , u0|sdram|Selector1~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_cmd[2] , u0|sdram|i_cmd[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~4 , u0|nios2_gen2_0|cpu|Equal62~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~5 , u0|nios2_gen2_0|cpu|Equal62~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~16 , u0|nios2_gen2_0|cpu|Equal0~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~12 , u0|nios2_gen2_0|cpu|Equal0~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~0 , u0|nios2_gen2_0|cpu|R_src2_use_imm~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~1 , u0|nios2_gen2_0|cpu|R_src2_use_imm~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm , u0|nios2_gen2_0|cpu|R_src2_use_imm, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo~2 , u0|nios2_gen2_0|cpu|R_src2_lo~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~13 , u0|nios2_gen2_0|cpu|Equal0~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~5 , u0|nios2_gen2_0|cpu|Equal0~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~12 , u0|nios2_gen2_0|cpu|Equal62~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~10 , u0|nios2_gen2_0|cpu|Equal62~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~8 , u0|nios2_gen2_0|cpu|Equal62~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~14 , u0|nios2_gen2_0|cpu|Equal62~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~2 , u0|nios2_gen2_0|cpu|Equal62~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~6 , u0|nios2_gen2_0|cpu|Equal62~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~0 , u0|nios2_gen2_0|cpu|Equal62~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~9 , u0|nios2_gen2_0|cpu|D_ctrl_exception~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~13 , u0|nios2_gen2_0|cpu|Equal62~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~5 , u0|nios2_gen2_0|cpu|D_ctrl_exception~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~1 , u0|nios2_gen2_0|cpu|Equal62~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~4 , u0|nios2_gen2_0|cpu|D_ctrl_exception~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~14 , u0|nios2_gen2_0|cpu|Equal0~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~3 , u0|nios2_gen2_0|cpu|Equal62~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~3 , u0|nios2_gen2_0|cpu|D_ctrl_exception~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~6 , u0|nios2_gen2_0|cpu|D_ctrl_exception~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~7 , u0|nios2_gen2_0|cpu|D_ctrl_exception~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~8 , u0|nios2_gen2_0|cpu|D_ctrl_exception~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~11 , u0|nios2_gen2_0|cpu|Equal62~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~10 , u0|nios2_gen2_0|cpu|D_ctrl_exception~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~11 , u0|nios2_gen2_0|cpu|D_ctrl_exception~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~12 , u0|nios2_gen2_0|cpu|D_ctrl_exception~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~15 , u0|nios2_gen2_0|cpu|Equal0~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~11 , u0|nios2_gen2_0|cpu|Equal0~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~1 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[39] , u0|mm_interconnect_0|cmd_mux_003|src_data[39], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[1] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 , u0|mm_interconnect_0|cmd_mux_003|src_payload~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 , u0|mm_interconnect_0|cmd_mux_003|src_payload~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|debugaccess, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[42] , u0|mm_interconnect_0|cmd_mux_003|src_data[42], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[4] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]~15 , u0|nios2_gen2_0|cpu|E_src2[8]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_data[40] , u0|mm_interconnect_0|cmd_mux_020|src_data[40], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_data[38] , u0|mm_interconnect_0|cmd_mux_020|src_data[38], HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[0]~1 , u0|spi_0|data_to_cpu[0]~1, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_wr_strobe~0 , u0|spi_0|p1_wr_strobe~0, HexaQuiz, 1
instance = comp, \u0|spi_0|wr_strobe , u0|spi_0|wr_strobe, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_wr_strobe~1 , u0|spi_0|p1_wr_strobe~1, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_wr_strobe~2 , u0|spi_0|p1_wr_strobe~2, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_wr_strobe , u0|spi_0|p1_data_wr_strobe, HexaQuiz, 1
instance = comp, \u0|spi_0|data_wr_strobe , u0|spi_0|data_wr_strobe, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_primed~0 , u0|spi_0|tx_holding_primed~0, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_primed , u0|spi_0|tx_holding_primed, HexaQuiz, 1
instance = comp, \u0|spi_0|Add1~0 , u0|spi_0|Add1~0, HexaQuiz, 1
instance = comp, \u0|spi_0|always11~0 , u0|spi_0|always11~0, HexaQuiz, 1
instance = comp, \u0|spi_0|state[0] , u0|spi_0|state[0], HexaQuiz, 1
instance = comp, \u0|spi_0|Add1~2 , u0|spi_0|Add1~2, HexaQuiz, 1
instance = comp, \u0|spi_0|Add1~4 , u0|spi_0|Add1~4, HexaQuiz, 1
instance = comp, \u0|spi_0|state[2] , u0|spi_0|state[2], HexaQuiz, 1
instance = comp, \u0|spi_0|Add1~6 , u0|spi_0|Add1~6, HexaQuiz, 1
instance = comp, \u0|spi_0|state[3] , u0|spi_0|state[3], HexaQuiz, 1
instance = comp, \u0|spi_0|Add1~8 , u0|spi_0|Add1~8, HexaQuiz, 1
instance = comp, \u0|spi_0|state~0 , u0|spi_0|state~0, HexaQuiz, 1
instance = comp, \u0|spi_0|state[4] , u0|spi_0|state[4], HexaQuiz, 1
instance = comp, \u0|spi_0|state~1 , u0|spi_0|state~1, HexaQuiz, 1
instance = comp, \u0|spi_0|state[1] , u0|spi_0|state[1], HexaQuiz, 1
instance = comp, \u0|spi_0|Equal9~0 , u0|spi_0|Equal9~0, HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[1]~0 , u0|spi_0|rx_holding_reg[1]~0, HexaQuiz, 1
instance = comp, \u0|spi_0|transmitting~0 , u0|spi_0|transmitting~0, HexaQuiz, 1
instance = comp, \u0|spi_0|transmitting , u0|spi_0|transmitting, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_slowcount[0]~1 , u0|spi_0|p1_slowcount[0]~1, HexaQuiz, 1
instance = comp, \u0|spi_0|slowcount[0] , u0|spi_0|slowcount[0], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_slowcount[1]~3 , u0|spi_0|p1_slowcount[1]~3, HexaQuiz, 1
instance = comp, \u0|spi_0|slowcount[1] , u0|spi_0|slowcount[1], HexaQuiz, 1
instance = comp, \u0|spi_0|Add0~1 , u0|spi_0|Add0~1, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_slowcount[2]~2 , u0|spi_0|p1_slowcount[2]~2, HexaQuiz, 1
instance = comp, \u0|spi_0|slowcount[2] , u0|spi_0|slowcount[2], HexaQuiz, 1
instance = comp, \u0|spi_0|Add0~0 , u0|spi_0|Add0~0, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_slowcount[3]~0 , u0|spi_0|p1_slowcount[3]~0, HexaQuiz, 1
instance = comp, \u0|spi_0|slowcount[3] , u0|spi_0|slowcount[3], HexaQuiz, 1
instance = comp, \u0|spi_0|Equal2~0 , u0|spi_0|Equal2~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[8]~0 , u0|nios2_gen2_0|cpu|E_st_data[8]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8] , u0|nios2_gen2_0|cpu|d_writedata[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~19 , u0|mm_interconnect_0|cmd_mux_005|src_payload~19, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[38] , u0|mm_interconnect_0|cmd_mux_005|src_data[38], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[39] , u0|mm_interconnect_0|cmd_mux_005|src_data[39], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[33] , u0|mm_interconnect_0|cmd_mux_005|src_data[33], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~6 , u0|nios2_gen2_0|cpu|Equal0~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp , u0|nios2_gen2_0|cpu|R_ctrl_br_cmp, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_rdctl , u0|nios2_gen2_0|cpu|D_op_rdctl, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal17~0 , u0|mm_interconnect_0|router|Equal17~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 , u0|mm_interconnect_0|cmd_mux_002|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal17~0 , u0|mm_interconnect_0|router_001|Equal17~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1 , u0|mm_interconnect_0|cmd_mux_002|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 , u0|mm_interconnect_0|cmd_mux_002|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[67] , u0|mm_interconnect_0|cmd_mux_002|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~1 , u0|mm_interconnect_0|cmd_mux_002|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[38] , u0|mm_interconnect_0|cmd_mux_002|src_data[38], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 , u0|mm_interconnect_0|rsp_mux_001|src_payload~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0, HexaQuiz, 1
instance = comp, \u0|sdram|init_done~0 , u0|sdram|init_done~0, HexaQuiz, 1
instance = comp, \u0|sdram|init_done , u0|sdram|init_done, HexaQuiz, 1
instance = comp, \u0|sdram|m_next~18 , u0|sdram|m_next~18, HexaQuiz, 1
instance = comp, \u0|sdram|Selector32~0 , u0|sdram|Selector32~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector32~1 , u0|sdram|Selector32~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_state.100000000 , u0|sdram|m_state.100000000, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2 , u0|mm_interconnect_0|rsp_mux|src_payload~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 , u0|mm_interconnect_0|cmd_mux_003|src_payload~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[9], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 , u0|mm_interconnect_0|cmd_mux_003|src_payload~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[10], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[32] , u0|mm_interconnect_0|cmd_mux_005|src_data[32], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~1 , u0|mm_interconnect_0|cmd_mux_005|src_payload~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~2 , u0|mm_interconnect_0|cmd_mux_005|src_payload~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0 , u0|nios2_gen2_0|cpu|E_alu_result~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid~0 , u0|mm_interconnect_0|rsp_demux|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~10 , u0|mm_interconnect_0|cmd_mux_005|src_payload~10, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~10, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_readdata[5]~6 , u0|jtag_uart_0|av_readdata[5]~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32] , u0|mm_interconnect_0|cmd_mux_003|src_data[32], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 , u0|mm_interconnect_0|cmd_mux_003|src_payload~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 , u0|mm_interconnect_0|cmd_mux_003|src_payload~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 , u0|mm_interconnect_0|cmd_mux_003|src_payload~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~78, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~76, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~77, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~13 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~79, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~80, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~81 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~81, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7] , u0|nios2_gen2_0|cpu|d_writedata[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 , u0|mm_interconnect_0|cmd_mux_003|src_payload~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 , u0|mm_interconnect_0|cmd_mux_003|src_payload~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[12], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~16 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~16, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_data[67] , u0|mm_interconnect_0|cmd_mux_009|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_009|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_009|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_readdata[7]~7 , u0|jtag_uart_0|av_readdata[7]~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~55 , u0|mm_interconnect_0|rsp_mux|src_data[7]~55, HexaQuiz, 1
instance = comp, \u0|keycode|always0~1 , u0|keycode|always0~1, HexaQuiz, 1
instance = comp, \u0|keycode|data_out[7] , u0|keycode|data_out[7], HexaQuiz, 1
instance = comp, \u0|keycode|readdata[7] , u0|keycode|readdata[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4] , u0|nios2_gen2_0|cpu|d_writedata[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~4 , u0|mm_interconnect_0|cmd_mux_005|src_payload~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5] , u0|nios2_gen2_0|cpu|d_writedata[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~11 , u0|mm_interconnect_0|cmd_mux_005|src_payload~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~21 , u0|mm_interconnect_0|cmd_mux_005|src_payload~21, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~20 , u0|mm_interconnect_0|cmd_mux_005|src_payload~20, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~15 , u0|mm_interconnect_0|cmd_mux_005|src_payload~15, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_020|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_020|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~4 , u0|mm_interconnect_0|cmd_mux_020|src_payload~4, HexaQuiz, 1
instance = comp, \u0|spi_0|slaveselect_wr_strobe~0 , u0|spi_0|slaveselect_wr_strobe~0, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[8] , u0|spi_0|spi_slave_select_holding_reg[8], HexaQuiz, 1
instance = comp, \u0|spi_0|write_shift_reg~0 , u0|spi_0|write_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~0 , u0|mm_interconnect_0|cmd_mux_020|src_payload~0, HexaQuiz, 1
instance = comp, \u0|spi_0|control_wr_strobe , u0|spi_0|control_wr_strobe, HexaQuiz, 1
instance = comp, \u0|spi_0|SSO_reg , u0|spi_0|SSO_reg, HexaQuiz, 1
instance = comp, \u0|spi_0|always6~0 , u0|spi_0|always6~0, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[8] , u0|spi_0|spi_slave_select_reg[8], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~29 , u0|spi_0|p1_data_to_cpu[8]~29, HexaQuiz, 1
instance = comp, \u0|spi_0|TRDY~0 , u0|spi_0|TRDY~0, HexaQuiz, 1
instance = comp, \u0|spi_0|status_wr_strobe , u0|spi_0|status_wr_strobe, HexaQuiz, 1
instance = comp, \u0|spi_0|TOE~0 , u0|spi_0|TOE~0, HexaQuiz, 1
instance = comp, \u0|spi_0|TOE , u0|spi_0|TOE, HexaQuiz, 1
instance = comp, \u0|spi_0|rd_strobe , u0|spi_0|rd_strobe, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_rd_strobe~0 , u0|spi_0|p1_rd_strobe~0, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_rd_strobe , u0|spi_0|p1_data_rd_strobe, HexaQuiz, 1
instance = comp, \u0|spi_0|data_rd_strobe , u0|spi_0|data_rd_strobe, HexaQuiz, 1
instance = comp, \u0|spi_0|RRDY~0 , u0|spi_0|RRDY~0, HexaQuiz, 1
instance = comp, \u0|spi_0|RRDY , u0|spi_0|RRDY, HexaQuiz, 1
instance = comp, \u0|spi_0|ROE~0 , u0|spi_0|ROE~0, HexaQuiz, 1
instance = comp, \u0|spi_0|ROE , u0|spi_0|ROE, HexaQuiz, 1
instance = comp, \u0|spi_0|E , u0|spi_0|E, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[3]~2 , u0|spi_0|data_to_cpu[3]~2, HexaQuiz, 1
instance = comp, \u0|spi_0|iE_reg , u0|spi_0|iE_reg, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~30 , u0|spi_0|p1_data_to_cpu[8]~30, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_wr_strobe , u0|spi_0|endofpacketvalue_wr_strobe, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[8] , u0|spi_0|endofpacketvalue_reg[8], HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[8]~3 , u0|spi_0|data_to_cpu[8]~3, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~31 , u0|spi_0|p1_data_to_cpu[8]~31, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~32 , u0|spi_0|p1_data_to_cpu[8]~32, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[8] , u0|spi_0|data_to_cpu[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|always1~4 , u0|mm_interconnect_0|router|always1~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[31], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~14 , u0|mm_interconnect_0|cmd_mux_005|src_payload~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~0 , u0|mm_interconnect_0|router|Equal8~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~1 , u0|mm_interconnect_0|router|Equal8~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_valid~0 , u0|mm_interconnect_0|cmd_mux_013|src_valid~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[10]~13 , u0|nios2_gen2_0|cpu|R_src2_lo[10]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10] , u0|nios2_gen2_0|cpu|E_src2[10], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~37 , u0|nios2_gen2_0|cpu|Add1~37, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~32 , u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~32, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[11]~12 , u0|nios2_gen2_0|cpu|R_src2_lo[11]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11] , u0|nios2_gen2_0|cpu|E_src2[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[11]~17 , u0|nios2_gen2_0|cpu|E_logic_result[11]~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11]~16 , u0|nios2_gen2_0|cpu|W_alu_result[11]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_rot_right, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~19 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[10] , u0|nios2_gen2_0|cpu|E_shift_rot_result[10], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~20 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[9] , u0|nios2_gen2_0|cpu|E_shift_rot_result[9], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~21 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[8] , u0|nios2_gen2_0|cpu|E_shift_rot_result[8], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~22 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~31 , u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~31, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~75 , u0|mm_interconnect_0|rsp_mux|src_data[13]~75, HexaQuiz, 1
instance = comp, \u0|accumulate|read_mux_out~1 , u0|accumulate|read_mux_out~1, HexaQuiz, 1
instance = comp, \u0|accumulate|read_mux_out~0 , u0|accumulate|read_mux_out~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_data[67] , u0|mm_interconnect_0|cmd_mux_013|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|leds_pio|always0~0 , u0|leds_pio|always0~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~0 , u0|mm_interconnect_0|cmd_mux_013|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~1 , u0|mm_interconnect_0|cmd_mux_013|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|leds_pio|Equal0~0 , u0|leds_pio|Equal0~0, HexaQuiz, 1
instance = comp, \u0|leds_pio|always0~1 , u0|leds_pio|always0~1, HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[13] , u0|leds_pio|data_out[13], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[13] , u0|leds_pio|readdata[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src13_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src13_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_valid~0 , u0|mm_interconnect_0|cmd_mux_014|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_014|saved_grant[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|WideOr1 , u0|mm_interconnect_0|cmd_mux_014|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_data[67] , u0|mm_interconnect_0|cmd_mux_014|src_data[67], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|always0~0 , u0|hex_digits_pio|always0~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready , u0|mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~0 , u0|mm_interconnect_0|cmd_mux_014|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~1 , u0|mm_interconnect_0|cmd_mux_014|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_014|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_014|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|Equal0~0 , u0|hex_digits_pio|Equal0~0, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|always0~1 , u0|hex_digits_pio|always0~1, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[13] , u0|hex_digits_pio|data_out[13], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[13] , u0|hex_digits_pio|readdata[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~77 , u0|mm_interconnect_0|rsp_mux|src_data[13]~77, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_valid , u0|mm_interconnect_0|crosser_002|clock_xer|out_valid, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~78 , u0|mm_interconnect_0|rsp_mux|src_data[13]~78, HexaQuiz, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], HexaQuiz, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], HexaQuiz, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~18 , u0|vga_text_mode_controller_0|palette~18, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 , u0|mm_interconnect_0|cmd_mux_003|src_payload~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~30 , u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~30, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~31 , u0|mm_interconnect_0|cmd_mux_005|src_payload~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[17], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31 , u0|mm_interconnect_0|rsp_mux|src_payload~31, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~11 , u0|vga_text_mode_controller_0|palette~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][17]~feeder , u0|vga_text_mode_controller_0|palette[1][17]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][17] , u0|vga_text_mode_controller_0|palette[1][17], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~4 , u0|vga_text_mode_controller_0|Decoder0~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][26]~29 , u0|vga_text_mode_controller_0|palette[0][26]~29, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][17] , u0|vga_text_mode_controller_0|palette[0][17], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~120 , u0|vga_text_mode_controller_0|AVL_READDATA~120, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~5 , u0|vga_text_mode_controller_0|Decoder0~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][26]~30 , u0|vga_text_mode_controller_0|palette[3][26]~30, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][17] , u0|vga_text_mode_controller_0|palette[3][17], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][17]~feeder , u0|vga_text_mode_controller_0|palette[2][17]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~2 , u0|vga_text_mode_controller_0|Decoder0~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][1]~27 , u0|vga_text_mode_controller_0|palette[2][1]~27, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][17] , u0|vga_text_mode_controller_0|palette[2][17], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~121 , u0|vga_text_mode_controller_0|AVL_READDATA~121, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~7 , u0|vga_text_mode_controller_0|Decoder0~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][31]~32 , u0|vga_text_mode_controller_0|palette[4][31]~32, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][17] , u0|vga_text_mode_controller_0|palette[4][17], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][17]~feeder , u0|vga_text_mode_controller_0|palette[6][17]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~1 , u0|vga_text_mode_controller_0|Decoder0~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][20]~3 , u0|vga_text_mode_controller_0|palette[6][20]~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][17] , u0|vga_text_mode_controller_0|palette[6][17], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~122 , u0|vga_text_mode_controller_0|AVL_READDATA~122, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~6 , u0|vga_text_mode_controller_0|Decoder0~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][12]~31 , u0|vga_text_mode_controller_0|palette[5][12]~31, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][17] , u0|vga_text_mode_controller_0|palette[5][17], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~0 , u0|vga_text_mode_controller_0|Decoder0~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][2]~1 , u0|vga_text_mode_controller_0|palette[7][2]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][17] , u0|vga_text_mode_controller_0|palette[7][17], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~123 , u0|vga_text_mode_controller_0|AVL_READDATA~123, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[17]~22 , u0|vga_text_mode_controller_0|AVL_READDATA[17]~22, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|comb~4 , u0|vga_text_mode_controller_0|comb~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|comb~5 , u0|vga_text_mode_controller_0|comb~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3 , u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2] , u0|nios2_gen2_0|cpu|d_byteenable[2], HexaQuiz, 1
instance = comp, \~GND , ~GND, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|clkdiv~0 , u0|vga_text_mode_controller_0|vga_controller|clkdiv~0, HexaQuiz, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|clkdiv , u0|vga_text_mode_controller_0|vga_controller|clkdiv, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|clkdiv~clkctrl , u0|vga_text_mode_controller_0|vga_controller|clkdiv~clkctrl, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add0~0 , u0|vga_text_mode_controller_0|vga_controller|Add0~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc[0] , u0|vga_text_mode_controller_0|vga_controller|hc[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add0~2 , u0|vga_text_mode_controller_0|vga_controller|Add0~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc[1] , u0|vga_text_mode_controller_0|vga_controller|hc[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add0~4 , u0|vga_text_mode_controller_0|vga_controller|Add0~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc[2] , u0|vga_text_mode_controller_0|vga_controller|hc[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add0~6 , u0|vga_text_mode_controller_0|vga_controller|Add0~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc[3] , u0|vga_text_mode_controller_0|vga_controller|hc[3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add0~8 , u0|vga_text_mode_controller_0|vga_controller|Add0~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc[4] , u0|vga_text_mode_controller_0|vga_controller|hc[4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~114 , u0|vga_text_mode_controller_0|Mux36~114, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Equal0~0 , u0|vga_text_mode_controller_0|vga_controller|Equal0~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add0~10 , u0|vga_text_mode_controller_0|vga_controller|Add0~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add0~12 , u0|vga_text_mode_controller_0|vga_controller|Add0~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc[6] , u0|vga_text_mode_controller_0|vga_controller|hc[6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add0~14 , u0|vga_text_mode_controller_0|vga_controller|Add0~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc[7] , u0|vga_text_mode_controller_0|vga_controller|hc[7], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add0~16 , u0|vga_text_mode_controller_0|vga_controller|Add0~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc~2 , u0|vga_text_mode_controller_0|vga_controller|hc~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc[8] , u0|vga_text_mode_controller_0|vga_controller|hc[8], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add0~18 , u0|vga_text_mode_controller_0|vga_controller|Add0~18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc~1 , u0|vga_text_mode_controller_0|vga_controller|hc~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc[9] , u0|vga_text_mode_controller_0|vga_controller|hc[9], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Equal0~2 , u0|vga_text_mode_controller_0|vga_controller|Equal0~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc~0 , u0|vga_text_mode_controller_0|vga_controller|hc~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hc[5] , u0|vga_text_mode_controller_0|vga_controller|hc[5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add1~8 , u0|vga_text_mode_controller_0|vga_controller|Add1~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add1~10 , u0|vga_text_mode_controller_0|vga_controller|Add1~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Equal0~3 , u0|vga_text_mode_controller_0|vga_controller|Equal0~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc[5] , u0|vga_text_mode_controller_0|vga_controller|vc[5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add1~12 , u0|vga_text_mode_controller_0|vga_controller|Add1~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc[6] , u0|vga_text_mode_controller_0|vga_controller|vc[6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add1~14 , u0|vga_text_mode_controller_0|vga_controller|Add1~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc[7] , u0|vga_text_mode_controller_0|vga_controller|vc[7], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add1~16 , u0|vga_text_mode_controller_0|vga_controller|Add1~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc[8] , u0|vga_text_mode_controller_0|vga_controller|vc[8], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~2 , u0|vga_text_mode_controller_0|red~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Equal1~0 , u0|vga_text_mode_controller_0|vga_controller|Equal1~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add1~18 , u0|vga_text_mode_controller_0|vga_controller|Add1~18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc~3 , u0|vga_text_mode_controller_0|vga_controller|vc~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc[9] , u0|vga_text_mode_controller_0|vga_controller|vc[9], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Equal1~1 , u0|vga_text_mode_controller_0|vga_controller|Equal1~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Equal1~2 , u0|vga_text_mode_controller_0|vga_controller|Equal1~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add1~0 , u0|vga_text_mode_controller_0|vga_controller|Add1~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc~0 , u0|vga_text_mode_controller_0|vga_controller|vc~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc[0] , u0|vga_text_mode_controller_0|vga_controller|vc[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add1~2 , u0|vga_text_mode_controller_0|vga_controller|Add1~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc[1] , u0|vga_text_mode_controller_0|vga_controller|vc[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add1~4 , u0|vga_text_mode_controller_0|vga_controller|Add1~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc~2 , u0|vga_text_mode_controller_0|vga_controller|vc~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc[2] , u0|vga_text_mode_controller_0|vga_controller|vc[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add1~6 , u0|vga_text_mode_controller_0|vga_controller|Add1~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc~1 , u0|vga_text_mode_controller_0|vga_controller|vc~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc[3] , u0|vga_text_mode_controller_0|vga_controller|vc[3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vc[4] , u0|vga_text_mode_controller_0|vga_controller|vc[4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~0 , u0|vga_text_mode_controller_0|Add7~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~2 , u0|vga_text_mode_controller_0|Add7~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~0 , u0|vga_text_mode_controller_0|Add6~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~4 , u0|vga_text_mode_controller_0|Add7~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~2 , u0|vga_text_mode_controller_0|Add6~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~6 , u0|vga_text_mode_controller_0|Add7~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~4 , u0|vga_text_mode_controller_0|Add6~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~8 , u0|vga_text_mode_controller_0|Add7~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~6 , u0|vga_text_mode_controller_0|Add6~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~10 , u0|vga_text_mode_controller_0|Add7~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~8 , u0|vga_text_mode_controller_0|Add6~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~12 , u0|vga_text_mode_controller_0|Add7~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add6~10 , u0|vga_text_mode_controller_0|Add6~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add7~14 , u0|vga_text_mode_controller_0|Add7~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a16 , u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a16, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal19~0 , u0|mm_interconnect_0|router|Equal19~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always1~0 , u0|vga_text_mode_controller_0|always1~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always1~1 , u0|vga_text_mode_controller_0|always1~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[17] , u0|vga_text_mode_controller_0|AVL_READDATA[17], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[17], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27 , u0|mm_interconnect_0|rsp_mux|src_payload~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2]~0 , u0|nios2_gen2_0|cpu|d_byteenable[2]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[21]~4 , u0|nios2_gen2_0|cpu|E_st_data[21]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21] , u0|nios2_gen2_0|cpu|d_writedata[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~22 , u0|mm_interconnect_0|cmd_mux_005|src_payload~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed , u0|nios2_gen2_0|cpu|R_ctrl_ld_signed, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_fill_bit~0 , u0|nios2_gen2_0|cpu|av_fill_bit~0, HexaQuiz, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[3] , u0|sdram|za_data[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[34] , u0|mm_interconnect_0|cmd_mux_005|src_data[34], HexaQuiz, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21 , u0|mm_interconnect_0|rsp_mux|src_payload~21, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~16 , u0|vga_text_mode_controller_0|palette~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][20]~feeder , u0|vga_text_mode_controller_0|palette[6][20]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][20] , u0|vga_text_mode_controller_0|palette[6][20], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][20] , u0|vga_text_mode_controller_0|palette[4][20], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~110 , u0|vga_text_mode_controller_0|AVL_READDATA~110, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][20] , u0|vga_text_mode_controller_0|palette[5][20], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][20] , u0|vga_text_mode_controller_0|palette[7][20], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~111 , u0|vga_text_mode_controller_0|AVL_READDATA~111, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][20]~feeder , u0|vga_text_mode_controller_0|palette[2][20]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][20] , u0|vga_text_mode_controller_0|palette[2][20], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][20]~feeder , u0|vga_text_mode_controller_0|palette[1][20]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][20] , u0|vga_text_mode_controller_0|palette[1][20], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][20] , u0|vga_text_mode_controller_0|palette[0][20], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~108 , u0|vga_text_mode_controller_0|AVL_READDATA~108, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][20] , u0|vga_text_mode_controller_0|palette[3][20], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~109 , u0|vga_text_mode_controller_0|AVL_READDATA~109, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[20]~19 , u0|vga_text_mode_controller_0|AVL_READDATA[20]~19, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a20 , u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[20] , u0|vga_text_mode_controller_0|AVL_READDATA[20], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[20]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[20]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[20], HexaQuiz, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[4] , u0|sdram|za_data[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22 , u0|mm_interconnect_0|rsp_mux|src_payload~22, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20 , u0|mm_interconnect_0|rsp_mux|src_payload~20, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23 , u0|mm_interconnect_0|rsp_mux|src_payload~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 , u0|mm_interconnect_0|cmd_mux_003|src_payload~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~12 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 , u0|mm_interconnect_0|cmd_mux_003|src_payload~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 , u0|mm_interconnect_0|cmd_mux_003|src_payload~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[21], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 , u0|mm_interconnect_0|cmd_mux_003|src_payload~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[22], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 , u0|mm_interconnect_0|cmd_mux_003|src_payload~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[23], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34] , u0|mm_interconnect_0|cmd_mux_003|src_data[34], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~37, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~38, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 , u0|mm_interconnect_0|cmd_mux_003|src_payload~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17 , u0|mm_interconnect_0|rsp_mux|src_payload~17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~2 , u0|vga_text_mode_controller_0|palette~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][21] , u0|vga_text_mode_controller_0|palette[4][21], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][21] , u0|vga_text_mode_controller_0|palette[6][21], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~106 , u0|vga_text_mode_controller_0|AVL_READDATA~106, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][21] , u0|vga_text_mode_controller_0|palette[5][21], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][21] , u0|vga_text_mode_controller_0|palette[7][21], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~107 , u0|vga_text_mode_controller_0|AVL_READDATA~107, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][21] , u0|vga_text_mode_controller_0|palette[1][21], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][21] , u0|vga_text_mode_controller_0|palette[0][21], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~104 , u0|vga_text_mode_controller_0|AVL_READDATA~104, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][21] , u0|vga_text_mode_controller_0|palette[3][21], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][21] , u0|vga_text_mode_controller_0|palette[2][21], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~105 , u0|vga_text_mode_controller_0|AVL_READDATA~105, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[21]~18 , u0|vga_text_mode_controller_0|AVL_READDATA[21]~18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[21] , u0|vga_text_mode_controller_0|AVL_READDATA[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[21], HexaQuiz, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[5] , u0|sdram|za_data[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18 , u0|mm_interconnect_0|rsp_mux|src_payload~18, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19 , u0|mm_interconnect_0|rsp_mux|src_payload~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~4 , u0|nios2_gen2_0|cpu|E_src2[23]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~9 , u0|nios2_gen2_0|cpu|Equal0~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~10 , u0|nios2_gen2_0|cpu|Equal0~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0 , u0|nios2_gen2_0|cpu|D_ctrl_logic~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi~0 , u0|nios2_gen2_0|cpu|R_src2_hi~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23] , u0|nios2_gen2_0|cpu|E_src2[23], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~24 , u0|nios2_gen2_0|cpu|Add1~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~3 , u0|nios2_gen2_0|cpu|E_src2[24]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24] , u0|nios2_gen2_0|cpu|E_src2[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[25], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 , u0|mm_interconnect_0|cmd_mux_003|src_payload~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|final_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|final_soc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]~7 , u0|nios2_gen2_0|cpu|d_writedata[31]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31] , u0|nios2_gen2_0|cpu|d_writedata[31], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~39 , u0|vga_text_mode_controller_0|palette~39, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][31] , u0|vga_text_mode_controller_0|palette[0][31], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][31] , u0|vga_text_mode_controller_0|palette[1][31], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~156 , u0|vga_text_mode_controller_0|AVL_READDATA~156, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][31] , u0|vga_text_mode_controller_0|palette[3][31], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][31] , u0|vga_text_mode_controller_0|palette[2][31], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~157 , u0|vga_text_mode_controller_0|AVL_READDATA~157, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][31] , u0|vga_text_mode_controller_0|palette[7][31], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][31] , u0|vga_text_mode_controller_0|palette[5][31], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][31] , u0|vga_text_mode_controller_0|palette[4][31], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][31]~feeder , u0|vga_text_mode_controller_0|palette[6][31]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][31] , u0|vga_text_mode_controller_0|palette[6][31], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~158 , u0|vga_text_mode_controller_0|AVL_READDATA~158, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~159 , u0|vga_text_mode_controller_0|AVL_READDATA~159, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[31]~31 , u0|vga_text_mode_controller_0|AVL_READDATA[31]~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]~5 , u0|nios2_gen2_0|cpu|d_writedata[27]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27] , u0|nios2_gen2_0|cpu|d_writedata[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~1 , u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3] , u0|nios2_gen2_0|cpu|d_byteenable[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]~4 , u0|nios2_gen2_0|cpu|d_writedata[28]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28] , u0|nios2_gen2_0|cpu|d_writedata[28], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a27 , u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a27, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[31] , u0|vga_text_mode_controller_0|AVL_READDATA[31], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[31]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[31]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[31], HexaQuiz, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[15] , u0|sdram|za_data[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31] , u0|nios2_gen2_0|cpu|E_src2[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_retaddr , u0|nios2_gen2_0|cpu|R_ctrl_retaddr, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br , u0|nios2_gen2_0|cpu|R_ctrl_br, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~13 , u0|nios2_gen2_0|cpu|R_src1~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|final_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|final_soc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct , u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[31]~16 , u0|nios2_gen2_0|cpu|R_src1[31]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31] , u0|nios2_gen2_0|cpu|E_src1[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[31]~27 , u0|nios2_gen2_0|cpu|E_logic_result[31]~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~4 , u0|nios2_gen2_0|cpu|Equal0~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~86 , u0|nios2_gen2_0|cpu|Add1~86, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_arith_src1[31] , u0|nios2_gen2_0|cpu|E_arith_src1[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[30]~17 , u0|nios2_gen2_0|cpu|R_src1[30]~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30] , u0|nios2_gen2_0|cpu|E_src1[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~12 , u0|nios2_gen2_0|cpu|E_src2[30]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30] , u0|nios2_gen2_0|cpu|E_src2[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~87 , u0|nios2_gen2_0|cpu|Add1~87, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~13 , u0|nios2_gen2_0|cpu|E_src2[29]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29] , u0|nios2_gen2_0|cpu|E_src2[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~88 , u0|nios2_gen2_0|cpu|Add1~88, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[28]~19 , u0|nios2_gen2_0|cpu|R_src1[28]~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28] , u0|nios2_gen2_0|cpu|E_src1[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~0 , u0|nios2_gen2_0|cpu|E_src2[27]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27] , u0|nios2_gen2_0|cpu|E_src2[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~20 , u0|nios2_gen2_0|cpu|Add1~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~1 , u0|nios2_gen2_0|cpu|E_src2[26]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26] , u0|nios2_gen2_0|cpu|E_src2[26], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~21 , u0|nios2_gen2_0|cpu|Add1~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~2 , u0|nios2_gen2_0|cpu|E_src2[25]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25] , u0|nios2_gen2_0|cpu|E_src2[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~22 , u0|nios2_gen2_0|cpu|Add1~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]~2 , u0|nios2_gen2_0|cpu|E_src1[25]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~23 , u0|nios2_gen2_0|cpu|Add1~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~5 , u0|nios2_gen2_0|cpu|E_src2[22]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22] , u0|nios2_gen2_0|cpu|E_src2[22], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~25 , u0|nios2_gen2_0|cpu|Add1~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]~6 , u0|nios2_gen2_0|cpu|E_src1[21]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~11 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[19] , u0|nios2_gen2_0|cpu|F_pc[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~10 , u0|nios2_gen2_0|cpu|E_src2[17]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17] , u0|nios2_gen2_0|cpu|E_src2[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~30 , u0|nios2_gen2_0|cpu|Add1~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]~10 , u0|nios2_gen2_0|cpu|E_src1[17]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~33 , u0|nios2_gen2_0|cpu|Add1~33, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, HexaQuiz, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[2] , u0|sdram|za_data[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~102 , u0|nios2_gen2_0|cpu|F_iw[18]~102, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~1 , u0|nios2_gen2_0|cpu|hbreak_req~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~33, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[18], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~103 , u0|nios2_gen2_0|cpu|F_iw[18]~103, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~104 , u0|nios2_gen2_0|cpu|F_iw[18]~104, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~105 , u0|nios2_gen2_0|cpu|F_iw[18]~105, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18] , u0|nios2_gen2_0|cpu|D_iw[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]~13 , u0|nios2_gen2_0|cpu|E_src1[14]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[13]~10 , u0|nios2_gen2_0|cpu|R_src2_lo[13]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13] , u0|nios2_gen2_0|cpu|E_src2[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~34 , u0|nios2_gen2_0|cpu|Add1~34, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[12]~11 , u0|nios2_gen2_0|cpu|R_src2_lo[12]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12] , u0|nios2_gen2_0|cpu|E_src2[12], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~35 , u0|nios2_gen2_0|cpu|Add1~35, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]~15 , u0|nios2_gen2_0|cpu|E_src1[12]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12] , u0|nios2_gen2_0|cpu|E_src1[12], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~36 , u0|nios2_gen2_0|cpu|Add1~36, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~50 , u0|nios2_gen2_0|cpu|Add1~50, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~52 , u0|nios2_gen2_0|cpu|Add1~52, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~54 , u0|nios2_gen2_0|cpu|Add1~54, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~56 , u0|nios2_gen2_0|cpu|Add1~56, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20 , u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22 , u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~19 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11] , u0|nios2_gen2_0|cpu|F_pc[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24 , u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14] , u0|nios2_gen2_0|cpu|E_src1[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~58 , u0|nios2_gen2_0|cpu|Add1~58, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~18 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12] , u0|nios2_gen2_0|cpu|F_pc[12], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26 , u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[15]~8 , u0|nios2_gen2_0|cpu|R_src2_lo[15]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15] , u0|nios2_gen2_0|cpu|E_src2[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~32 , u0|nios2_gen2_0|cpu|Add1~32, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]~12 , u0|nios2_gen2_0|cpu|E_src1[15]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15] , u0|nios2_gen2_0|cpu|E_src1[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~60 , u0|nios2_gen2_0|cpu|Add1~60, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~17 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13] , u0|nios2_gen2_0|cpu|F_pc[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28 , u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]~11 , u0|nios2_gen2_0|cpu|E_src1[16]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16] , u0|nios2_gen2_0|cpu|E_src1[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~11 , u0|nios2_gen2_0|cpu|E_src2[16]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16] , u0|nios2_gen2_0|cpu|E_src2[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~31 , u0|nios2_gen2_0|cpu|Add1~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~62 , u0|nios2_gen2_0|cpu|Add1~62, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~16 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14] , u0|nios2_gen2_0|cpu|F_pc[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30 , u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17] , u0|nios2_gen2_0|cpu|E_src1[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~64 , u0|nios2_gen2_0|cpu|Add1~64, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~15 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15] , u0|nios2_gen2_0|cpu|F_pc[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32 , u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~9 , u0|nios2_gen2_0|cpu|E_src2[18]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18] , u0|nios2_gen2_0|cpu|E_src2[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~29 , u0|nios2_gen2_0|cpu|Add1~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]~9 , u0|nios2_gen2_0|cpu|E_src1[18]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18] , u0|nios2_gen2_0|cpu|E_src1[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~66 , u0|nios2_gen2_0|cpu|Add1~66, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~14 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16] , u0|nios2_gen2_0|cpu|F_pc[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34 , u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~8 , u0|nios2_gen2_0|cpu|E_src2[19]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19] , u0|nios2_gen2_0|cpu|E_src2[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~28 , u0|nios2_gen2_0|cpu|Add1~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]~8 , u0|nios2_gen2_0|cpu|E_src1[19]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19] , u0|nios2_gen2_0|cpu|E_src1[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~68 , u0|nios2_gen2_0|cpu|Add1~68, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~13 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[17] , u0|nios2_gen2_0|cpu|F_pc[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36 , u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]~7 , u0|nios2_gen2_0|cpu|E_src1[20]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20] , u0|nios2_gen2_0|cpu|E_src1[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~7 , u0|nios2_gen2_0|cpu|E_src2[20]~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0 , u0|mm_interconnect_0|router|Equal4~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_valid~0 , u0|mm_interconnect_0|cmd_mux_011|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src10_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src10_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~0 , u0|mm_interconnect_0|cmd_mux_011|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|WideOr1 , u0|mm_interconnect_0|cmd_mux_011|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0 , u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~0 , u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~1 , u0|mm_interconnect_0|timer_0_s1_agent|cp_ready~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~1 , u0|mm_interconnect_0|cmd_mux_011|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_011|saved_grant[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[67] , u0|mm_interconnect_0|cmd_mux_011|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_011|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_011|src1_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[38] , u0|mm_interconnect_0|cmd_mux_011|src_data[38], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[41] , u0|mm_interconnect_0|cmd_mux_011|src_data[41], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[40] , u0|mm_interconnect_0|cmd_mux_011|src_data[40], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[39] , u0|mm_interconnect_0|cmd_mux_011|src_data[39], HexaQuiz, 1
instance = comp, \u0|timer_0|Equal8~0 , u0|timer_0|Equal8~0, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal7~0 , u0|timer_0|Equal7~0, HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[0]~64 , u0|timer_0|internal_counter[0]~64, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~0 , u0|mm_interconnect_0|cmd_mux_011|src_payload~0, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0]~0 , u0|timer_0|period_halfword_0_register[0]~0, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal1~0 , u0|timer_0|Equal1~0, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe , u0|timer_0|period_halfword_0_wr_strobe, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[0] , u0|timer_0|period_halfword_0_register[0], HexaQuiz, 1
instance = comp, \u0|timer_0|force_reload~0 , u0|timer_0|force_reload~0, HexaQuiz, 1
instance = comp, \u0|timer_0|force_reload~1 , u0|timer_0|force_reload~1, HexaQuiz, 1
instance = comp, \u0|timer_0|force_reload , u0|timer_0|force_reload, HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[42]~148 , u0|timer_0|internal_counter[42]~148, HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[43]~150 , u0|timer_0|internal_counter[43]~150, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~5 , u0|mm_interconnect_0|cmd_mux_011|src_payload~5, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal3~0 , u0|timer_0|Equal3~0, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_wr_strobe , u0|timer_0|period_halfword_2_wr_strobe, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[11] , u0|timer_0|period_halfword_2_register[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~1 , u0|mm_interconnect_0|cmd_mux_011|src_payload~1, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_wr_strobe~0 , u0|timer_0|period_halfword_0_wr_strobe~0, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal9~0 , u0|timer_0|Equal9~0, HexaQuiz, 1
instance = comp, \u0|timer_0|stop_strobe~0 , u0|timer_0|stop_strobe~0, HexaQuiz, 1
instance = comp, \u0|timer_0|control_register[1] , u0|timer_0|control_register[1], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_is_running~0 , u0|timer_0|counter_is_running~0, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_is_running~1 , u0|timer_0|counter_is_running~1, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_is_running , u0|timer_0|counter_is_running, HexaQuiz, 1
instance = comp, \u0|timer_0|always0~1 , u0|timer_0|always0~1, HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[43] , u0|timer_0|internal_counter[43], HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~12 , u0|timer_0|Equal0~12, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~11 , u0|timer_0|Equal0~11, HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[44]~152 , u0|timer_0|internal_counter[44]~152, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~10 , u0|mm_interconnect_0|cmd_mux_011|src_payload~10, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[12] , u0|timer_0|period_halfword_2_register[12], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[44] , u0|timer_0|internal_counter[44], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[45]~154 , u0|timer_0|internal_counter[45]~154, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~9 , u0|mm_interconnect_0|cmd_mux_011|src_payload~9, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[13] , u0|timer_0|period_halfword_2_register[13], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[45] , u0|timer_0|internal_counter[45], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[46]~156 , u0|timer_0|internal_counter[46]~156, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~7 , u0|mm_interconnect_0|cmd_mux_011|src_payload~7, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[14] , u0|timer_0|period_halfword_2_register[14], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[46] , u0|timer_0|internal_counter[46], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[47]~158 , u0|timer_0|internal_counter[47]~158, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~8 , u0|mm_interconnect_0|cmd_mux_011|src_payload~8, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[15] , u0|timer_0|period_halfword_2_register[15], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[47] , u0|timer_0|internal_counter[47], HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~13 , u0|timer_0|Equal0~13, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~10 , u0|timer_0|Equal0~10, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~14 , u0|timer_0|Equal0~14, HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[48]~160 , u0|timer_0|internal_counter[48]~160, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal4~0 , u0|timer_0|Equal4~0, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_wr_strobe , u0|timer_0|period_halfword_3_wr_strobe, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[0] , u0|timer_0|period_halfword_3_register[0], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[48] , u0|timer_0|internal_counter[48], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[49]~162 , u0|timer_0|internal_counter[49]~162, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[1] , u0|timer_0|period_halfword_3_register[1], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[49] , u0|timer_0|internal_counter[49], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[50]~164 , u0|timer_0|internal_counter[50]~164, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~2 , u0|mm_interconnect_0|cmd_mux_011|src_payload~2, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[2] , u0|timer_0|period_halfword_3_register[2], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[50] , u0|timer_0|internal_counter[50], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[51]~166 , u0|timer_0|internal_counter[51]~166, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~3 , u0|mm_interconnect_0|cmd_mux_011|src_payload~3, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[3] , u0|timer_0|period_halfword_3_register[3], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[51] , u0|timer_0|internal_counter[51], HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~15 , u0|timer_0|Equal0~15, HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[52]~168 , u0|timer_0|internal_counter[52]~168, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~4 , u0|mm_interconnect_0|cmd_mux_011|src_payload~4, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[4] , u0|timer_0|period_halfword_3_register[4], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[52] , u0|timer_0|internal_counter[52], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[53]~170 , u0|timer_0|internal_counter[53]~170, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~6 , u0|mm_interconnect_0|cmd_mux_011|src_payload~6, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[5] , u0|timer_0|period_halfword_3_register[5], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[53] , u0|timer_0|internal_counter[53], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[54]~172 , u0|timer_0|internal_counter[54]~172, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~15 , u0|mm_interconnect_0|cmd_mux_011|src_payload~15, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[6] , u0|timer_0|period_halfword_3_register[6], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[54] , u0|timer_0|internal_counter[54], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[55]~174 , u0|timer_0|internal_counter[55]~174, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~14 , u0|mm_interconnect_0|cmd_mux_011|src_payload~14, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[7] , u0|timer_0|period_halfword_3_register[7], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[55] , u0|timer_0|internal_counter[55], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[56]~176 , u0|timer_0|internal_counter[56]~176, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~13 , u0|mm_interconnect_0|cmd_mux_011|src_payload~13, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[8] , u0|timer_0|period_halfword_3_register[8], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[56] , u0|timer_0|internal_counter[56], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[57]~178 , u0|timer_0|internal_counter[57]~178, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~11 , u0|mm_interconnect_0|cmd_mux_011|src_payload~11, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[9] , u0|timer_0|period_halfword_3_register[9], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[57] , u0|timer_0|internal_counter[57], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[58]~180 , u0|timer_0|internal_counter[58]~180, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_payload~12 , u0|mm_interconnect_0|cmd_mux_011|src_payload~12, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[10] , u0|timer_0|period_halfword_3_register[10], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[58] , u0|timer_0|internal_counter[58], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[59]~182 , u0|timer_0|internal_counter[59]~182, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[11] , u0|timer_0|period_halfword_3_register[11], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[59] , u0|timer_0|internal_counter[59], HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~17 , u0|timer_0|Equal0~17, HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[60]~184 , u0|timer_0|internal_counter[60]~184, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[12] , u0|timer_0|period_halfword_3_register[12], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[60] , u0|timer_0|internal_counter[60], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[61]~186 , u0|timer_0|internal_counter[61]~186, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[13] , u0|timer_0|period_halfword_3_register[13], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[61] , u0|timer_0|internal_counter[61], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[62]~188 , u0|timer_0|internal_counter[62]~188, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[14] , u0|timer_0|period_halfword_3_register[14], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[62] , u0|timer_0|internal_counter[62], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[63]~190 , u0|timer_0|internal_counter[63]~190, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_3_register[15] , u0|timer_0|period_halfword_3_register[15], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[63] , u0|timer_0|internal_counter[63], HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~18 , u0|timer_0|Equal0~18, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~16 , u0|timer_0|Equal0~16, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~19 , u0|timer_0|Equal0~19, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~7 , u0|timer_0|Equal0~7, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~8 , u0|timer_0|Equal0~8, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~6 , u0|timer_0|Equal0~6, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~5 , u0|timer_0|Equal0~5, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~9 , u0|timer_0|Equal0~9, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~0 , u0|timer_0|Equal0~0, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~3 , u0|timer_0|Equal0~3, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~2 , u0|timer_0|Equal0~2, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~1 , u0|timer_0|Equal0~1, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~4 , u0|timer_0|Equal0~4, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal0~20 , u0|timer_0|Equal0~20, HexaQuiz, 1
instance = comp, \u0|timer_0|always0~0 , u0|timer_0|always0~0, HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[0] , u0|timer_0|internal_counter[0], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[1]~66 , u0|timer_0|internal_counter[1]~66, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1]~1 , u0|timer_0|period_halfword_0_register[1]~1, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[1] , u0|timer_0|period_halfword_0_register[1], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[1] , u0|timer_0|internal_counter[1], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[2]~68 , u0|timer_0|internal_counter[2]~68, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2]~2 , u0|timer_0|period_halfword_0_register[2]~2, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[2] , u0|timer_0|period_halfword_0_register[2], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[2] , u0|timer_0|internal_counter[2], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[3]~70 , u0|timer_0|internal_counter[3]~70, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3]~3 , u0|timer_0|period_halfword_0_register[3]~3, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[3] , u0|timer_0|period_halfword_0_register[3], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[3] , u0|timer_0|internal_counter[3], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[4]~72 , u0|timer_0|internal_counter[4]~72, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[4] , u0|timer_0|period_halfword_0_register[4], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[4] , u0|timer_0|internal_counter[4], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[5]~74 , u0|timer_0|internal_counter[5]~74, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[5] , u0|timer_0|period_halfword_0_register[5], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[5] , u0|timer_0|internal_counter[5], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[6]~76 , u0|timer_0|internal_counter[6]~76, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6]~8 , u0|timer_0|period_halfword_0_register[6]~8, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[6] , u0|timer_0|period_halfword_0_register[6], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[6] , u0|timer_0|internal_counter[6], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[7]~78 , u0|timer_0|internal_counter[7]~78, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[7] , u0|timer_0|period_halfword_0_register[7], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[7] , u0|timer_0|internal_counter[7], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[8]~80 , u0|timer_0|internal_counter[8]~80, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8]~7 , u0|timer_0|period_halfword_0_register[8]~7, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[8] , u0|timer_0|period_halfword_0_register[8], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[8] , u0|timer_0|internal_counter[8], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[9]~82 , u0|timer_0|internal_counter[9]~82, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9]~6 , u0|timer_0|period_halfword_0_register[9]~6, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[9] , u0|timer_0|period_halfword_0_register[9], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[9] , u0|timer_0|internal_counter[9], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[10]~84 , u0|timer_0|internal_counter[10]~84, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[10] , u0|timer_0|period_halfword_0_register[10], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[10] , u0|timer_0|internal_counter[10], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[11]~86 , u0|timer_0|internal_counter[11]~86, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[11] , u0|timer_0|period_halfword_0_register[11], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[11] , u0|timer_0|internal_counter[11], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[12]~88 , u0|timer_0|internal_counter[12]~88, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[12] , u0|timer_0|period_halfword_0_register[12], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[12] , u0|timer_0|internal_counter[12], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[13]~90 , u0|timer_0|internal_counter[13]~90, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[13] , u0|timer_0|period_halfword_0_register[13], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[13] , u0|timer_0|internal_counter[13], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[14]~92 , u0|timer_0|internal_counter[14]~92, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14]~4 , u0|timer_0|period_halfword_0_register[14]~4, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[14] , u0|timer_0|period_halfword_0_register[14], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[14] , u0|timer_0|internal_counter[14], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[15]~94 , u0|timer_0|internal_counter[15]~94, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15]~5 , u0|timer_0|period_halfword_0_register[15]~5, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_0_register[15] , u0|timer_0|period_halfword_0_register[15], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[15] , u0|timer_0|internal_counter[15], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[16]~96 , u0|timer_0|internal_counter[16]~96, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal2~0 , u0|timer_0|Equal2~0, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_wr_strobe , u0|timer_0|period_halfword_1_wr_strobe, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[0] , u0|timer_0|period_halfword_1_register[0], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[16] , u0|timer_0|internal_counter[16], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[17]~98 , u0|timer_0|internal_counter[17]~98, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[1] , u0|timer_0|period_halfword_1_register[1], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[17] , u0|timer_0|internal_counter[17], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[18]~100 , u0|timer_0|internal_counter[18]~100, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[2] , u0|timer_0|period_halfword_1_register[2], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[18] , u0|timer_0|internal_counter[18], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[19]~102 , u0|timer_0|internal_counter[19]~102, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[3] , u0|timer_0|period_halfword_1_register[3], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[19] , u0|timer_0|internal_counter[19], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[20]~104 , u0|timer_0|internal_counter[20]~104, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[4] , u0|timer_0|period_halfword_1_register[4], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[20] , u0|timer_0|internal_counter[20], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[21]~106 , u0|timer_0|internal_counter[21]~106, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[5] , u0|timer_0|period_halfword_1_register[5], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[21] , u0|timer_0|internal_counter[21], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[22]~108 , u0|timer_0|internal_counter[22]~108, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[6] , u0|timer_0|period_halfword_1_register[6], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[22] , u0|timer_0|internal_counter[22], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[23]~110 , u0|timer_0|internal_counter[23]~110, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[7]~feeder , u0|timer_0|period_halfword_1_register[7]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[7] , u0|timer_0|period_halfword_1_register[7], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[23] , u0|timer_0|internal_counter[23], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[24]~112 , u0|timer_0|internal_counter[24]~112, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[8] , u0|timer_0|period_halfword_1_register[8], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[24] , u0|timer_0|internal_counter[24], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[25]~114 , u0|timer_0|internal_counter[25]~114, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[9] , u0|timer_0|period_halfword_1_register[9], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[25] , u0|timer_0|internal_counter[25], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[26]~116 , u0|timer_0|internal_counter[26]~116, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[10] , u0|timer_0|period_halfword_1_register[10], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[26] , u0|timer_0|internal_counter[26], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[27]~118 , u0|timer_0|internal_counter[27]~118, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[11] , u0|timer_0|period_halfword_1_register[11], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[27] , u0|timer_0|internal_counter[27], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[28]~120 , u0|timer_0|internal_counter[28]~120, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[12]~feeder , u0|timer_0|period_halfword_1_register[12]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[12] , u0|timer_0|period_halfword_1_register[12], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[28] , u0|timer_0|internal_counter[28], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[29]~122 , u0|timer_0|internal_counter[29]~122, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[13] , u0|timer_0|period_halfword_1_register[13], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[29] , u0|timer_0|internal_counter[29], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[30]~124 , u0|timer_0|internal_counter[30]~124, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[14] , u0|timer_0|period_halfword_1_register[14], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[30] , u0|timer_0|internal_counter[30], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[31]~126 , u0|timer_0|internal_counter[31]~126, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_1_register[15] , u0|timer_0|period_halfword_1_register[15], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[31] , u0|timer_0|internal_counter[31], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[32]~128 , u0|timer_0|internal_counter[32]~128, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[0] , u0|timer_0|period_halfword_2_register[0], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[32] , u0|timer_0|internal_counter[32], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[33]~130 , u0|timer_0|internal_counter[33]~130, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[1] , u0|timer_0|period_halfword_2_register[1], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[33] , u0|timer_0|internal_counter[33], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[34]~132 , u0|timer_0|internal_counter[34]~132, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[2] , u0|timer_0|period_halfword_2_register[2], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[34] , u0|timer_0|internal_counter[34], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[35]~134 , u0|timer_0|internal_counter[35]~134, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[3] , u0|timer_0|period_halfword_2_register[3], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[35] , u0|timer_0|internal_counter[35], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[36]~136 , u0|timer_0|internal_counter[36]~136, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[4] , u0|timer_0|period_halfword_2_register[4], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[36] , u0|timer_0|internal_counter[36], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[37]~138 , u0|timer_0|internal_counter[37]~138, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[5] , u0|timer_0|period_halfword_2_register[5], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[37] , u0|timer_0|internal_counter[37], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[38]~140 , u0|timer_0|internal_counter[38]~140, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[6] , u0|timer_0|period_halfword_2_register[6], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[38] , u0|timer_0|internal_counter[38], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[39]~142 , u0|timer_0|internal_counter[39]~142, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[7] , u0|timer_0|period_halfword_2_register[7], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[39] , u0|timer_0|internal_counter[39], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[40]~144 , u0|timer_0|internal_counter[40]~144, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[8] , u0|timer_0|period_halfword_2_register[8], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[40] , u0|timer_0|internal_counter[40], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[41]~146 , u0|timer_0|internal_counter[41]~146, HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[9] , u0|timer_0|period_halfword_2_register[9], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[41] , u0|timer_0|internal_counter[41], HexaQuiz, 1
instance = comp, \u0|timer_0|period_halfword_2_register[10] , u0|timer_0|period_halfword_2_register[10], HexaQuiz, 1
instance = comp, \u0|timer_0|internal_counter[42] , u0|timer_0|internal_counter[42], HexaQuiz, 1
instance = comp, \u0|timer_0|snap_strobe~0 , u0|timer_0|snap_strobe~0, HexaQuiz, 1
instance = comp, \u0|timer_0|snap_strobe~1 , u0|timer_0|snap_strobe~1, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[42] , u0|timer_0|counter_snapshot[42], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[58]~feeder , u0|timer_0|counter_snapshot[58]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[58] , u0|timer_0|counter_snapshot[58], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[10]~65 , u0|timer_0|read_mux_out[10]~65, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[10]~63 , u0|timer_0|read_mux_out[10]~63, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[10]~62 , u0|timer_0|read_mux_out[10]~62, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal5~0 , u0|timer_0|Equal5~0, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal6~0 , u0|timer_0|Equal6~0, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[10] , u0|timer_0|counter_snapshot[10], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[26]~feeder , u0|timer_0|counter_snapshot[26]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[26] , u0|timer_0|counter_snapshot[26], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[10]~64 , u0|timer_0|read_mux_out[10]~64, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[10]~66 , u0|timer_0|read_mux_out[10]~66, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[10] , u0|timer_0|readdata[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~13 , u0|mm_interconnect_0|cmd_mux_005|src_payload~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~7 , u0|mm_interconnect_0|cmd_mux_005|src_payload~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~8 , u0|mm_interconnect_0|cmd_mux_005|src_payload~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~9 , u0|mm_interconnect_0|cmd_mux_005|src_payload~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~28 , u0|mm_interconnect_0|cmd_mux_005|src_payload~28, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~27 , u0|mm_interconnect_0|cmd_mux_005|src_payload~27, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~26 , u0|mm_interconnect_0|cmd_mux_005|src_payload~26, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~25 , u0|mm_interconnect_0|cmd_mux_005|src_payload~25, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~24 , u0|mm_interconnect_0|cmd_mux_005|src_payload~24, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[35] , u0|mm_interconnect_0|cmd_mux_005|src_data[35], HexaQuiz, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~32 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~32, HexaQuiz, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[10] , u0|sdram|za_data[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[10] , u0|spi_0|endofpacketvalue_reg[10], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~26 , u0|spi_0|p1_data_to_cpu[10]~26, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[10] , u0|spi_0|spi_slave_select_holding_reg[10], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[10] , u0|spi_0|spi_slave_select_reg[10], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~27 , u0|spi_0|p1_data_to_cpu[10]~27, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~28 , u0|spi_0|p1_data_to_cpu[10]~28, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[10] , u0|spi_0|data_to_cpu[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_014|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_014|src1_valid~0, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[10]~feeder , u0|hex_digits_pio|data_out[10]~feeder, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[10] , u0|hex_digits_pio|data_out[10], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[10] , u0|hex_digits_pio|readdata[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[10] , u0|leds_pio|data_out[10], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[10] , u0|leds_pio|readdata[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_013|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_013|src1_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~33 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~33, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~34 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~34, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~53 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~53, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|ac~0 , u0|jtag_uart_0|ac~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|ien_AF~0 , u0|jtag_uart_0|ien_AF~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|ac~1 , u0|jtag_uart_0|ac~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|ac , u0|jtag_uart_0|ac, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~31 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[10]~74 , u0|nios2_gen2_0|cpu|F_iw[10]~74, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10] , u0|nios2_gen2_0|cpu|D_iw[10], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20] , u0|nios2_gen2_0|cpu|E_src2[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~27 , u0|nios2_gen2_0|cpu|Add1~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~70 , u0|nios2_gen2_0|cpu|Add1~70, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~12 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18] , u0|nios2_gen2_0|cpu|F_pc[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38 , u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21] , u0|nios2_gen2_0|cpu|E_src1[21], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~72 , u0|nios2_gen2_0|cpu|Add1~72, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~74 , u0|nios2_gen2_0|cpu|Add1~74, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~76 , u0|nios2_gen2_0|cpu|Add1~76, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~78 , u0|nios2_gen2_0|cpu|Add1~78, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~80 , u0|nios2_gen2_0|cpu|Add1~80, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~7 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[23] , u0|nios2_gen2_0|cpu|F_pc[23], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40 , u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~10 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[20] , u0|nios2_gen2_0|cpu|F_pc[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42 , u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~9 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21] , u0|nios2_gen2_0|cpu|F_pc[21], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44 , u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~8 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[22] , u0|nios2_gen2_0|cpu|F_pc[22], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46 , u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25] , u0|nios2_gen2_0|cpu|E_src1[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~82 , u0|nios2_gen2_0|cpu|Add1~82, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~84 , u0|nios2_gen2_0|cpu|Add1~84, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~90 , u0|nios2_gen2_0|cpu|Add1~90, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~92 , u0|nios2_gen2_0|cpu|Add1~92, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~94 , u0|nios2_gen2_0|cpu|Add1~94, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~96 , u0|nios2_gen2_0|cpu|Add1~96, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31]~31 , u0|nios2_gen2_0|cpu|W_alu_result[31]~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31] , u0|nios2_gen2_0|cpu|W_alu_result[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~36 , u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~36, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]~0 , u0|nios2_gen2_0|cpu|d_writedata[30]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30] , u0|nios2_gen2_0|cpu|d_writedata[30], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~36 , u0|vga_text_mode_controller_0|palette~36, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][30] , u0|vga_text_mode_controller_0|palette[7][30], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][30] , u0|vga_text_mode_controller_0|palette[5][30], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][30] , u0|vga_text_mode_controller_0|palette[4][30], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][30] , u0|vga_text_mode_controller_0|palette[6][30], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~146 , u0|vga_text_mode_controller_0|AVL_READDATA~146, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~147 , u0|vga_text_mode_controller_0|AVL_READDATA~147, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][30] , u0|vga_text_mode_controller_0|palette[2][30], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][30] , u0|vga_text_mode_controller_0|palette[3][30], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][30] , u0|vga_text_mode_controller_0|palette[1][30], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][30] , u0|vga_text_mode_controller_0|palette[0][30], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~144 , u0|vga_text_mode_controller_0|AVL_READDATA~144, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~145 , u0|vga_text_mode_controller_0|AVL_READDATA~145, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[30]~28 , u0|vga_text_mode_controller_0|AVL_READDATA[30]~28, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a24 , u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a24, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[30] , u0|vga_text_mode_controller_0|AVL_READDATA[30], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 , u0|mm_interconnect_0|cmd_mux_003|src_payload~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 , u0|mm_interconnect_0|cmd_mux_003|src_payload~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 , u0|mm_interconnect_0|cmd_mux_003|src_payload~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 , u0|mm_interconnect_0|cmd_mux_003|src_payload~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35] , u0|mm_interconnect_0|cmd_mux_003|src_data[35], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|final_soc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 , u0|mm_interconnect_0|cmd_mux_003|src_payload~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[30], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], HexaQuiz, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[14] , u0|sdram|za_data[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[30]~28 , u0|nios2_gen2_0|cpu|E_logic_result[30]~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30]~28 , u0|nios2_gen2_0|cpu|W_alu_result[30]~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30] , u0|nios2_gen2_0|cpu|W_alu_result[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~33 , u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~33, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[29]~18 , u0|nios2_gen2_0|cpu|R_src1[29]~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29] , u0|nios2_gen2_0|cpu|E_src1[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[29]~29 , u0|nios2_gen2_0|cpu|E_logic_result[29]~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29]~30 , u0|nios2_gen2_0|cpu|W_alu_result[29]~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29] , u0|nios2_gen2_0|cpu|W_alu_result[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~35 , u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~35, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~14 , u0|nios2_gen2_0|cpu|E_src2[28]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28] , u0|nios2_gen2_0|cpu|E_src2[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~89 , u0|nios2_gen2_0|cpu|Add1~89, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~30 , u0|nios2_gen2_0|cpu|E_logic_result[28]~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28]~29 , u0|nios2_gen2_0|cpu|W_alu_result[28]~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28] , u0|nios2_gen2_0|cpu|W_alu_result[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~34 , u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~34, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27]~0 , u0|nios2_gen2_0|cpu|E_src1[27]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[0] , u0|nios2_gen2_0|cpu|R_compare_op[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[3]~4 , u0|nios2_gen2_0|cpu|R_src2_lo[3]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3] , u0|nios2_gen2_0|cpu|E_src2[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[3]~25 , u0|nios2_gen2_0|cpu|E_logic_result[3]~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[0]~15 , u0|nios2_gen2_0|cpu|R_src1[0]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0] , u0|nios2_gen2_0|cpu|E_src1[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~26 , u0|nios2_gen2_0|cpu|E_logic_result[0]~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[2]~5 , u0|nios2_gen2_0|cpu|R_src2_lo[2]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2] , u0|nios2_gen2_0|cpu|E_src2[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[2]~24 , u0|nios2_gen2_0|cpu|E_logic_result[2]~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~7 , u0|nios2_gen2_0|cpu|Equal127~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[1]~14 , u0|nios2_gen2_0|cpu|R_src1[1]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1] , u0|nios2_gen2_0|cpu|E_src1[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~31 , u0|nios2_gen2_0|cpu|E_logic_result[1]~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~8 , u0|nios2_gen2_0|cpu|Equal127~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~9 , u0|nios2_gen2_0|cpu|Equal127~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~3 , u0|nios2_gen2_0|cpu|E_logic_result[26]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~4 , u0|nios2_gen2_0|cpu|E_logic_result[25]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~0 , u0|nios2_gen2_0|cpu|Equal127~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~11 , u0|nios2_gen2_0|cpu|E_logic_result[18]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~12 , u0|nios2_gen2_0|cpu|E_logic_result[17]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~13 , u0|nios2_gen2_0|cpu|E_logic_result[16]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~10 , u0|nios2_gen2_0|cpu|E_logic_result[19]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~2 , u0|nios2_gen2_0|cpu|Equal127~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~8 , u0|nios2_gen2_0|cpu|E_logic_result[21]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~6 , u0|nios2_gen2_0|cpu|E_logic_result[23]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~9 , u0|nios2_gen2_0|cpu|E_logic_result[20]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~1 , u0|nios2_gen2_0|cpu|Equal127~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[15]~14 , u0|nios2_gen2_0|cpu|E_logic_result[15]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~3 , u0|nios2_gen2_0|cpu|Equal127~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~4 , u0|nios2_gen2_0|cpu|Equal127~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[9]~14 , u0|nios2_gen2_0|cpu|R_src2_lo[9]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9] , u0|nios2_gen2_0|cpu|E_src2[9], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[9]~20 , u0|nios2_gen2_0|cpu|E_logic_result[9]~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~5 , u0|nios2_gen2_0|cpu|Equal127~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~3 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4] , u0|nios2_gen2_0|cpu|E_src2[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[4]~1 , u0|nios2_gen2_0|cpu|E_logic_result[4]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[6]~17 , u0|nios2_gen2_0|cpu|R_src2_lo[6]~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6] , u0|nios2_gen2_0|cpu|E_src2[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[6]~23 , u0|nios2_gen2_0|cpu|E_logic_result[6]~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~6 , u0|nios2_gen2_0|cpu|Equal127~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~10 , u0|nios2_gen2_0|cpu|Equal127~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[1] , u0|nios2_gen2_0|cpu|R_compare_op[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~98 , u0|nios2_gen2_0|cpu|Add1~98, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_cmp_result~0 , u0|nios2_gen2_0|cpu|E_cmp_result~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_cmp_result , u0|nios2_gen2_0|cpu|W_cmp_result, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~18 , u0|nios2_gen2_0|cpu|Equal0~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond , u0|nios2_gen2_0|cpu|R_ctrl_br_uncond, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~30 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~5 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[25] , u0|nios2_gen2_0|cpu|F_pc[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48 , u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~6 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24] , u0|nios2_gen2_0|cpu|F_pc[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50 , u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27] , u0|nios2_gen2_0|cpu|E_src1[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~2 , u0|nios2_gen2_0|cpu|E_logic_result[27]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27]~0 , u0|nios2_gen2_0|cpu|W_alu_result[27]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27] , u0|nios2_gen2_0|cpu|W_alu_result[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~33 , u0|vga_text_mode_controller_0|palette~33, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][27]~feeder , u0|vga_text_mode_controller_0|palette[7][27]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][27] , u0|vga_text_mode_controller_0|palette[7][27], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][27] , u0|vga_text_mode_controller_0|palette[6][27], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][27] , u0|vga_text_mode_controller_0|palette[4][27], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~82 , u0|vga_text_mode_controller_0|AVL_READDATA~82, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][27] , u0|vga_text_mode_controller_0|palette[5][27], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~83 , u0|vga_text_mode_controller_0|AVL_READDATA~83, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][27]~feeder , u0|vga_text_mode_controller_0|palette[2][27]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][27] , u0|vga_text_mode_controller_0|palette[2][27], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][27] , u0|vga_text_mode_controller_0|palette[3][27], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][27] , u0|vga_text_mode_controller_0|palette[1][27], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][27] , u0|vga_text_mode_controller_0|palette[0][27], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~80 , u0|vga_text_mode_controller_0|AVL_READDATA~80, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~81 , u0|vga_text_mode_controller_0|AVL_READDATA~81, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[27]~12 , u0|vga_text_mode_controller_0|AVL_READDATA[27]~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[27] , u0|vga_text_mode_controller_0|AVL_READDATA[27], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[27]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[27]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[27], HexaQuiz, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[11] , u0|sdram|za_data[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~17 , u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]~2 , u0|nios2_gen2_0|cpu|d_writedata[26]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26] , u0|nios2_gen2_0|cpu|d_writedata[26], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 , u0|mm_interconnect_0|cmd_mux_003|src_payload~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[26], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[26], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~34 , u0|vga_text_mode_controller_0|palette~34, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][26] , u0|vga_text_mode_controller_0|palette[1][26], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][26] , u0|vga_text_mode_controller_0|palette[0][26], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~84 , u0|vga_text_mode_controller_0|AVL_READDATA~84, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][26] , u0|vga_text_mode_controller_0|palette[3][26], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][26]~feeder , u0|vga_text_mode_controller_0|palette[2][26]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][26] , u0|vga_text_mode_controller_0|palette[2][26], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~85 , u0|vga_text_mode_controller_0|AVL_READDATA~85, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][26] , u0|vga_text_mode_controller_0|palette[4][26], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][26] , u0|vga_text_mode_controller_0|palette[6][26], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~86 , u0|vga_text_mode_controller_0|AVL_READDATA~86, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][26]~feeder , u0|vga_text_mode_controller_0|palette[7][26]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][26] , u0|vga_text_mode_controller_0|palette[7][26], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][26] , u0|vga_text_mode_controller_0|palette[5][26], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~87 , u0|vga_text_mode_controller_0|AVL_READDATA~87, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[26]~13 , u0|vga_text_mode_controller_0|AVL_READDATA[26]~13, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[26] , u0|vga_text_mode_controller_0|AVL_READDATA[26], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[26], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~18 , u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]~1 , u0|nios2_gen2_0|cpu|d_writedata[25]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25] , u0|nios2_gen2_0|cpu|d_writedata[25], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~35 , u0|vga_text_mode_controller_0|palette~35, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][25] , u0|vga_text_mode_controller_0|palette[6][25], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][25] , u0|vga_text_mode_controller_0|palette[4][25], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~90 , u0|vga_text_mode_controller_0|AVL_READDATA~90, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][25] , u0|vga_text_mode_controller_0|palette[7][25], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][25] , u0|vga_text_mode_controller_0|palette[5][25], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~91 , u0|vga_text_mode_controller_0|AVL_READDATA~91, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][25] , u0|vga_text_mode_controller_0|palette[0][25], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][25] , u0|vga_text_mode_controller_0|palette[1][25], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~88 , u0|vga_text_mode_controller_0|AVL_READDATA~88, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][25] , u0|vga_text_mode_controller_0|palette[3][25], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][25] , u0|vga_text_mode_controller_0|palette[2][25], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~89 , u0|vga_text_mode_controller_0|AVL_READDATA~89, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[25]~14 , u0|vga_text_mode_controller_0|AVL_READDATA[25]~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[25] , u0|vga_text_mode_controller_0|AVL_READDATA[25], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[25]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[25]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[25], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25]~2 , u0|nios2_gen2_0|cpu|W_alu_result[25]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25] , u0|nios2_gen2_0|cpu|W_alu_result[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~19 , u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]~3 , u0|nios2_gen2_0|cpu|E_src1[24]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24] , u0|nios2_gen2_0|cpu|E_src1[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~5 , u0|nios2_gen2_0|cpu|E_logic_result[24]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24]~3 , u0|nios2_gen2_0|cpu|W_alu_result[24]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24] , u0|nios2_gen2_0|cpu|W_alu_result[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~9 , u0|vga_text_mode_controller_0|palette~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][24] , u0|vga_text_mode_controller_0|palette[4][24], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][24] , u0|vga_text_mode_controller_0|palette[6][24], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~94 , u0|vga_text_mode_controller_0|AVL_READDATA~94, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][24] , u0|vga_text_mode_controller_0|palette[5][24], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][24] , u0|vga_text_mode_controller_0|palette[7][24], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~95 , u0|vga_text_mode_controller_0|AVL_READDATA~95, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][24]~feeder , u0|vga_text_mode_controller_0|palette[2][24]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][24] , u0|vga_text_mode_controller_0|palette[2][24], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][24] , u0|vga_text_mode_controller_0|palette[3][24], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][24] , u0|vga_text_mode_controller_0|palette[0][24], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][24]~feeder , u0|vga_text_mode_controller_0|palette[1][24]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][24] , u0|vga_text_mode_controller_0|palette[1][24], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~92 , u0|vga_text_mode_controller_0|AVL_READDATA~92, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~93 , u0|vga_text_mode_controller_0|AVL_READDATA~93, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[24]~15 , u0|vga_text_mode_controller_0|AVL_READDATA[24]~15, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[24] , u0|vga_text_mode_controller_0|AVL_READDATA[24], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[24]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[24]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[24], HexaQuiz, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[8] , u0|sdram|za_data[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~20 , u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]~4 , u0|nios2_gen2_0|cpu|E_src1[23]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23] , u0|nios2_gen2_0|cpu|E_src1[23], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23]~4 , u0|nios2_gen2_0|cpu|W_alu_result[23]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23] , u0|nios2_gen2_0|cpu|W_alu_result[23], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~7 , u0|vga_text_mode_controller_0|palette~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][23] , u0|vga_text_mode_controller_0|palette[1][23], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][23] , u0|vga_text_mode_controller_0|palette[0][23], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~96 , u0|vga_text_mode_controller_0|AVL_READDATA~96, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][23] , u0|vga_text_mode_controller_0|palette[3][23], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][23] , u0|vga_text_mode_controller_0|palette[2][23], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~97 , u0|vga_text_mode_controller_0|AVL_READDATA~97, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][23] , u0|vga_text_mode_controller_0|palette[4][23], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][23] , u0|vga_text_mode_controller_0|palette[6][23], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~98 , u0|vga_text_mode_controller_0|AVL_READDATA~98, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][23] , u0|vga_text_mode_controller_0|palette[5][23], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][23] , u0|vga_text_mode_controller_0|palette[7][23], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~99 , u0|vga_text_mode_controller_0|AVL_READDATA~99, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[23]~16 , u0|vga_text_mode_controller_0|AVL_READDATA[23]~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[23] , u0|vga_text_mode_controller_0|AVL_READDATA[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[23]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[23]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[23], HexaQuiz, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[7] , u0|sdram|za_data[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11 , u0|mm_interconnect_0|rsp_mux|src_payload~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10 , u0|mm_interconnect_0|rsp_mux|src_payload~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12 , u0|mm_interconnect_0|rsp_mux|src_payload~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~21 , u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]~5 , u0|nios2_gen2_0|cpu|E_src1[22]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22] , u0|nios2_gen2_0|cpu|E_src1[22], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~7 , u0|nios2_gen2_0|cpu|E_logic_result[22]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22]~5 , u0|nios2_gen2_0|cpu|W_alu_result[22]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22] , u0|nios2_gen2_0|cpu|W_alu_result[22], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~4 , u0|vga_text_mode_controller_0|palette~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][22]~feeder , u0|vga_text_mode_controller_0|palette[1][22]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][22] , u0|vga_text_mode_controller_0|palette[1][22], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][22] , u0|vga_text_mode_controller_0|palette[0][22], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~100 , u0|vga_text_mode_controller_0|AVL_READDATA~100, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][22] , u0|vga_text_mode_controller_0|palette[3][22], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][22]~feeder , u0|vga_text_mode_controller_0|palette[2][22]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][22] , u0|vga_text_mode_controller_0|palette[2][22], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~101 , u0|vga_text_mode_controller_0|AVL_READDATA~101, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][22]~feeder , u0|vga_text_mode_controller_0|palette[6][22]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][22] , u0|vga_text_mode_controller_0|palette[6][22], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][22] , u0|vga_text_mode_controller_0|palette[4][22], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~102 , u0|vga_text_mode_controller_0|AVL_READDATA~102, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][22] , u0|vga_text_mode_controller_0|palette[7][22], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][22] , u0|vga_text_mode_controller_0|palette[5][22], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~103 , u0|vga_text_mode_controller_0|AVL_READDATA~103, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[22]~17 , u0|vga_text_mode_controller_0|AVL_READDATA[22]~17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[22] , u0|vga_text_mode_controller_0|AVL_READDATA[22], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[22]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[22]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[22], HexaQuiz, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[6] , u0|sdram|za_data[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15 , u0|mm_interconnect_0|rsp_mux|src_payload~15, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13 , u0|mm_interconnect_0|rsp_mux|src_payload~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[22], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14 , u0|mm_interconnect_0|rsp_mux|src_payload~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16 , u0|mm_interconnect_0|rsp_mux|src_payload~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~22 , u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]~6 , u0|nios2_gen2_0|cpu|d_writedata[29]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29] , u0|nios2_gen2_0|cpu|d_writedata[29], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~38 , u0|vga_text_mode_controller_0|palette~38, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][29] , u0|vga_text_mode_controller_0|palette[0][29], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][29]~feeder , u0|vga_text_mode_controller_0|palette[1][29]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][29] , u0|vga_text_mode_controller_0|palette[1][29], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~152 , u0|vga_text_mode_controller_0|AVL_READDATA~152, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][29] , u0|vga_text_mode_controller_0|palette[3][29], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][29]~feeder , u0|vga_text_mode_controller_0|palette[2][29]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][29] , u0|vga_text_mode_controller_0|palette[2][29], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~153 , u0|vga_text_mode_controller_0|AVL_READDATA~153, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][29] , u0|vga_text_mode_controller_0|palette[7][29], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][29] , u0|vga_text_mode_controller_0|palette[5][29], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][29] , u0|vga_text_mode_controller_0|palette[4][29], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][29]~feeder , u0|vga_text_mode_controller_0|palette[6][29]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][29] , u0|vga_text_mode_controller_0|palette[6][29], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~154 , u0|vga_text_mode_controller_0|AVL_READDATA~154, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~155 , u0|vga_text_mode_controller_0|AVL_READDATA~155, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[29]~30 , u0|vga_text_mode_controller_0|AVL_READDATA[29]~30, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[29] , u0|vga_text_mode_controller_0|AVL_READDATA[29], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[29], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~23 , u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]~3 , u0|nios2_gen2_0|cpu|d_writedata[24]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24] , u0|nios2_gen2_0|cpu|d_writedata[24], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 , u0|mm_interconnect_0|cmd_mux_003|src_payload~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 , u0|mm_interconnect_0|cmd_mux_003|src_payload~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~13 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[28], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~37 , u0|vga_text_mode_controller_0|palette~37, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][28] , u0|vga_text_mode_controller_0|palette[2][28], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][28]~feeder , u0|vga_text_mode_controller_0|palette[1][28]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][28] , u0|vga_text_mode_controller_0|palette[1][28], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][28] , u0|vga_text_mode_controller_0|palette[0][28], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~148 , u0|vga_text_mode_controller_0|AVL_READDATA~148, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][28] , u0|vga_text_mode_controller_0|palette[3][28], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~149 , u0|vga_text_mode_controller_0|AVL_READDATA~149, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][28] , u0|vga_text_mode_controller_0|palette[7][28], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][28] , u0|vga_text_mode_controller_0|palette[5][28], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][28] , u0|vga_text_mode_controller_0|palette[4][28], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][28] , u0|vga_text_mode_controller_0|palette[6][28], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~150 , u0|vga_text_mode_controller_0|AVL_READDATA~150, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~151 , u0|vga_text_mode_controller_0|AVL_READDATA~151, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[28]~29 , u0|vga_text_mode_controller_0|AVL_READDATA[28]~29, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[28] , u0|vga_text_mode_controller_0|AVL_READDATA[28], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[28]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[28]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[28], HexaQuiz, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[12] , u0|sdram|za_data[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20]~7 , u0|nios2_gen2_0|cpu|W_alu_result[20]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20] , u0|nios2_gen2_0|cpu|W_alu_result[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~24 , u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~9 , u0|nios2_gen2_0|cpu|E_st_data[23]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23] , u0|nios2_gen2_0|cpu|d_writedata[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~6 , u0|mm_interconnect_0|cmd_mux_005|src_payload~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25 , u0|mm_interconnect_0|rsp_mux|src_payload~25, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~15 , u0|vga_text_mode_controller_0|palette~15, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][19] , u0|vga_text_mode_controller_0|palette[4][19], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][19]~feeder , u0|vga_text_mode_controller_0|palette[6][19]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][19] , u0|vga_text_mode_controller_0|palette[6][19], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~114 , u0|vga_text_mode_controller_0|AVL_READDATA~114, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][19] , u0|vga_text_mode_controller_0|palette[5][19], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][19] , u0|vga_text_mode_controller_0|palette[7][19], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~115 , u0|vga_text_mode_controller_0|AVL_READDATA~115, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][19]~feeder , u0|vga_text_mode_controller_0|palette[2][19]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][19] , u0|vga_text_mode_controller_0|palette[2][19], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][19] , u0|vga_text_mode_controller_0|palette[3][19], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][19]~feeder , u0|vga_text_mode_controller_0|palette[1][19]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][19] , u0|vga_text_mode_controller_0|palette[1][19], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][19] , u0|vga_text_mode_controller_0|palette[0][19], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~112 , u0|vga_text_mode_controller_0|AVL_READDATA~112, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~113 , u0|vga_text_mode_controller_0|AVL_READDATA~113, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[19]~20 , u0|vga_text_mode_controller_0|AVL_READDATA[19]~20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[19] , u0|vga_text_mode_controller_0|AVL_READDATA[19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~32, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24 , u0|mm_interconnect_0|rsp_mux|src_payload~24, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26 , u0|mm_interconnect_0|rsp_mux|src_payload~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19]~8 , u0|nios2_gen2_0|cpu|W_alu_result[19]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19] , u0|nios2_gen2_0|cpu|W_alu_result[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~25 , u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[22]~8 , u0|nios2_gen2_0|cpu|E_st_data[22]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22] , u0|nios2_gen2_0|cpu|d_writedata[22], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~5 , u0|mm_interconnect_0|cmd_mux_005|src_payload~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28 , u0|mm_interconnect_0|rsp_mux|src_payload~28, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~13 , u0|vga_text_mode_controller_0|palette~13, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][18] , u0|vga_text_mode_controller_0|palette[2][18], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][18] , u0|vga_text_mode_controller_0|palette[1][18], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][18] , u0|vga_text_mode_controller_0|palette[0][18], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~116 , u0|vga_text_mode_controller_0|AVL_READDATA~116, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][18] , u0|vga_text_mode_controller_0|palette[3][18], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~117 , u0|vga_text_mode_controller_0|AVL_READDATA~117, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][18] , u0|vga_text_mode_controller_0|palette[7][18], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][18] , u0|vga_text_mode_controller_0|palette[6][18], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][18] , u0|vga_text_mode_controller_0|palette[4][18], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~118 , u0|vga_text_mode_controller_0|AVL_READDATA~118, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][18] , u0|vga_text_mode_controller_0|palette[5][18], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~119 , u0|vga_text_mode_controller_0|AVL_READDATA~119, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[18]~21 , u0|vga_text_mode_controller_0|AVL_READDATA[18]~21, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[18] , u0|vga_text_mode_controller_0|AVL_READDATA[18], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[18]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[18]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[18], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29 , u0|mm_interconnect_0|rsp_mux|src_payload~29, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30 , u0|mm_interconnect_0|rsp_mux|src_payload~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18]~9 , u0|nios2_gen2_0|cpu|W_alu_result[18]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18] , u0|nios2_gen2_0|cpu|W_alu_result[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~26 , u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[20]~13 , u0|nios2_gen2_0|cpu|E_st_data[20]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20] , u0|nios2_gen2_0|cpu|d_writedata[20], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~29 , u0|mm_interconnect_0|cmd_mux_005|src_payload~29, HexaQuiz, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[1] , u0|sdram|za_data[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32 , u0|mm_interconnect_0|rsp_mux|src_payload~32, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~33 , u0|mm_interconnect_0|rsp_mux|src_payload~33, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17]~10 , u0|nios2_gen2_0|cpu|W_alu_result[17]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17] , u0|nios2_gen2_0|cpu|W_alu_result[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~27 , u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[19]~12 , u0|nios2_gen2_0|cpu|E_st_data[19]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19] , u0|nios2_gen2_0|cpu|d_writedata[19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~30 , u0|mm_interconnect_0|cmd_mux_005|src_payload~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[16], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~35 , u0|mm_interconnect_0|rsp_mux|src_payload~35, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~34 , u0|mm_interconnect_0|rsp_mux|src_payload~34, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~25 , u0|vga_text_mode_controller_0|palette~25, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][16] , u0|vga_text_mode_controller_0|palette[2][16], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][16] , u0|vga_text_mode_controller_0|palette[3][16], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][16] , u0|vga_text_mode_controller_0|palette[1][16], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][16] , u0|vga_text_mode_controller_0|palette[0][16], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~124 , u0|vga_text_mode_controller_0|AVL_READDATA~124, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~125 , u0|vga_text_mode_controller_0|AVL_READDATA~125, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][16] , u0|vga_text_mode_controller_0|palette[4][16], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][16] , u0|vga_text_mode_controller_0|palette[6][16], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~126 , u0|vga_text_mode_controller_0|AVL_READDATA~126, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][16] , u0|vga_text_mode_controller_0|palette[5][16], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][16] , u0|vga_text_mode_controller_0|palette[7][16], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~127 , u0|vga_text_mode_controller_0|AVL_READDATA~127, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[16]~23 , u0|vga_text_mode_controller_0|AVL_READDATA[16]~23, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[16] , u0|vga_text_mode_controller_0|AVL_READDATA[16], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[16]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[16]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[16], HexaQuiz, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[0] , u0|sdram|za_data[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~36 , u0|mm_interconnect_0|rsp_mux|src_payload~36, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~37 , u0|mm_interconnect_0|rsp_mux|src_payload~37, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16]~11 , u0|nios2_gen2_0|cpu|W_alu_result[16]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16] , u0|nios2_gen2_0|cpu|W_alu_result[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~28 , u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[15]~14 , u0|nios2_gen2_0|cpu|E_st_data[15]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15] , u0|nios2_gen2_0|cpu|d_writedata[15], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[15]~feeder , u0|hex_digits_pio|data_out[15]~feeder, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[15] , u0|hex_digits_pio|data_out[15], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[15] , u0|hex_digits_pio|readdata[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[15]~42 , u0|timer_0|read_mux_out[15]~42, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[15]~43 , u0|timer_0|read_mux_out[15]~43, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[47] , u0|timer_0|counter_snapshot[47], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[63] , u0|timer_0|counter_snapshot[63], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[15]~45 , u0|timer_0|read_mux_out[15]~45, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[15]~5 , u0|timer_0|counter_snapshot[15]~5, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[15] , u0|timer_0|counter_snapshot[15], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[31] , u0|timer_0|counter_snapshot[31], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[15]~44 , u0|timer_0|read_mux_out[15]~44, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[15]~46 , u0|timer_0|read_mux_out[15]~46, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[15] , u0|timer_0|readdata[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~38 , u0|mm_interconnect_0|rsp_mux|src_payload~38, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~14 , u0|spi_0|p1_data_to_cpu[15]~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~13 , u0|mm_interconnect_0|cmd_mux_020|src_payload~13, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[15]~feeder , u0|spi_0|endofpacketvalue_reg[15]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[15] , u0|spi_0|endofpacketvalue_reg[15], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[15] , u0|spi_0|spi_slave_select_holding_reg[15], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[15]~feeder , u0|spi_0|spi_slave_select_reg[15]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[15] , u0|spi_0|spi_slave_select_reg[15], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~19 , u0|spi_0|p1_data_to_cpu[15]~19, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[15] , u0|spi_0|data_to_cpu[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15]~feeder , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~88 , u0|mm_interconnect_0|rsp_mux|src_data[15]~88, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~89 , u0|mm_interconnect_0|rsp_mux|src_data[15]~89, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~22 , u0|vga_text_mode_controller_0|palette~22, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][15] , u0|vga_text_mode_controller_0|palette[2][15], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][15] , u0|vga_text_mode_controller_0|palette[3][15], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][15] , u0|vga_text_mode_controller_0|palette[0][15], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][15]~feeder , u0|vga_text_mode_controller_0|palette[1][15]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][15] , u0|vga_text_mode_controller_0|palette[1][15], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~128 , u0|vga_text_mode_controller_0|AVL_READDATA~128, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~129 , u0|vga_text_mode_controller_0|AVL_READDATA~129, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][15] , u0|vga_text_mode_controller_0|palette[7][15], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][15] , u0|vga_text_mode_controller_0|palette[5][15], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][15] , u0|vga_text_mode_controller_0|palette[4][15], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][15] , u0|vga_text_mode_controller_0|palette[6][15], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~130 , u0|vga_text_mode_controller_0|AVL_READDATA~130, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~131 , u0|vga_text_mode_controller_0|AVL_READDATA~131, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[15]~24 , u0|vga_text_mode_controller_0|AVL_READDATA[15]~24, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a11 , u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[15] , u0|vga_text_mode_controller_0|AVL_READDATA[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~86 , u0|mm_interconnect_0|rsp_mux|src_data[15]~86, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|rvalid~0 , u0|jtag_uart_0|rvalid~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|rvalid , u0|jtag_uart_0|rvalid, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~87 , u0|mm_interconnect_0|rsp_mux|src_data[15]~87, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~90 , u0|mm_interconnect_0|rsp_mux|src_data[15]~90, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~4 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1]~27 , u0|nios2_gen2_0|cpu|W_alu_result[1]~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1] , u0|nios2_gen2_0|cpu|W_alu_result[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[0] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[1] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0]~26 , u0|nios2_gen2_0|cpu|W_alu_result[0]~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0] , u0|nios2_gen2_0|cpu|W_alu_result[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~0 , u0|nios2_gen2_0|cpu|av_ld_rshift8~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15]~12 , u0|nios2_gen2_0|cpu|W_alu_result[15]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15] , u0|nios2_gen2_0|cpu|W_alu_result[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~29 , u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[18]~11 , u0|nios2_gen2_0|cpu|E_st_data[18]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18] , u0|nios2_gen2_0|cpu|d_writedata[18], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~32 , u0|mm_interconnect_0|cmd_mux_003|src_payload~32, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~35, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~36, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~33, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~34, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[20], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~96 , u0|nios2_gen2_0|cpu|F_iw[20]~96, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~97 , u0|nios2_gen2_0|cpu|F_iw[20]~97, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~98 , u0|nios2_gen2_0|cpu|F_iw[20]~98, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20] , u0|nios2_gen2_0|cpu|D_iw[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[14]~9 , u0|nios2_gen2_0|cpu|R_src2_lo[14]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14] , u0|nios2_gen2_0|cpu|E_src2[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[14]~15 , u0|nios2_gen2_0|cpu|E_logic_result[14]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14]~13 , u0|nios2_gen2_0|cpu|W_alu_result[14]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14] , u0|nios2_gen2_0|cpu|W_alu_result[14], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|comb~2 , u0|vga_text_mode_controller_0|comb~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|comb~3 , u0|vga_text_mode_controller_0|comb~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~0 , u0|vga_text_mode_controller_0|always0~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Decoder0~3 , u0|vga_text_mode_controller_0|Decoder0~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][7]~28 , u0|vga_text_mode_controller_0|palette[1][7]~28, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][13] , u0|vga_text_mode_controller_0|palette[1][13], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][13] , u0|vga_text_mode_controller_0|palette[0][13], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~72 , u0|vga_text_mode_controller_0|AVL_READDATA~72, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][13] , u0|vga_text_mode_controller_0|palette[3][13], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][13] , u0|vga_text_mode_controller_0|palette[2][13], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~73 , u0|vga_text_mode_controller_0|AVL_READDATA~73, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][13] , u0|vga_text_mode_controller_0|palette[7][13], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][13] , u0|vga_text_mode_controller_0|palette[6][13], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][13] , u0|vga_text_mode_controller_0|palette[4][13], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~74 , u0|vga_text_mode_controller_0|AVL_READDATA~74, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][13] , u0|vga_text_mode_controller_0|palette[5][13], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~75 , u0|vga_text_mode_controller_0|AVL_READDATA~75, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[13]~10 , u0|vga_text_mode_controller_0|AVL_READDATA[13]~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[13] , u0|vga_text_mode_controller_0|AVL_READDATA[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~79 , u0|mm_interconnect_0|rsp_mux|src_data[13]~79, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[13]~47 , u0|timer_0|read_mux_out[13]~47, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[13]~48 , u0|timer_0|read_mux_out[13]~48, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[13] , u0|timer_0|counter_snapshot[13], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[29] , u0|timer_0|counter_snapshot[29], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[13]~49 , u0|timer_0|read_mux_out[13]~49, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[45] , u0|timer_0|counter_snapshot[45], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[61]~feeder , u0|timer_0|counter_snapshot[61]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[61] , u0|timer_0|counter_snapshot[61], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[13]~50 , u0|timer_0|read_mux_out[13]~50, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[13]~51 , u0|timer_0|read_mux_out[13]~51, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[13] , u0|timer_0|readdata[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_011|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_011|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~76 , u0|mm_interconnect_0|rsp_mux|src_data[13]~76, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~80 , u0|mm_interconnect_0|rsp_mux|src_data[13]~80, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~2 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~15 , u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]~20 , u0|nios2_gen2_0|cpu|E_src1[7]~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7] , u0|nios2_gen2_0|cpu|E_src1[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[7] , u0|nios2_gen2_0|cpu|E_shift_rot_result[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~23 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[6] , u0|nios2_gen2_0|cpu|E_shift_rot_result[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~0 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[5] , u0|nios2_gen2_0|cpu|E_shift_rot_result[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~1 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[4] , u0|nios2_gen2_0|cpu|E_shift_rot_result[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[3] , u0|nios2_gen2_0|cpu|E_shift_rot_result[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[2] , u0|nios2_gen2_0|cpu|E_shift_rot_result[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[1] , u0|nios2_gen2_0|cpu|E_shift_rot_result[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[0] , u0|nios2_gen2_0|cpu|E_shift_rot_result[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical , u0|nios2_gen2_0|cpu|R_ctrl_shift_logical, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[31] , u0|nios2_gen2_0|cpu|E_shift_rot_result[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[30] , u0|nios2_gen2_0|cpu|E_shift_rot_result[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[29] , u0|nios2_gen2_0|cpu|E_shift_rot_result[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[28] , u0|nios2_gen2_0|cpu|E_shift_rot_result[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~2 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[27] , u0|nios2_gen2_0|cpu|E_shift_rot_result[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~3 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[26] , u0|nios2_gen2_0|cpu|E_shift_rot_result[26], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~4 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[25] , u0|nios2_gen2_0|cpu|E_shift_rot_result[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[24] , u0|nios2_gen2_0|cpu|E_shift_rot_result[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~6 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[23] , u0|nios2_gen2_0|cpu|E_shift_rot_result[23], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[22] , u0|nios2_gen2_0|cpu|E_shift_rot_result[22], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~8 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[21] , u0|nios2_gen2_0|cpu|E_shift_rot_result[21], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[20] , u0|nios2_gen2_0|cpu|E_shift_rot_result[20], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~10 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[19] , u0|nios2_gen2_0|cpu|E_shift_rot_result[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[18] , u0|nios2_gen2_0|cpu|E_shift_rot_result[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~12 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[17] , u0|nios2_gen2_0|cpu|E_shift_rot_result[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[16] , u0|nios2_gen2_0|cpu|E_shift_rot_result[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[15] , u0|nios2_gen2_0|cpu|E_shift_rot_result[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~15 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[14] , u0|nios2_gen2_0|cpu|E_shift_rot_result[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~16 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[13] , u0|nios2_gen2_0|cpu|E_shift_rot_result[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~18 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[12] , u0|nios2_gen2_0|cpu|E_shift_rot_result[12], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~17 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[11] , u0|nios2_gen2_0|cpu|E_shift_rot_result[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11] , u0|nios2_gen2_0|cpu|W_alu_result[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[11]~27 , u0|timer_0|read_mux_out[11]~27, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[11]~28 , u0|timer_0|read_mux_out[11]~28, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[11] , u0|timer_0|counter_snapshot[11], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[27] , u0|timer_0|counter_snapshot[27], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[11]~29 , u0|timer_0|read_mux_out[11]~29, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[43] , u0|timer_0|counter_snapshot[43], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[59]~feeder , u0|timer_0|counter_snapshot[59]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[59] , u0|timer_0|counter_snapshot[59], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[11]~30 , u0|timer_0|read_mux_out[11]~30, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[11]~31 , u0|timer_0|read_mux_out[11]~31, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[11] , u0|timer_0|readdata[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~81 , u0|mm_interconnect_0|rsp_mux|src_data[11]~81, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~82 , u0|mm_interconnect_0|rsp_mux|src_data[11]~82, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~6 , u0|vga_text_mode_controller_0|palette~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][11] , u0|vga_text_mode_controller_0|palette[4][11], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][11] , u0|vga_text_mode_controller_0|palette[6][11], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~78 , u0|vga_text_mode_controller_0|AVL_READDATA~78, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][11] , u0|vga_text_mode_controller_0|palette[5][11], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][11] , u0|vga_text_mode_controller_0|palette[7][11], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~79 , u0|vga_text_mode_controller_0|AVL_READDATA~79, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][11]~feeder , u0|vga_text_mode_controller_0|palette[2][11]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][11] , u0|vga_text_mode_controller_0|palette[2][11], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][11] , u0|vga_text_mode_controller_0|palette[3][11], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][11] , u0|vga_text_mode_controller_0|palette[0][11], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][11]~feeder , u0|vga_text_mode_controller_0|palette[1][11]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][11] , u0|vga_text_mode_controller_0|palette[1][11], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~76 , u0|vga_text_mode_controller_0|AVL_READDATA~76, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~77 , u0|vga_text_mode_controller_0|AVL_READDATA~77, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[11]~11 , u0|vga_text_mode_controller_0|AVL_READDATA[11]~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[11] , u0|vga_text_mode_controller_0|AVL_READDATA[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[11], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[11] , u0|hex_digits_pio|data_out[11], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[11] , u0|hex_digits_pio|readdata[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[11]~feeder , u0|leds_pio|data_out[11]~feeder, HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[11] , u0|leds_pio|data_out[11], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[11] , u0|leds_pio|readdata[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9 , u0|mm_interconnect_0|rsp_mux|src_payload~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~11 , u0|mm_interconnect_0|cmd_mux_020|src_payload~11, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11]~feeder , u0|spi_0|endofpacketvalue_reg[11]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11] , u0|spi_0|endofpacketvalue_reg[11], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[11] , u0|spi_0|spi_slave_select_holding_reg[11], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11]~feeder , u0|spi_0|spi_slave_select_reg[11]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11] , u0|spi_0|spi_slave_select_reg[11], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[11]~15 , u0|spi_0|p1_data_to_cpu[11]~15, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[11] , u0|spi_0|data_to_cpu[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11]~feeder , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~83 , u0|mm_interconnect_0|rsp_mux|src_data[11]~83, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~84 , u0|mm_interconnect_0|rsp_mux|src_data[11]~84, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~85 , u0|mm_interconnect_0|rsp_mux|src_data[11]~85, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~3 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~16 , u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]~18 , u0|nios2_gen2_0|cpu|E_src1[9]~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~25 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7] , u0|nios2_gen2_0|cpu|F_pc[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10 , u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12 , u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14 , u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9] , u0|nios2_gen2_0|cpu|E_src1[9], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~40 , u0|nios2_gen2_0|cpu|Add1~40, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~41 , u0|nios2_gen2_0|cpu|Add1~41, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~0 , u0|nios2_gen2_0|cpu|Add1~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~1 , u0|nios2_gen2_0|cpu|Add1~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~2 , u0|nios2_gen2_0|cpu|Add1~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~3 , u0|nios2_gen2_0|cpu|Add1~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~7 , u0|nios2_gen2_0|cpu|Add1~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~8 , u0|nios2_gen2_0|cpu|Add1~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~10 , u0|nios2_gen2_0|cpu|Add1~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~12 , u0|nios2_gen2_0|cpu|Add1~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~14 , u0|nios2_gen2_0|cpu|Add1~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~16 , u0|nios2_gen2_0|cpu|Add1~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~18 , u0|nios2_gen2_0|cpu|Add1~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~42 , u0|nios2_gen2_0|cpu|Add1~42, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~44 , u0|nios2_gen2_0|cpu|Add1~44, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~46 , u0|nios2_gen2_0|cpu|Add1~46, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~48 , u0|nios2_gen2_0|cpu|Add1~48, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16 , u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8] , u0|nios2_gen2_0|cpu|F_pc[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~0 , u0|mm_interconnect_0|router_001|Equal3~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal18~3 , u0|mm_interconnect_0|router_001|Equal18~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal18~2 , u0|mm_interconnect_0|router_001|Equal18~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal18~1 , u0|mm_interconnect_0|router_001|Equal18~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal18~0 , u0|mm_interconnect_0|router_001|Equal18~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal18~4 , u0|mm_interconnect_0|router_001|Equal18~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~1 , u0|mm_interconnect_0|router_001|Equal3~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal8~0 , u0|mm_interconnect_0|router_001|Equal8~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src12_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src12_valid~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_013|saved_grant[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|WideOr1 , u0|mm_interconnect_0|cmd_mux_013|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_013|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_013|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[9]~57 , u0|timer_0|read_mux_out[9]~57, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[41] , u0|timer_0|counter_snapshot[41], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[57]~feeder , u0|timer_0|counter_snapshot[57]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[57] , u0|timer_0|counter_snapshot[57], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[9]~60 , u0|timer_0|read_mux_out[9]~60, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[9]~58 , u0|timer_0|read_mux_out[9]~58, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[25] , u0|timer_0|counter_snapshot[25], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[9]~6 , u0|timer_0|counter_snapshot[9]~6, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[9] , u0|timer_0|counter_snapshot[9], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[9]~59 , u0|timer_0|read_mux_out[9]~59, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[9]~61 , u0|timer_0|read_mux_out[9]~61, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[9] , u0|timer_0|readdata[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[9]~feeder , u0|leds_pio|data_out[9]~feeder, HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[9] , u0|leds_pio|data_out[9], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[9] , u0|leds_pio|readdata[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~70 , u0|mm_interconnect_0|rsp_mux|src_data[9]~70, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~68 , u0|mm_interconnect_0|rsp_mux|src_data[9]~68, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0 , u0|jtag_uart_0|LessThan0~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1 , u0|jtag_uart_0|LessThan0~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|fifo_AE , u0|jtag_uart_0|fifo_AE, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|ien_AE , u0|jtag_uart_0|ien_AE, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9] , u0|jtag_uart_0|av_readdata[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~69 , u0|mm_interconnect_0|rsp_mux|src_data[9]~69, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~6 , u0|mm_interconnect_0|cmd_mux_020|src_payload~6, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[9] , u0|spi_0|spi_slave_select_holding_reg[9], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[9] , u0|spi_0|spi_slave_select_reg[9], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~22 , u0|spi_0|p1_data_to_cpu[9]~22, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[9] , u0|spi_0|endofpacketvalue_reg[9], HexaQuiz, 1
instance = comp, \u0|spi_0|iEOP_reg , u0|spi_0|iEOP_reg, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~2 , u0|mm_interconnect_0|cmd_mux_020|src_payload~2, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[7] , u0|spi_0|endofpacketvalue_reg[7], HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[6] , u0|spi_0|rx_holding_reg[6], HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[6] , u0|spi_0|endofpacketvalue_reg[6], HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~3 , u0|spi_0|EOP~3, HexaQuiz, 1
instance = comp, \u0|spi_0|Equal9~1 , u0|spi_0|Equal9~1, HexaQuiz, 1
instance = comp, \u0|spi_0|SCLK_reg~0 , u0|spi_0|SCLK_reg~0, HexaQuiz, 1
instance = comp, \u0|spi_0|SCLK_reg~1 , u0|spi_0|SCLK_reg~1, HexaQuiz, 1
instance = comp, \u0|spi_0|SCLK_reg , u0|spi_0|SCLK_reg, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~8 , u0|mm_interconnect_0|cmd_mux_020|src_payload~8, HexaQuiz, 1
instance = comp, \u0|spi_0|write_tx_holding , u0|spi_0|write_tx_holding, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_reg[3] , u0|spi_0|tx_holding_reg[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~7 , u0|mm_interconnect_0|cmd_mux_020|src_payload~7, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_reg[1] , u0|spi_0|tx_holding_reg[1], HexaQuiz, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, HexaQuiz, 1
instance = comp, \u0|spi_0|MISO_reg~0 , u0|spi_0|MISO_reg~0, HexaQuiz, 1
instance = comp, \u0|spi_0|MISO_reg , u0|spi_0|MISO_reg, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~1 , u0|mm_interconnect_0|cmd_mux_020|src_payload~1, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_reg[0] , u0|spi_0|tx_holding_reg[0], HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg~6 , u0|spi_0|shift_reg~6, HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg[0]~10 , u0|spi_0|shift_reg[0]~10, HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg[0] , u0|spi_0|shift_reg[0], HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg~7 , u0|spi_0|shift_reg~7, HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg[1] , u0|spi_0|shift_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~9 , u0|mm_interconnect_0|cmd_mux_020|src_payload~9, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_reg[2] , u0|spi_0|tx_holding_reg[2], HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg~8 , u0|spi_0|shift_reg~8, HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg[2] , u0|spi_0|shift_reg[2], HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg~9 , u0|spi_0|shift_reg~9, HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg[3] , u0|spi_0|shift_reg[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~5 , u0|mm_interconnect_0|cmd_mux_020|src_payload~5, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_reg[4]~feeder , u0|spi_0|tx_holding_reg[4]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_reg[4] , u0|spi_0|tx_holding_reg[4], HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg~5 , u0|spi_0|shift_reg~5, HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg[4] , u0|spi_0|shift_reg[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~10 , u0|mm_interconnect_0|cmd_mux_020|src_payload~10, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_reg[5]~feeder , u0|spi_0|tx_holding_reg[5]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_reg[5] , u0|spi_0|tx_holding_reg[5], HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg~4 , u0|spi_0|shift_reg~4, HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg[5] , u0|spi_0|shift_reg[5], HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[5]~feeder , u0|spi_0|rx_holding_reg[5]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[5] , u0|spi_0|rx_holding_reg[5], HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[4] , u0|spi_0|endofpacketvalue_reg[4], HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[4] , u0|spi_0|rx_holding_reg[4], HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[5] , u0|spi_0|endofpacketvalue_reg[5], HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~2 , u0|spi_0|EOP~2, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[2]~feeder , u0|spi_0|endofpacketvalue_reg[2]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[2] , u0|spi_0|endofpacketvalue_reg[2], HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[2]~feeder , u0|spi_0|rx_holding_reg[2]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[2] , u0|spi_0|rx_holding_reg[2], HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[3] , u0|spi_0|rx_holding_reg[3], HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[3] , u0|spi_0|endofpacketvalue_reg[3], HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~1 , u0|spi_0|EOP~1, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[1] , u0|spi_0|endofpacketvalue_reg[1], HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[0]~feeder , u0|spi_0|endofpacketvalue_reg[0]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[0] , u0|spi_0|endofpacketvalue_reg[0], HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[1] , u0|spi_0|rx_holding_reg[1], HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[0]~feeder , u0|spi_0|rx_holding_reg[0]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[0] , u0|spi_0|rx_holding_reg[0], HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~0 , u0|spi_0|EOP~0, HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~4 , u0|spi_0|EOP~4, HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~8 , u0|spi_0|EOP~8, HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~6 , u0|spi_0|EOP~6, HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~5 , u0|spi_0|EOP~5, HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~7 , u0|spi_0|EOP~7, HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~9 , u0|spi_0|EOP~9, HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~10 , u0|spi_0|EOP~10, HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~12 , u0|spi_0|EOP~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~14 , u0|mm_interconnect_0|cmd_mux_020|src_payload~14, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[13]~feeder , u0|spi_0|endofpacketvalue_reg[13]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[13] , u0|spi_0|endofpacketvalue_reg[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~15 , u0|mm_interconnect_0|cmd_mux_020|src_payload~15, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[12] , u0|spi_0|endofpacketvalue_reg[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~12 , u0|mm_interconnect_0|cmd_mux_020|src_payload~12, HexaQuiz, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[14] , u0|spi_0|endofpacketvalue_reg[14], HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~11 , u0|spi_0|EOP~11, HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~13 , u0|spi_0|EOP~13, HexaQuiz, 1
instance = comp, \u0|spi_0|EOP~14 , u0|spi_0|EOP~14, HexaQuiz, 1
instance = comp, \u0|spi_0|EOP , u0|spi_0|EOP, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~23 , u0|spi_0|p1_data_to_cpu[9]~23, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~24 , u0|spi_0|p1_data_to_cpu[9]~24, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~25 , u0|spi_0|p1_data_to_cpu[9]~25, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[9] , u0|spi_0|data_to_cpu[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~0 , u0|vga_text_mode_controller_0|palette~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][9] , u0|vga_text_mode_controller_0|palette[0][9], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][9]~feeder , u0|vga_text_mode_controller_0|palette[1][9]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][9] , u0|vga_text_mode_controller_0|palette[1][9], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~68 , u0|vga_text_mode_controller_0|AVL_READDATA~68, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][9] , u0|vga_text_mode_controller_0|palette[3][9], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][9] , u0|vga_text_mode_controller_0|palette[2][9], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~69 , u0|vga_text_mode_controller_0|AVL_READDATA~69, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][9] , u0|vga_text_mode_controller_0|palette[6][9], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][9] , u0|vga_text_mode_controller_0|palette[4][9], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~70 , u0|vga_text_mode_controller_0|AVL_READDATA~70, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][9] , u0|vga_text_mode_controller_0|palette[5][9], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][9]~feeder , u0|vga_text_mode_controller_0|palette[7][9]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][9] , u0|vga_text_mode_controller_0|palette[7][9], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~71 , u0|vga_text_mode_controller_0|AVL_READDATA~71, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[9]~9 , u0|vga_text_mode_controller_0|AVL_READDATA[9]~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a8 , u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[9] , u0|vga_text_mode_controller_0|AVL_READDATA[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[9]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[9]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~72 , u0|mm_interconnect_0|rsp_mux|src_data[9]~72, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~73 , u0|mm_interconnect_0|rsp_mux|src_data[9]~73, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[9] , u0|hex_digits_pio|data_out[9], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[9] , u0|hex_digits_pio|readdata[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|always1~2 , u0|mm_interconnect_0|router|always1~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|always1~3 , u0|mm_interconnect_0|router|always1~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_valid~0 , u0|mm_interconnect_0|cmd_mux_017|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_017|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|update_grant~0 , u0|mm_interconnect_0|cmd_mux_017|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_017|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|packet_in_progress , u0|mm_interconnect_0|cmd_mux_017|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~4 , u0|mm_interconnect_0|router_001|always1~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src16_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src16_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|WideOr1 , u0|mm_interconnect_0|cmd_mux_017|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_data[67] , u0|mm_interconnect_0|cmd_mux_017|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent|m0_write~0 , u0|mm_interconnect_0|sw_pio_s1_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sw_pio_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|sw_pio_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|sw_pio_s1_translator|read_latency_shift_reg~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sw_pio_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sw_pio_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent|cp_ready~1 , u0|mm_interconnect_0|sw_pio_s1_agent|cp_ready~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|update_grant~1 , u0|mm_interconnect_0|cmd_mux_017|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_017|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_017|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_017|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|sw_pio|Equal0~0 , u0|sw_pio|Equal0~0, HexaQuiz, 1
instance = comp, \SW[9]~input , SW[9]~input, HexaQuiz, 1
instance = comp, \u0|sw_pio|read_mux_out[9] , u0|sw_pio|read_mux_out[9], HexaQuiz, 1
instance = comp, \u0|sw_pio|readdata[9] , u0|sw_pio|readdata[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem[0][67]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sw_pio_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_017|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_017|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~71 , u0|mm_interconnect_0|rsp_mux|src_data[9]~71, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~74 , u0|mm_interconnect_0|rsp_mux|src_data[9]~74, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14 , u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[14]~5 , u0|nios2_gen2_0|cpu|E_st_data[14]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14] , u0|nios2_gen2_0|cpu|d_writedata[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~12 , u0|mm_interconnect_0|cmd_mux_005|src_payload~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~84 , u0|nios2_gen2_0|cpu|F_iw[31]~84, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~85 , u0|nios2_gen2_0|cpu|F_iw[31]~85, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31] , u0|nios2_gen2_0|cpu|D_iw[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]~14 , u0|nios2_gen2_0|cpu|E_src1[13]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13] , u0|nios2_gen2_0|cpu|E_src1[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[13]~16 , u0|nios2_gen2_0|cpu|E_logic_result[13]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13]~14 , u0|nios2_gen2_0|cpu|W_alu_result[13]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13] , u0|nios2_gen2_0|cpu|W_alu_result[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal18~4 , u0|mm_interconnect_0|router|Equal18~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~1 , u0|mm_interconnect_0|router|Equal3~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|always1~5 , u0|mm_interconnect_0|router|always1~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[19]~11 , u0|mm_interconnect_0|router|src_channel[19]~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[19]~3 , u0|mm_interconnect_0|router|src_channel[19]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~2 , u0|mm_interconnect_0|router|Equal8~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[19]~4 , u0|mm_interconnect_0|router|src_channel[19]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal14~0 , u0|mm_interconnect_0|router|Equal14~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~2 , u0|mm_interconnect_0|router|Equal13~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~3 , u0|mm_interconnect_0|router|Equal8~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~2 , u0|mm_interconnect_0|router|Equal3~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~3 , u0|mm_interconnect_0|router|Equal3~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|always1~6 , u0|mm_interconnect_0|router|always1~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[19]~5 , u0|mm_interconnect_0|router|src_channel[19]~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[19]~6 , u0|mm_interconnect_0|router|src_channel[19]~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal9~0 , u0|mm_interconnect_0|router|Equal9~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|always1~7 , u0|mm_interconnect_0|router|always1~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|always1~8 , u0|mm_interconnect_0|router|always1~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal15~0 , u0|mm_interconnect_0|router|Equal15~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~3 , u0|mm_interconnect_0|router|Equal13~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal18~5 , u0|mm_interconnect_0|router|Equal18~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[19]~7 , u0|mm_interconnect_0|router|src_channel[19]~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[19]~8 , u0|mm_interconnect_0|router|src_channel[19]~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[19]~2 , u0|mm_interconnect_0|router|src_channel[19]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[19]~9 , u0|mm_interconnect_0|router|src_channel[19]~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal20~0 , u0|mm_interconnect_0|router|Equal20~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_valid~0 , u0|mm_interconnect_0|cmd_mux_019|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal19~0 , u0|mm_interconnect_0|router_001|Equal19~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~5 , u0|mm_interconnect_0|router_001|always1~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~7 , u0|mm_interconnect_0|router_001|always1~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~8 , u0|mm_interconnect_0|router_001|always1~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src18_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src18_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_019|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|packet_in_progress , u0|mm_interconnect_0|cmd_mux_019|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_019|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_019|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|WideOr1 , u0|mm_interconnect_0|cmd_mux_019|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent|m0_write~0 , u0|mm_interconnect_0|fsm_state_s1_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|fsm_state_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent|cp_ready~0 , u0|mm_interconnect_0|fsm_state_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|fsm_state_s1_translator|read_latency_shift_reg~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent|cp_ready , u0|mm_interconnect_0|fsm_state_s1_agent|cp_ready, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|update_grant~0 , u0|mm_interconnect_0|cmd_mux_019|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|update_grant~1 , u0|mm_interconnect_0|cmd_mux_019|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_019|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_019|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_019|saved_grant[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_019|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_019|src_data[67] , u0|mm_interconnect_0|cmd_mux_019|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|fsm_state_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|fsm_state_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|fsm_state_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_019|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_019|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_valid~0 , u0|mm_interconnect_0|cmd_mux_016|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~0 , u0|mm_interconnect_0|cmd_mux_016|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src15_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src15_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1 , u0|mm_interconnect_0|cmd_mux_016|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~1 , u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~1 , u0|mm_interconnect_0|cmd_mux_016|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_data[67] , u0|mm_interconnect_0|cmd_mux_016|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0 , u0|mm_interconnect_0|rsp_mux|WideOr1~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src11_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src11_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|always1~11 , u0|mm_interconnect_0|router|always1~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_valid~0 , u0|mm_interconnect_0|cmd_mux_012|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1 , u0|mm_interconnect_0|cmd_mux_012|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~0 , u0|mm_interconnect_0|key_s1_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|cp_ready~0 , u0|mm_interconnect_0|key_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|cp_ready~1 , u0|mm_interconnect_0|key_s1_agent|cp_ready~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~0 , u0|mm_interconnect_0|cmd_mux_012|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~1 , u0|mm_interconnect_0|cmd_mux_012|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[67] , u0|mm_interconnect_0|cmd_mux_012|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_012|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_012|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src9_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src9_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|always1~10 , u0|mm_interconnect_0|router|always1~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_valid~0 , u0|mm_interconnect_0|cmd_mux_010|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_010|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|update_grant~0 , u0|mm_interconnect_0|cmd_mux_010|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_data[67] , u0|mm_interconnect_0|cmd_mux_010|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|WideOr1 , u0|mm_interconnect_0|cmd_mux_010|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready , u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_010|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|packet_in_progress , u0|mm_interconnect_0|cmd_mux_010|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|update_grant~1 , u0|mm_interconnect_0|cmd_mux_010|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_010|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|waitrequest_reset_override~feeder , u0|mm_interconnect_0|usb_irq_s1_translator|waitrequest_reset_override~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|waitrequest_reset_override , u0|mm_interconnect_0|usb_irq_s1_translator|waitrequest_reset_override, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_010|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_010|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~4 , u0|mm_interconnect_0|rsp_mux|WideOr1~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_valid~0 , u0|mm_interconnect_0|cmd_mux_015|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~0 , u0|mm_interconnect_0|cmd_mux_015|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|usb_rst|always0~0 , u0|usb_rst|always0~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~1 , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~1 , u0|mm_interconnect_0|cmd_mux_015|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[67] , u0|mm_interconnect_0|cmd_mux_015|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_015|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_015|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src17_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src17_valid~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_valid~0 , u0|mm_interconnect_0|cmd_mux_018|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_018|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|packet_in_progress , u0|mm_interconnect_0|cmd_mux_018|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_018|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|update_grant~0 , u0|mm_interconnect_0|cmd_mux_018|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|WideOr1 , u0|mm_interconnect_0|cmd_mux_018|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent|m0_write~0 , u0|mm_interconnect_0|rem_time_s1_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|rem_time_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent|cp_ready~0 , u0|mm_interconnect_0|rem_time_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent|cp_ready~1 , u0|mm_interconnect_0|rem_time_s1_agent|cp_ready~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|update_grant~1 , u0|mm_interconnect_0|cmd_mux_018|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_018|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_018|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_018|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_data[67] , u0|mm_interconnect_0|cmd_mux_018|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|rem_time_s1_translator|read_latency_shift_reg~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|rem_time_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|rem_time_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|rem_time_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_018|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_018|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~5 , u0|mm_interconnect_0|rsp_mux|WideOr1~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal15~0 , u0|mm_interconnect_0|router_001|Equal15~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src3_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src3_valid~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1 , u0|mm_interconnect_0|cmd_mux_004|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0 , u0|mm_interconnect_0|cmd_mux_004|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~1 , u0|mm_interconnect_0|cmd_mux_004|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1 , u0|mm_interconnect_0|rsp_mux|WideOr1~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~2 , u0|mm_interconnect_0|rsp_mux|WideOr1~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~2 , u0|mm_interconnect_0|router_001|always1~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~3 , u0|mm_interconnect_0|router_001|always1~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src6_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src6_valid~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~0 , u0|mm_interconnect_0|cmd_mux_007|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~0 , u0|mm_interconnect_0|cmd_mux_007|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1 , u0|mm_interconnect_0|cmd_mux_007|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|accumulate_s1_translator|read_latency_shift_reg~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent|m0_write~0 , u0|mm_interconnect_0|accumulate_s1_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|accumulate_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent|cp_ready~0 , u0|mm_interconnect_0|accumulate_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent|cp_ready , u0|mm_interconnect_0|accumulate_s1_agent|cp_ready, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~1 , u0|mm_interconnect_0|cmd_mux_007|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[67] , u0|mm_interconnect_0|cmd_mux_007|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[0][67]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|accumulate_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_007|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal10~0 , u0|mm_interconnect_0|router_001|Equal10~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~6 , u0|mm_interconnect_0|router_001|always1~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src7_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src7_valid~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_valid~0 , u0|mm_interconnect_0|cmd_mux_008|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|WideOr1 , u0|mm_interconnect_0|cmd_mux_008|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~0 , u0|mm_interconnect_0|cmd_mux_008|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|reset_s1_translator|read_latency_shift_reg~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent|m0_write~0 , u0|mm_interconnect_0|reset_s1_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|reset_s1_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent|cp_ready~0 , u0|mm_interconnect_0|reset_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent|cp_ready , u0|mm_interconnect_0|reset_s1_agent|cp_ready, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~1 , u0|mm_interconnect_0|cmd_mux_008|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_008|saved_grant[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[67] , u0|mm_interconnect_0|cmd_mux_008|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|reset_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|reset_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|reset_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_008|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_008|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~3 , u0|mm_interconnect_0|rsp_mux|WideOr1~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~6 , u0|mm_interconnect_0|rsp_mux|WideOr1~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~7 , u0|mm_interconnect_0|rsp_mux|WideOr1~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~3 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent|m0_write~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|write~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~17 , u0|vga_text_mode_controller_0|palette~17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][8] , u0|vga_text_mode_controller_0|palette[6][8], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][8] , u0|vga_text_mode_controller_0|palette[4][8], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~66 , u0|vga_text_mode_controller_0|AVL_READDATA~66, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][8] , u0|vga_text_mode_controller_0|palette[7][8], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][8] , u0|vga_text_mode_controller_0|palette[5][8], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~67 , u0|vga_text_mode_controller_0|AVL_READDATA~67, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][8]~feeder , u0|vga_text_mode_controller_0|palette[1][8]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][8] , u0|vga_text_mode_controller_0|palette[1][8], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][8] , u0|vga_text_mode_controller_0|palette[0][8], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~64 , u0|vga_text_mode_controller_0|AVL_READDATA~64, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][8] , u0|vga_text_mode_controller_0|palette[3][8], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][8] , u0|vga_text_mode_controller_0|palette[2][8], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~65 , u0|vga_text_mode_controller_0|AVL_READDATA~65, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[8]~8 , u0|vga_text_mode_controller_0|AVL_READDATA[8]~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[8] , u0|vga_text_mode_controller_0|AVL_READDATA[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[8]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[8]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~65 , u0|mm_interconnect_0|rsp_mux|src_data[8]~65, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~66 , u0|mm_interconnect_0|rsp_mux|src_data[8]~66, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[8]~67 , u0|timer_0|read_mux_out[8]~67, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[40] , u0|timer_0|counter_snapshot[40], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[56]~feeder , u0|timer_0|counter_snapshot[56]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[56] , u0|timer_0|counter_snapshot[56], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[8]~70 , u0|timer_0|read_mux_out[8]~70, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[8]~68 , u0|timer_0|read_mux_out[8]~68, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[24] , u0|timer_0|counter_snapshot[24], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[8]~7 , u0|timer_0|counter_snapshot[8]~7, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[8] , u0|timer_0|counter_snapshot[8], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[8]~69 , u0|timer_0|read_mux_out[8]~69, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[8]~71 , u0|timer_0|read_mux_out[8]~71, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[8] , u0|timer_0|readdata[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[8]~feeder , u0|leds_pio|data_out[8]~feeder, HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[8] , u0|leds_pio|data_out[8], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[8] , u0|leds_pio|readdata[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~63 , u0|mm_interconnect_0|rsp_mux|src_data[8]~63, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[8]~feeder , u0|hex_digits_pio|data_out[8]~feeder, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[8] , u0|hex_digits_pio|data_out[8], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[8] , u0|hex_digits_pio|readdata[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8], HexaQuiz, 1
instance = comp, \SW[8]~input , SW[8]~input, HexaQuiz, 1
instance = comp, \u0|sw_pio|read_mux_out[8] , u0|sw_pio|read_mux_out[8], HexaQuiz, 1
instance = comp, \u0|sw_pio|readdata[8] , u0|sw_pio|readdata[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~64 , u0|mm_interconnect_0|rsp_mux|src_data[8]~64, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~61 , u0|mm_interconnect_0|rsp_mux|src_data[8]~61, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~62 , u0|mm_interconnect_0|rsp_mux|src_data[8]~62, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~67 , u0|mm_interconnect_0|rsp_mux|src_data[8]~67, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13 , u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[17]~10 , u0|nios2_gen2_0|cpu|E_st_data[17]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17] , u0|nios2_gen2_0|cpu|d_writedata[17], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~23 , u0|mm_interconnect_0|cmd_mux_005|src_payload~23, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7 , u0|mm_interconnect_0|rsp_mux|src_payload~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~56 , u0|mm_interconnect_0|rsp_mux|src_data[7]~56, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~14 , u0|vga_text_mode_controller_0|palette~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][7]~feeder , u0|vga_text_mode_controller_0|palette[7][7]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][7] , u0|vga_text_mode_controller_0|palette[7][7], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][7] , u0|vga_text_mode_controller_0|palette[5][7], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][7] , u0|vga_text_mode_controller_0|palette[6][7], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][7] , u0|vga_text_mode_controller_0|palette[4][7], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~62 , u0|vga_text_mode_controller_0|AVL_READDATA~62, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~63 , u0|vga_text_mode_controller_0|AVL_READDATA~63, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][7] , u0|vga_text_mode_controller_0|palette[0][7], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][7]~feeder , u0|vga_text_mode_controller_0|palette[1][7]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][7] , u0|vga_text_mode_controller_0|palette[1][7], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~60 , u0|vga_text_mode_controller_0|AVL_READDATA~60, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][7] , u0|vga_text_mode_controller_0|palette[3][7], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][7] , u0|vga_text_mode_controller_0|palette[2][7], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~61 , u0|vga_text_mode_controller_0|AVL_READDATA~61, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[7]~7 , u0|vga_text_mode_controller_0|AVL_READDATA[7]~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a4 , u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[7] , u0|vga_text_mode_controller_0|AVL_READDATA[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[7]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[7]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~59 , u0|mm_interconnect_0|rsp_mux|src_data[7]~59, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[7]~feeder , u0|hex_digits_pio|data_out[7]~feeder, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[7] , u0|hex_digits_pio|data_out[7], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[7] , u0|hex_digits_pio|readdata[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8 , u0|mm_interconnect_0|rsp_mux|src_payload~8, HexaQuiz, 1
instance = comp, \SW[7]~input , SW[7]~input, HexaQuiz, 1
instance = comp, \u0|sw_pio|read_mux_out[7] , u0|sw_pio|read_mux_out[7], HexaQuiz, 1
instance = comp, \u0|sw_pio|readdata[7] , u0|sw_pio|readdata[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[7], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[55] , u0|timer_0|counter_snapshot[55], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[39] , u0|timer_0|counter_snapshot[39], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[7]~75 , u0|timer_0|read_mux_out[7]~75, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[7]~72 , u0|timer_0|read_mux_out[7]~72, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[7]~73 , u0|timer_0|read_mux_out[7]~73, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[7] , u0|timer_0|counter_snapshot[7], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[23]~feeder , u0|timer_0|counter_snapshot[23]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[23] , u0|timer_0|counter_snapshot[23], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[7]~74 , u0|timer_0|read_mux_out[7]~74, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[7]~76 , u0|timer_0|read_mux_out[7]~76, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[7] , u0|timer_0|readdata[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[7]~feeder , u0|leds_pio|data_out[7]~feeder, HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[7] , u0|leds_pio|data_out[7], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[7] , u0|leds_pio|readdata[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~57 , u0|mm_interconnect_0|rsp_mux|src_data[7]~57, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~58 , u0|mm_interconnect_0|rsp_mux|src_data[7]~58, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~60 , u0|mm_interconnect_0|rsp_mux|src_data[7]~60, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~7 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[0]~0 , u0|nios2_gen2_0|cpu|av_ld_byte0_data[0]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12 , u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[13]~2 , u0|nios2_gen2_0|cpu|E_st_data[13]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13] , u0|nios2_gen2_0|cpu|d_writedata[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 , u0|mm_interconnect_0|cmd_mux_003|src_payload~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|woverflow~0 , u0|jtag_uart_0|woverflow~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|woverflow~1 , u0|jtag_uart_0|woverflow~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|woverflow , u0|jtag_uart_0|woverflow, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~91 , u0|mm_interconnect_0|rsp_mux|src_data[14]~91, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~21 , u0|vga_text_mode_controller_0|palette~21, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][14]~feeder , u0|vga_text_mode_controller_0|palette[1][14]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][14] , u0|vga_text_mode_controller_0|palette[1][14], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][14] , u0|vga_text_mode_controller_0|palette[0][14], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~132 , u0|vga_text_mode_controller_0|AVL_READDATA~132, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][14] , u0|vga_text_mode_controller_0|palette[3][14], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][14] , u0|vga_text_mode_controller_0|palette[2][14], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~133 , u0|vga_text_mode_controller_0|AVL_READDATA~133, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][14] , u0|vga_text_mode_controller_0|palette[4][14], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][14]~feeder , u0|vga_text_mode_controller_0|palette[6][14]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][14] , u0|vga_text_mode_controller_0|palette[6][14], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~134 , u0|vga_text_mode_controller_0|AVL_READDATA~134, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][14] , u0|vga_text_mode_controller_0|palette[5][14], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][14] , u0|vga_text_mode_controller_0|palette[7][14], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~135 , u0|vga_text_mode_controller_0|AVL_READDATA~135, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[14]~25 , u0|vga_text_mode_controller_0|AVL_READDATA[14]~25, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[14] , u0|vga_text_mode_controller_0|AVL_READDATA[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[14]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[14]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~94 , u0|mm_interconnect_0|rsp_mux|src_data[14]~94, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[14] , u0|spi_0|spi_slave_select_holding_reg[14], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14]~feeder , u0|spi_0|spi_slave_select_reg[14]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14] , u0|spi_0|spi_slave_select_reg[14], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[14]~18 , u0|spi_0|p1_data_to_cpu[14]~18, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[14] , u0|spi_0|data_to_cpu[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[14]~feeder , u0|hex_digits_pio|data_out[14]~feeder, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[14] , u0|hex_digits_pio|data_out[14], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[14] , u0|hex_digits_pio|readdata[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~93 , u0|mm_interconnect_0|rsp_mux|src_data[14]~93, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[14]~38 , u0|timer_0|read_mux_out[14]~38, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[14]~37 , u0|timer_0|read_mux_out[14]~37, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[46] , u0|timer_0|counter_snapshot[46], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[62] , u0|timer_0|counter_snapshot[62], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[14]~40 , u0|timer_0|read_mux_out[14]~40, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[14]~4 , u0|timer_0|counter_snapshot[14]~4, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[14] , u0|timer_0|counter_snapshot[14], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[30] , u0|timer_0|counter_snapshot[30], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[14]~39 , u0|timer_0|read_mux_out[14]~39, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[14]~41 , u0|timer_0|read_mux_out[14]~41, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[14] , u0|timer_0|readdata[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~92 , u0|mm_interconnect_0|rsp_mux|src_data[14]~92, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14] , u0|mm_interconnect_0|rsp_mux|src_data[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~5 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~49 , u0|mm_interconnect_0|rsp_mux|src_data[6]~49, HexaQuiz, 1
instance = comp, \u0|keycode|data_out[6]~feeder , u0|keycode|data_out[6]~feeder, HexaQuiz, 1
instance = comp, \u0|keycode|data_out[6] , u0|keycode|data_out[6], HexaQuiz, 1
instance = comp, \u0|keycode|readdata[6] , u0|keycode|readdata[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5 , u0|mm_interconnect_0|rsp_mux|src_payload~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~50 , u0|mm_interconnect_0|rsp_mux|src_data[6]~50, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~12 , u0|vga_text_mode_controller_0|palette~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][6] , u0|vga_text_mode_controller_0|palette[2][6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][6] , u0|vga_text_mode_controller_0|palette[3][6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][6]~feeder , u0|vga_text_mode_controller_0|palette[1][6]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][6] , u0|vga_text_mode_controller_0|palette[1][6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][6] , u0|vga_text_mode_controller_0|palette[0][6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~56 , u0|vga_text_mode_controller_0|AVL_READDATA~56, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~57 , u0|vga_text_mode_controller_0|AVL_READDATA~57, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][6] , u0|vga_text_mode_controller_0|palette[6][6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][6] , u0|vga_text_mode_controller_0|palette[4][6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~58 , u0|vga_text_mode_controller_0|AVL_READDATA~58, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][6] , u0|vga_text_mode_controller_0|palette[5][6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][6] , u0|vga_text_mode_controller_0|palette[7][6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~59 , u0|vga_text_mode_controller_0|AVL_READDATA~59, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[6]~6 , u0|vga_text_mode_controller_0|AVL_READDATA[6]~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[6] , u0|vga_text_mode_controller_0|AVL_READDATA[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[6]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[6]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~53 , u0|mm_interconnect_0|rsp_mux|src_data[6]~53, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[6]~feeder , u0|spi_0|spi_slave_select_holding_reg[6]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[6] , u0|spi_0|spi_slave_select_holding_reg[6], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[6] , u0|spi_0|spi_slave_select_reg[6], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~36 , u0|spi_0|p1_data_to_cpu[6]~36, HexaQuiz, 1
instance = comp, \u0|spi_0|iTRDY_reg , u0|spi_0|iTRDY_reg, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~37 , u0|spi_0|p1_data_to_cpu[6]~37, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~38 , u0|spi_0|p1_data_to_cpu[6]~38, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[6] , u0|spi_0|data_to_cpu[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[6]~feeder , u0|hex_digits_pio|data_out[6]~feeder, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[6] , u0|hex_digits_pio|data_out[6], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[6] , u0|hex_digits_pio|readdata[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6 , u0|mm_interconnect_0|rsp_mux|src_payload~6, HexaQuiz, 1
instance = comp, \SW[6]~input , SW[6]~input, HexaQuiz, 1
instance = comp, \u0|sw_pio|read_mux_out[6] , u0|sw_pio|read_mux_out[6], HexaQuiz, 1
instance = comp, \u0|sw_pio|readdata[6] , u0|sw_pio|readdata[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[6], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[6]~feeder , u0|leds_pio|data_out[6]~feeder, HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[6] , u0|leds_pio|data_out[6], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[6] , u0|leds_pio|readdata[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[38] , u0|timer_0|counter_snapshot[38], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[54] , u0|timer_0|counter_snapshot[54], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[6]~80 , u0|timer_0|read_mux_out[6]~80, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[6]~77 , u0|timer_0|read_mux_out[6]~77, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[6]~78 , u0|timer_0|read_mux_out[6]~78, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[6]~8 , u0|timer_0|counter_snapshot[6]~8, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[6] , u0|timer_0|counter_snapshot[6], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[22] , u0|timer_0|counter_snapshot[22], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[6]~79 , u0|timer_0|read_mux_out[6]~79, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[6]~81 , u0|timer_0|read_mux_out[6]~81, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[6] , u0|timer_0|readdata[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~51 , u0|mm_interconnect_0|rsp_mux|src_data[6]~51, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~52 , u0|mm_interconnect_0|rsp_mux|src_data[6]~52, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~54 , u0|mm_interconnect_0|rsp_mux|src_data[6]~54, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~6 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11 , u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[16]~15 , u0|nios2_gen2_0|cpu|E_st_data[16]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16] , u0|nios2_gen2_0|cpu|d_writedata[16], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 , u0|mm_interconnect_0|cmd_mux_003|src_payload~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~39, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~40, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~62, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~63, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~66, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~67, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 , u0|mm_interconnect_0|cmd_mux_003|src_payload~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 , u0|mm_interconnect_0|cmd_mux_003|src_payload~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~42 , u0|mm_interconnect_0|rsp_mux|src_data[5]~42, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~43 , u0|mm_interconnect_0|rsp_mux|src_data[5]~43, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~10 , u0|vga_text_mode_controller_0|palette~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][5] , u0|vga_text_mode_controller_0|palette[2][5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][5] , u0|vga_text_mode_controller_0|palette[3][5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][5] , u0|vga_text_mode_controller_0|palette[1][5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][5] , u0|vga_text_mode_controller_0|palette[0][5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~52 , u0|vga_text_mode_controller_0|AVL_READDATA~52, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~53 , u0|vga_text_mode_controller_0|AVL_READDATA~53, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][5] , u0|vga_text_mode_controller_0|palette[7][5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][5] , u0|vga_text_mode_controller_0|palette[5][5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][5] , u0|vga_text_mode_controller_0|palette[4][5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][5] , u0|vga_text_mode_controller_0|palette[6][5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~54 , u0|vga_text_mode_controller_0|AVL_READDATA~54, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~55 , u0|vga_text_mode_controller_0|AVL_READDATA~55, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[5]~5 , u0|vga_text_mode_controller_0|AVL_READDATA[5]~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[5] , u0|vga_text_mode_controller_0|AVL_READDATA[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[5]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[5]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~47 , u0|mm_interconnect_0|rsp_mux|src_data[5]~47, HexaQuiz, 1
instance = comp, \SW[5]~input , SW[5]~input, HexaQuiz, 1
instance = comp, \u0|sw_pio|read_mux_out[5] , u0|sw_pio|read_mux_out[5], HexaQuiz, 1
instance = comp, \u0|sw_pio|readdata[5] , u0|sw_pio|readdata[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[5], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~16 , u0|spi_0|p1_data_to_cpu[5]~16, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[5]~feeder , u0|spi_0|spi_slave_select_holding_reg[5]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[5] , u0|spi_0|spi_slave_select_holding_reg[5], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5]~feeder , u0|spi_0|spi_slave_select_reg[5]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5] , u0|spi_0|spi_slave_select_reg[5], HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[5]~0 , u0|spi_0|data_to_cpu[5]~0, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~17 , u0|spi_0|p1_data_to_cpu[5]~17, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~39 , u0|spi_0|p1_data_to_cpu[5]~39, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[5] , u0|spi_0|data_to_cpu[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~46 , u0|mm_interconnect_0|rsp_mux|src_data[5]~46, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[37] , u0|timer_0|counter_snapshot[37], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[53] , u0|timer_0|counter_snapshot[53], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[5]~35 , u0|timer_0|read_mux_out[5]~35, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[5]~32 , u0|timer_0|read_mux_out[5]~32, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[5] , u0|timer_0|counter_snapshot[5], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[21]~feeder , u0|timer_0|counter_snapshot[21]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[21] , u0|timer_0|counter_snapshot[21], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[5]~34 , u0|timer_0|read_mux_out[5]~34, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[5]~33 , u0|timer_0|read_mux_out[5]~33, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[5]~36 , u0|timer_0|read_mux_out[5]~36, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[5] , u0|timer_0|readdata[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], HexaQuiz, 1
instance = comp, \u0|keycode|data_out[5]~feeder , u0|keycode|data_out[5]~feeder, HexaQuiz, 1
instance = comp, \u0|keycode|data_out[5] , u0|keycode|data_out[5], HexaQuiz, 1
instance = comp, \u0|keycode|readdata[5] , u0|keycode|readdata[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~44 , u0|mm_interconnect_0|rsp_mux|src_data[5]~44, HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[5] , u0|leds_pio|data_out[5], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[5] , u0|leds_pio|readdata[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[5] , u0|hex_digits_pio|data_out[5], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[5] , u0|hex_digits_pio|readdata[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~45 , u0|mm_interconnect_0|rsp_mux|src_data[5]~45, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~48 , u0|mm_interconnect_0|rsp_mux|src_data[5]~48, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~5 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10 , u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[12]~7 , u0|nios2_gen2_0|cpu|E_st_data[12]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12] , u0|nios2_gen2_0|cpu|d_writedata[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~16 , u0|mm_interconnect_0|cmd_mux_005|src_payload~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~95 , u0|mm_interconnect_0|rsp_mux|src_data[12]~95, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~96 , u0|mm_interconnect_0|rsp_mux|src_data[12]~96, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[12] , u0|spi_0|spi_slave_select_holding_reg[12], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12]~feeder , u0|spi_0|spi_slave_select_reg[12]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12] , u0|spi_0|spi_slave_select_reg[12], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[12]~21 , u0|spi_0|p1_data_to_cpu[12]~21, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[12] , u0|spi_0|data_to_cpu[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[12] , u0|hex_digits_pio|data_out[12], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[12] , u0|hex_digits_pio|readdata[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~98 , u0|mm_interconnect_0|rsp_mux|src_data[12]~98, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[12]~53 , u0|timer_0|read_mux_out[12]~53, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[12]~52 , u0|timer_0|read_mux_out[12]~52, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[12] , u0|timer_0|counter_snapshot[12], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[28]~feeder , u0|timer_0|counter_snapshot[28]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[28] , u0|timer_0|counter_snapshot[28], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[12]~54 , u0|timer_0|read_mux_out[12]~54, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[44] , u0|timer_0|counter_snapshot[44], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[60]~feeder , u0|timer_0|counter_snapshot[60]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[60] , u0|timer_0|counter_snapshot[60], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[12]~55 , u0|timer_0|read_mux_out[12]~55, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[12]~56 , u0|timer_0|read_mux_out[12]~56, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[12] , u0|timer_0|readdata[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[12] , u0|leds_pio|data_out[12], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[12] , u0|leds_pio|readdata[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~97 , u0|mm_interconnect_0|rsp_mux|src_data[12]~97, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~8 , u0|vga_text_mode_controller_0|palette~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][12] , u0|vga_text_mode_controller_0|palette[2][12], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][12] , u0|vga_text_mode_controller_0|palette[3][12], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][12] , u0|vga_text_mode_controller_0|palette[1][12], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][12] , u0|vga_text_mode_controller_0|palette[0][12], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~136 , u0|vga_text_mode_controller_0|AVL_READDATA~136, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~137 , u0|vga_text_mode_controller_0|AVL_READDATA~137, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][12] , u0|vga_text_mode_controller_0|palette[6][12], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][12] , u0|vga_text_mode_controller_0|palette[4][12], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~138 , u0|vga_text_mode_controller_0|AVL_READDATA~138, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][12] , u0|vga_text_mode_controller_0|palette[5][12], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][12]~feeder , u0|vga_text_mode_controller_0|palette[7][12]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][12] , u0|vga_text_mode_controller_0|palette[7][12], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~139 , u0|vga_text_mode_controller_0|AVL_READDATA~139, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[12]~26 , u0|vga_text_mode_controller_0|AVL_READDATA[12]~26, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[12] , u0|vga_text_mode_controller_0|AVL_READDATA[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[12]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[12]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~99 , u0|mm_interconnect_0|rsp_mux|src_data[12]~99, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~100 , u0|mm_interconnect_0|rsp_mux|src_data[12]~100, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~6 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4], HexaQuiz, 1
instance = comp, \SW[4]~input , SW[4]~input, HexaQuiz, 1
instance = comp, \u0|sw_pio|read_mux_out[4] , u0|sw_pio|read_mux_out[4], HexaQuiz, 1
instance = comp, \u0|sw_pio|readdata[4] , u0|sw_pio|readdata[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[4], HexaQuiz, 1
instance = comp, \u0|spi_0|iTOE_reg , u0|spi_0|iTOE_reg, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[4]~feeder , u0|spi_0|spi_slave_select_holding_reg[4]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[4] , u0|spi_0|spi_slave_select_holding_reg[4], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[4] , u0|spi_0|spi_slave_select_reg[4], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~11 , u0|spi_0|p1_data_to_cpu[4]~11, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~12 , u0|spi_0|p1_data_to_cpu[4]~12, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~13 , u0|spi_0|p1_data_to_cpu[4]~13, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[4] , u0|spi_0|data_to_cpu[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~39 , u0|mm_interconnect_0|rsp_mux|src_data[4]~39, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[4] , u0|hex_digits_pio|data_out[4], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[4] , u0|hex_digits_pio|readdata[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[4] , u0|leds_pio|data_out[4], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[4] , u0|leds_pio|readdata[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~38 , u0|mm_interconnect_0|rsp_mux|src_data[4]~38, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~24 , u0|vga_text_mode_controller_0|palette~24, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][4] , u0|vga_text_mode_controller_0|palette[0][4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][4] , u0|vga_text_mode_controller_0|palette[1][4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~48 , u0|vga_text_mode_controller_0|AVL_READDATA~48, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][4] , u0|vga_text_mode_controller_0|palette[3][4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][4]~feeder , u0|vga_text_mode_controller_0|palette[2][4]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][4] , u0|vga_text_mode_controller_0|palette[2][4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~49 , u0|vga_text_mode_controller_0|AVL_READDATA~49, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][4] , u0|vga_text_mode_controller_0|palette[6][4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][4] , u0|vga_text_mode_controller_0|palette[4][4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~50 , u0|vga_text_mode_controller_0|AVL_READDATA~50, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][4] , u0|vga_text_mode_controller_0|palette[5][4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][4]~feeder , u0|vga_text_mode_controller_0|palette[7][4]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][4] , u0|vga_text_mode_controller_0|palette[7][4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~51 , u0|vga_text_mode_controller_0|AVL_READDATA~51, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[4]~4 , u0|vga_text_mode_controller_0|AVL_READDATA[4]~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[4] , u0|vga_text_mode_controller_0|AVL_READDATA[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[4]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[4]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~40 , u0|mm_interconnect_0|rsp_mux|src_data[4]~40, HexaQuiz, 1
instance = comp, \u0|keycode|data_out[4] , u0|keycode|data_out[4], HexaQuiz, 1
instance = comp, \u0|keycode|readdata[4] , u0|keycode|readdata[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[4]~23 , u0|timer_0|read_mux_out[4]~23, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[20] , u0|timer_0|counter_snapshot[20], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[4] , u0|timer_0|counter_snapshot[4], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[4]~24 , u0|timer_0|read_mux_out[4]~24, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[52] , u0|timer_0|counter_snapshot[52], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[36]~feeder , u0|timer_0|counter_snapshot[36]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[36] , u0|timer_0|counter_snapshot[36], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[4]~25 , u0|timer_0|read_mux_out[4]~25, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[4]~22 , u0|timer_0|read_mux_out[4]~22, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[4]~26 , u0|timer_0|read_mux_out[4]~26, HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[4] , u0|timer_0|readdata[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~37 , u0|mm_interconnect_0|rsp_mux|src_data[4]~37, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~41 , u0|mm_interconnect_0|rsp_mux|src_data[4]~41, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~35 , u0|mm_interconnect_0|rsp_mux|src_data[4]~35, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_readdata[4]~5 , u0|jtag_uart_0|av_readdata[4]~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~36 , u0|mm_interconnect_0|rsp_mux|src_data[4]~36, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~4 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9 , u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3] , u0|nios2_gen2_0|cpu|d_writedata[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~3 , u0|mm_interconnect_0|cmd_mux_005|src_payload~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3 , u0|mm_interconnect_0|rsp_mux|src_payload~3, HexaQuiz, 1
instance = comp, \u0|keycode|data_out[3] , u0|keycode|data_out[3], HexaQuiz, 1
instance = comp, \u0|keycode|readdata[3] , u0|keycode|readdata[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_readdata[3]~4 , u0|jtag_uart_0|av_readdata[3]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~29 , u0|mm_interconnect_0|rsp_mux|src_data[3]~29, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~30 , u0|mm_interconnect_0|rsp_mux|src_data[3]~30, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~23 , u0|vga_text_mode_controller_0|palette~23, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][3] , u0|vga_text_mode_controller_0|palette[6][3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][3] , u0|vga_text_mode_controller_0|palette[4][3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~46 , u0|vga_text_mode_controller_0|AVL_READDATA~46, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][3]~feeder , u0|vga_text_mode_controller_0|palette[7][3]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][3] , u0|vga_text_mode_controller_0|palette[7][3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][3] , u0|vga_text_mode_controller_0|palette[5][3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~47 , u0|vga_text_mode_controller_0|AVL_READDATA~47, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][3] , u0|vga_text_mode_controller_0|palette[0][3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][3]~feeder , u0|vga_text_mode_controller_0|palette[1][3]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][3] , u0|vga_text_mode_controller_0|palette[1][3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~44 , u0|vga_text_mode_controller_0|AVL_READDATA~44, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][3] , u0|vga_text_mode_controller_0|palette[3][3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][3]~feeder , u0|vga_text_mode_controller_0|palette[2][3]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][3] , u0|vga_text_mode_controller_0|palette[2][3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~45 , u0|vga_text_mode_controller_0|AVL_READDATA~45, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[3]~3 , u0|vga_text_mode_controller_0|AVL_READDATA[3]~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|ram0|altsyncram_component|auto_generated|ram_block1a0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[3] , u0|vga_text_mode_controller_0|AVL_READDATA[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[3]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[3]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~33 , u0|mm_interconnect_0|rsp_mux|src_data[3]~33, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[3] , u0|hex_digits_pio|data_out[3], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[3] , u0|hex_digits_pio|readdata[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4 , u0|mm_interconnect_0|rsp_mux|src_payload~4, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[3]~18 , u0|timer_0|read_mux_out[3]~18, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[35] , u0|timer_0|counter_snapshot[35], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[51]~feeder , u0|timer_0|counter_snapshot[51]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[51] , u0|timer_0|counter_snapshot[51], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[3]~20 , u0|timer_0|read_mux_out[3]~20, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[3]~17 , u0|timer_0|read_mux_out[3]~17, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[3]~3 , u0|timer_0|counter_snapshot[3]~3, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[3] , u0|timer_0|counter_snapshot[3], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[19] , u0|timer_0|counter_snapshot[19], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[3]~19 , u0|timer_0|read_mux_out[3]~19, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[3]~21 , u0|timer_0|read_mux_out[3]~21, HexaQuiz, 1
instance = comp, \u0|timer_0|Equal9~1 , u0|timer_0|Equal9~1, HexaQuiz, 1
instance = comp, \u0|timer_0|control_register[3] , u0|timer_0|control_register[3], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[3] , u0|timer_0|read_mux_out[3], HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[3] , u0|timer_0|readdata[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[3] , u0|leds_pio|data_out[3], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[3] , u0|leds_pio|readdata[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~31 , u0|mm_interconnect_0|rsp_mux|src_data[3]~31, HexaQuiz, 1
instance = comp, \SW[3]~input , SW[3]~input, HexaQuiz, 1
instance = comp, \u0|sw_pio|read_mux_out[3] , u0|sw_pio|read_mux_out[3], HexaQuiz, 1
instance = comp, \u0|sw_pio|readdata[3] , u0|sw_pio|readdata[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~32 , u0|mm_interconnect_0|rsp_mux|src_data[3]~32, HexaQuiz, 1
instance = comp, \u0|spi_0|iROE_reg , u0|spi_0|iROE_reg, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[3] , u0|spi_0|spi_slave_select_holding_reg[3], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[3] , u0|spi_0|spi_slave_select_reg[3], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~8 , u0|spi_0|p1_data_to_cpu[3]~8, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~9 , u0|spi_0|p1_data_to_cpu[3]~9, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~10 , u0|spi_0|p1_data_to_cpu[3]~10, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[3] , u0|spi_0|data_to_cpu[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~34 , u0|mm_interconnect_0|rsp_mux|src_data[3]~34, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~3 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[3], HexaQuiz, 1
instance = comp, \u0|spi_0|irq_reg~0 , u0|spi_0|irq_reg~0, HexaQuiz, 1
instance = comp, \u0|spi_0|iRRDY_reg , u0|spi_0|iRRDY_reg, HexaQuiz, 1
instance = comp, \u0|spi_0|irq_reg~1 , u0|spi_0|irq_reg~1, HexaQuiz, 1
instance = comp, \u0|spi_0|irq_reg~2 , u0|spi_0|irq_reg~2, HexaQuiz, 1
instance = comp, \u0|spi_0|irq_reg~3 , u0|spi_0|irq_reg~3, HexaQuiz, 1
instance = comp, \u0|spi_0|irq_reg , u0|spi_0|irq_reg, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_wrctl , u0|nios2_gen2_0|cpu|D_op_wrctl, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal135~0 , u0|nios2_gen2_0|cpu|Equal135~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 , u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[3] , u0|nios2_gen2_0|cpu|W_ienable_reg[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[3] , u0|nios2_gen2_0|cpu|W_ipending_reg[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[3] , u0|nios2_gen2_0|cpu|W_control_rd_data[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[11]~3 , u0|nios2_gen2_0|cpu|E_st_data[11]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11] , u0|nios2_gen2_0|cpu|d_writedata[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 , u0|mm_interconnect_0|cmd_mux_003|src_payload~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~74, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~75, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~72, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~73, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~101 , u0|mm_interconnect_0|rsp_mux|src_data[10]~101, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~102 , u0|mm_interconnect_0|rsp_mux|src_data[10]~102, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~103 , u0|mm_interconnect_0|rsp_mux|src_data[10]~103, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~5 , u0|vga_text_mode_controller_0|palette~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][10] , u0|vga_text_mode_controller_0|palette[2][10], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][10] , u0|vga_text_mode_controller_0|palette[3][10], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][10]~feeder , u0|vga_text_mode_controller_0|palette[1][10]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][10] , u0|vga_text_mode_controller_0|palette[1][10], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][10] , u0|vga_text_mode_controller_0|palette[0][10], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~140 , u0|vga_text_mode_controller_0|AVL_READDATA~140, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~141 , u0|vga_text_mode_controller_0|AVL_READDATA~141, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][10] , u0|vga_text_mode_controller_0|palette[6][10], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][10] , u0|vga_text_mode_controller_0|palette[4][10], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~142 , u0|vga_text_mode_controller_0|AVL_READDATA~142, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][10] , u0|vga_text_mode_controller_0|palette[5][10], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][10] , u0|vga_text_mode_controller_0|palette[7][10], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~143 , u0|vga_text_mode_controller_0|AVL_READDATA~143, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[10]~27 , u0|vga_text_mode_controller_0|AVL_READDATA[10]~27, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[10] , u0|vga_text_mode_controller_0|AVL_READDATA[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[10]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[10]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~105 , u0|mm_interconnect_0|rsp_mux|src_data[10]~105, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~104 , u0|mm_interconnect_0|rsp_mux|src_data[10]~104, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~106 , u0|mm_interconnect_0|rsp_mux|src_data[10]~106, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~7 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[34] , u0|timer_0|counter_snapshot[34], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[50]~feeder , u0|timer_0|counter_snapshot[50]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[50] , u0|timer_0|counter_snapshot[50], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[2]~15 , u0|timer_0|read_mux_out[2]~15, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[18] , u0|timer_0|counter_snapshot[18], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[2]~2 , u0|timer_0|counter_snapshot[2]~2, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[2] , u0|timer_0|counter_snapshot[2], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[2]~14 , u0|timer_0|read_mux_out[2]~14, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[2]~12 , u0|timer_0|read_mux_out[2]~12, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[2]~13 , u0|timer_0|read_mux_out[2]~13, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[2]~16 , u0|timer_0|read_mux_out[2]~16, HexaQuiz, 1
instance = comp, \u0|timer_0|control_register[2] , u0|timer_0|control_register[2], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[2] , u0|timer_0|read_mux_out[2], HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[2] , u0|timer_0|readdata[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~23 , u0|mm_interconnect_0|rsp_mux|src_data[2]~23, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[2]~feeder , u0|hex_digits_pio|data_out[2]~feeder, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[2] , u0|hex_digits_pio|data_out[2], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[2] , u0|hex_digits_pio|readdata[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[2]~feeder , u0|leds_pio|data_out[2]~feeder, HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[2] , u0|leds_pio|data_out[2], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[2] , u0|leds_pio|readdata[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~24 , u0|mm_interconnect_0|rsp_mux|src_data[2]~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~21 , u0|mm_interconnect_0|rsp_mux|src_data[2]~21, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_readdata[2]~3 , u0|jtag_uart_0|av_readdata[2]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~22 , u0|mm_interconnect_0|rsp_mux|src_data[2]~22, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~25 , u0|mm_interconnect_0|rsp_mux|src_data[2]~25, HexaQuiz, 1
instance = comp, \SW[2]~input , SW[2]~input, HexaQuiz, 1
instance = comp, \u0|sw_pio|read_mux_out[2] , u0|sw_pio|read_mux_out[2], HexaQuiz, 1
instance = comp, \u0|sw_pio|readdata[2] , u0|sw_pio|readdata[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[2], HexaQuiz, 1
instance = comp, \KEY[1]~input , KEY[1]~input, HexaQuiz, 1
instance = comp, \SW[1]~input , SW[1]~input, HexaQuiz, 1
instance = comp, \SW[0]~input , SW[0]~input, HexaQuiz, 1
instance = comp, \s0|Equal0~0 , s0|Equal0~0, HexaQuiz, 1
instance = comp, \s0|Equal0~1 , s0|Equal0~1, HexaQuiz, 1
instance = comp, \s0|Equal0~2 , s0|Equal0~2, HexaQuiz, 1
instance = comp, \s0|Equal2~0 , s0|Equal2~0, HexaQuiz, 1
instance = comp, \s0|Equal1~0 , s0|Equal1~0, HexaQuiz, 1
instance = comp, \s0|GameState~14 , s0|GameState~14, HexaQuiz, 1
instance = comp, \s0|GameState~20 , s0|GameState~20, HexaQuiz, 1
instance = comp, \t0|count[0]~28 , t0|count[0]~28, HexaQuiz, 1
instance = comp, \t0|count[1]~80 , t0|count[1]~80, HexaQuiz, 1
instance = comp, \t0|count[0] , t0|count[0], HexaQuiz, 1
instance = comp, \t0|count[1]~30 , t0|count[1]~30, HexaQuiz, 1
instance = comp, \t0|count[1] , t0|count[1], HexaQuiz, 1
instance = comp, \t0|count[2]~32 , t0|count[2]~32, HexaQuiz, 1
instance = comp, \t0|count[2] , t0|count[2], HexaQuiz, 1
instance = comp, \t0|count[3]~34 , t0|count[3]~34, HexaQuiz, 1
instance = comp, \t0|count[3] , t0|count[3], HexaQuiz, 1
instance = comp, \t0|count[4]~36 , t0|count[4]~36, HexaQuiz, 1
instance = comp, \t0|count[4] , t0|count[4], HexaQuiz, 1
instance = comp, \t0|count[5]~38 , t0|count[5]~38, HexaQuiz, 1
instance = comp, \t0|count[5] , t0|count[5], HexaQuiz, 1
instance = comp, \t0|count[6]~40 , t0|count[6]~40, HexaQuiz, 1
instance = comp, \t0|count[6] , t0|count[6], HexaQuiz, 1
instance = comp, \t0|count[7]~42 , t0|count[7]~42, HexaQuiz, 1
instance = comp, \t0|count[7] , t0|count[7], HexaQuiz, 1
instance = comp, \t0|count[8]~44 , t0|count[8]~44, HexaQuiz, 1
instance = comp, \t0|count[8] , t0|count[8], HexaQuiz, 1
instance = comp, \t0|count[9]~46 , t0|count[9]~46, HexaQuiz, 1
instance = comp, \t0|count[9] , t0|count[9], HexaQuiz, 1
instance = comp, \t0|count[10]~48 , t0|count[10]~48, HexaQuiz, 1
instance = comp, \t0|count[10] , t0|count[10], HexaQuiz, 1
instance = comp, \t0|count[11]~50 , t0|count[11]~50, HexaQuiz, 1
instance = comp, \t0|count[11] , t0|count[11], HexaQuiz, 1
instance = comp, \t0|count[12]~52 , t0|count[12]~52, HexaQuiz, 1
instance = comp, \t0|count[12] , t0|count[12], HexaQuiz, 1
instance = comp, \t0|count[13]~54 , t0|count[13]~54, HexaQuiz, 1
instance = comp, \t0|count[13] , t0|count[13], HexaQuiz, 1
instance = comp, \t0|count[14]~56 , t0|count[14]~56, HexaQuiz, 1
instance = comp, \t0|count[14] , t0|count[14], HexaQuiz, 1
instance = comp, \t0|count[15]~58 , t0|count[15]~58, HexaQuiz, 1
instance = comp, \t0|count[15] , t0|count[15], HexaQuiz, 1
instance = comp, \t0|Equal0~3 , t0|Equal0~3, HexaQuiz, 1
instance = comp, \t0|Equal0~2 , t0|Equal0~2, HexaQuiz, 1
instance = comp, \t0|Equal0~0 , t0|Equal0~0, HexaQuiz, 1
instance = comp, \t0|Equal0~1 , t0|Equal0~1, HexaQuiz, 1
instance = comp, \t0|Equal0~4 , t0|Equal0~4, HexaQuiz, 1
instance = comp, \t0|count[16]~60 , t0|count[16]~60, HexaQuiz, 1
instance = comp, \t0|count[16] , t0|count[16], HexaQuiz, 1
instance = comp, \t0|count[17]~62 , t0|count[17]~62, HexaQuiz, 1
instance = comp, \t0|count[17] , t0|count[17], HexaQuiz, 1
instance = comp, \t0|count[18]~64 , t0|count[18]~64, HexaQuiz, 1
instance = comp, \t0|count[18] , t0|count[18], HexaQuiz, 1
instance = comp, \t0|count[19]~66 , t0|count[19]~66, HexaQuiz, 1
instance = comp, \t0|count[19] , t0|count[19], HexaQuiz, 1
instance = comp, \t0|Equal0~5 , t0|Equal0~5, HexaQuiz, 1
instance = comp, \t0|count[20]~68 , t0|count[20]~68, HexaQuiz, 1
instance = comp, \t0|count[20] , t0|count[20], HexaQuiz, 1
instance = comp, \t0|count[21]~70 , t0|count[21]~70, HexaQuiz, 1
instance = comp, \t0|count[21] , t0|count[21], HexaQuiz, 1
instance = comp, \t0|count[22]~72 , t0|count[22]~72, HexaQuiz, 1
instance = comp, \t0|count[22] , t0|count[22], HexaQuiz, 1
instance = comp, \t0|count[23]~74 , t0|count[23]~74, HexaQuiz, 1
instance = comp, \t0|count[23] , t0|count[23], HexaQuiz, 1
instance = comp, \t0|Equal0~6 , t0|Equal0~6, HexaQuiz, 1
instance = comp, \t0|count[24]~76 , t0|count[24]~76, HexaQuiz, 1
instance = comp, \t0|count[24] , t0|count[24], HexaQuiz, 1
instance = comp, \t0|count[25]~78 , t0|count[25]~78, HexaQuiz, 1
instance = comp, \t0|count[25] , t0|count[25], HexaQuiz, 1
instance = comp, \t0|Equal0~7 , t0|Equal0~7, HexaQuiz, 1
instance = comp, \t0|Equal0~8 , t0|Equal0~8, HexaQuiz, 1
instance = comp, \t0|Add1~2 , t0|Add1~2, HexaQuiz, 1
instance = comp, \t0|Add1~4 , t0|Add1~4, HexaQuiz, 1
instance = comp, \t0|seconds[2]~7 , t0|seconds[2]~7, HexaQuiz, 1
instance = comp, \t0|seconds[2]~8 , t0|seconds[2]~8, HexaQuiz, 1
instance = comp, \t0|seconds[2] , t0|seconds[2], HexaQuiz, 1
instance = comp, \t0|Add1~6 , t0|Add1~6, HexaQuiz, 1
instance = comp, \t0|seconds[3]~5 , t0|seconds[3]~5, HexaQuiz, 1
instance = comp, \t0|seconds[3]~6 , t0|seconds[3]~6, HexaQuiz, 1
instance = comp, \t0|seconds[3] , t0|seconds[3], HexaQuiz, 1
instance = comp, \t0|Add1~8 , t0|Add1~8, HexaQuiz, 1
instance = comp, \t0|seconds[4]~3 , t0|seconds[4]~3, HexaQuiz, 1
instance = comp, \t0|seconds[4]~4 , t0|seconds[4]~4, HexaQuiz, 1
instance = comp, \t0|seconds[4] , t0|seconds[4], HexaQuiz, 1
instance = comp, \t0|Add1~10 , t0|Add1~10, HexaQuiz, 1
instance = comp, \t0|seconds[5]~0 , t0|seconds[5]~0, HexaQuiz, 1
instance = comp, \t0|seconds[5]~2 , t0|seconds[5]~2, HexaQuiz, 1
instance = comp, \t0|seconds[5] , t0|seconds[5], HexaQuiz, 1
instance = comp, \t0|Equal1~0 , t0|Equal1~0, HexaQuiz, 1
instance = comp, \t0|Equal1~1 , t0|Equal1~1, HexaQuiz, 1
instance = comp, \t0|minutes[0]~6 , t0|minutes[0]~6, HexaQuiz, 1
instance = comp, \t0|minutes[2]~16 , t0|minutes[2]~16, HexaQuiz, 1
instance = comp, \t0|minutes[0] , t0|minutes[0], HexaQuiz, 1
instance = comp, \t0|minutes[1]~8 , t0|minutes[1]~8, HexaQuiz, 1
instance = comp, \t0|minutes[1] , t0|minutes[1], HexaQuiz, 1
instance = comp, \t0|minutes[2]~10 , t0|minutes[2]~10, HexaQuiz, 1
instance = comp, \t0|minutes[2] , t0|minutes[2], HexaQuiz, 1
instance = comp, \t0|minutes[3]~12 , t0|minutes[3]~12, HexaQuiz, 1
instance = comp, \t0|minutes[3] , t0|minutes[3], HexaQuiz, 1
instance = comp, \t0|LessThan0~0 , t0|LessThan0~0, HexaQuiz, 1
instance = comp, \t0|minutes[4]~14 , t0|minutes[4]~14, HexaQuiz, 1
instance = comp, \t0|minutes[4] , t0|minutes[4], HexaQuiz, 1
instance = comp, \t0|minutes[5]~17 , t0|minutes[5]~17, HexaQuiz, 1
instance = comp, \t0|minutes[5] , t0|minutes[5], HexaQuiz, 1
instance = comp, \t0|LessThan0~1 , t0|LessThan0~1, HexaQuiz, 1
instance = comp, \t0|seconds[0]~1 , t0|seconds[0]~1, HexaQuiz, 1
instance = comp, \t0|Add1~0 , t0|Add1~0, HexaQuiz, 1
instance = comp, \t0|seconds[0]~11 , t0|seconds[0]~11, HexaQuiz, 1
instance = comp, \t0|seconds[0]~12 , t0|seconds[0]~12, HexaQuiz, 1
instance = comp, \t0|seconds[0] , t0|seconds[0], HexaQuiz, 1
instance = comp, \t0|seconds[1]~9 , t0|seconds[1]~9, HexaQuiz, 1
instance = comp, \t0|seconds[1]~10 , t0|seconds[1]~10, HexaQuiz, 1
instance = comp, \t0|seconds[1] , t0|seconds[1], HexaQuiz, 1
instance = comp, \t0|rem~5 , t0|rem~5, HexaQuiz, 1
instance = comp, \t0|rem~4 , t0|rem~4, HexaQuiz, 1
instance = comp, \t0|rem , t0|rem, HexaQuiz, 1
instance = comp, \KEY[0]~input , KEY[0]~input, HexaQuiz, 1
instance = comp, \s0|GameState~22 , s0|GameState~22, HexaQuiz, 1
instance = comp, \s0|GameState.LEADERBOARD , s0|GameState.LEADERBOARD, HexaQuiz, 1
instance = comp, \s0|GameState~13 , s0|GameState~13, HexaQuiz, 1
instance = comp, \s0|GameState~21 , s0|GameState~21, HexaQuiz, 1
instance = comp, \s0|GameState.TRY_AGAIN , s0|GameState.TRY_AGAIN, HexaQuiz, 1
instance = comp, \s0|WideOr0~0 , s0|WideOr0~0, HexaQuiz, 1
instance = comp, \s0|GameState~11 , s0|GameState~11, HexaQuiz, 1
instance = comp, \s0|GameState~12 , s0|GameState~12, HexaQuiz, 1
instance = comp, \s0|GameState.MEDIUM_DIFFICULTY , s0|GameState.MEDIUM_DIFFICULTY, HexaQuiz, 1
instance = comp, \s0|GameState~18 , s0|GameState~18, HexaQuiz, 1
instance = comp, \s0|GameState~19 , s0|GameState~19, HexaQuiz, 1
instance = comp, \s0|GameState.EASY_DIFFICULTY , s0|GameState.EASY_DIFFICULTY, HexaQuiz, 1
instance = comp, \s0|GameState~15 , s0|GameState~15, HexaQuiz, 1
instance = comp, \s0|GameState.HARD_DIFFICULTY , s0|GameState.HARD_DIFFICULTY, HexaQuiz, 1
instance = comp, \s0|GameState~16 , s0|GameState~16, HexaQuiz, 1
instance = comp, \s0|GameState~17 , s0|GameState~17, HexaQuiz, 1
instance = comp, \s0|GameState.MAIN_MENU , s0|GameState.MAIN_MENU, HexaQuiz, 1
instance = comp, \u0|fsm_state|Equal0~0 , u0|fsm_state|Equal0~0, HexaQuiz, 1
instance = comp, \u0|fsm_state|read_mux_out[2] , u0|fsm_state|read_mux_out[2], HexaQuiz, 1
instance = comp, \u0|fsm_state|readdata[2] , u0|fsm_state|readdata[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|fsm_state_s1_translator|av_readdata_pre[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~26 , u0|mm_interconnect_0|rsp_mux|src_data[2]~26, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~20 , u0|vga_text_mode_controller_0|palette~20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][2]~feeder , u0|vga_text_mode_controller_0|palette[2][2]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][2] , u0|vga_text_mode_controller_0|palette[2][2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][2] , u0|vga_text_mode_controller_0|palette[3][2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][2] , u0|vga_text_mode_controller_0|palette[0][2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][2] , u0|vga_text_mode_controller_0|palette[1][2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~40 , u0|vga_text_mode_controller_0|AVL_READDATA~40, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~41 , u0|vga_text_mode_controller_0|AVL_READDATA~41, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][2] , u0|vga_text_mode_controller_0|palette[6][2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][2] , u0|vga_text_mode_controller_0|palette[4][2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~42 , u0|vga_text_mode_controller_0|AVL_READDATA~42, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][2] , u0|vga_text_mode_controller_0|palette[5][2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][2] , u0|vga_text_mode_controller_0|palette[7][2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~43 , u0|vga_text_mode_controller_0|AVL_READDATA~43, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[2]~2 , u0|vga_text_mode_controller_0|AVL_READDATA[2]~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[2] , u0|vga_text_mode_controller_0|AVL_READDATA[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[2], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[2] , u0|spi_0|spi_slave_select_holding_reg[2], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[2] , u0|spi_0|spi_slave_select_reg[2], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~6 , u0|spi_0|p1_data_to_cpu[2]~6, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~7 , u0|spi_0|p1_data_to_cpu[2]~7, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[2] , u0|spi_0|data_to_cpu[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~27 , u0|mm_interconnect_0|rsp_mux|src_data[2]~27, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~28 , u0|mm_interconnect_0|rsp_mux|src_data[2]~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~2 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[2], HexaQuiz, 1
instance = comp, \u0|timer_0|control_register[0] , u0|timer_0|control_register[0], HexaQuiz, 1
instance = comp, \u0|timer_0|delayed_unxcounter_is_zeroxx0 , u0|timer_0|delayed_unxcounter_is_zeroxx0, HexaQuiz, 1
instance = comp, \u0|timer_0|status_wr_strobe~0 , u0|timer_0|status_wr_strobe~0, HexaQuiz, 1
instance = comp, \u0|timer_0|timeout_occurred~0 , u0|timer_0|timeout_occurred~0, HexaQuiz, 1
instance = comp, \u0|timer_0|timeout_occurred , u0|timer_0|timeout_occurred, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[2] , u0|nios2_gen2_0|cpu|W_ienable_reg[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[2] , u0|nios2_gen2_0|cpu|W_ipending_reg[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[2] , u0|nios2_gen2_0|cpu|W_control_rd_data[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~6 , u0|nios2_gen2_0|cpu|E_src2[21]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21] , u0|nios2_gen2_0|cpu|E_src2[21], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~26 , u0|nios2_gen2_0|cpu|Add1~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21]~6 , u0|nios2_gen2_0|cpu|W_alu_result[21]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21] , u0|nios2_gen2_0|cpu|W_alu_result[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data , u0|mm_interconnect_0|crosser|clock_xer|take_in_data, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[57], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[57], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[57] , u0|mm_interconnect_0|cmd_mux_006|src_data[57], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~15 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~15, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[38]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[38]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|always2~0 , u0|sdram|the_final_soc_sdram_input_efifo_module|always2~0, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|always2~1 , u0|sdram|the_final_soc_sdram_input_efifo_module|always2~1, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|wr_address~0 , u0|sdram|the_final_soc_sdram_input_efifo_module|wr_address~0, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|wr_address , u0|sdram|the_final_soc_sdram_input_efifo_module|wr_address, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[43]~0 , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[43]~0, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[38] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[38], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[43]~0 , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[43]~0, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[38] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[38], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_address~0 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_address~0, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_address , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_address, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[38]~13 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[38]~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[58] , u0|mm_interconnect_0|cmd_mux_006|src_data[58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~14 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~14, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[39] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[39], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[39] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[39], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[39]~12 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[39]~12, HexaQuiz, 1
instance = comp, \u0|sdram|active_rnw~0 , u0|sdram|active_rnw~0, HexaQuiz, 1
instance = comp, \u0|sdram|active_rnw~1 , u0|sdram|active_rnw~1, HexaQuiz, 1
instance = comp, \u0|sdram|active_rnw~2 , u0|sdram|active_rnw~2, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[20] , u0|sdram|active_addr[20], HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[21] , u0|sdram|active_addr[21], HexaQuiz, 1
instance = comp, \u0|sdram|pending~7 , u0|sdram|pending~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[60], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[60], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[60] , u0|mm_interconnect_0|cmd_mux_006|src_data[60], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~16 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~16, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[41] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[41], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[41] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[41], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[41]~14 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[41]~14, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[23] , u0|sdram|active_addr[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[59], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[59], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[59] , u0|mm_interconnect_0|cmd_mux_006|src_data[59], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~17 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~17, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[40] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[40], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[40] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[40], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[40]~15 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[40]~15, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[22] , u0|sdram|active_addr[22], HexaQuiz, 1
instance = comp, \u0|sdram|pending~8 , u0|sdram|pending~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[53] , u0|mm_interconnect_0|cmd_mux_006|src_data[53], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~11, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[34] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[34], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[34]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[34]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[34] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[34], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[34]~9 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[34]~9, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[16] , u0|sdram|active_addr[16], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[54] , u0|mm_interconnect_0|cmd_mux_006|src_data[54], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~10 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~10, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[35] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[35], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[35] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[35], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[35]~8 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[35]~8, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[17] , u0|sdram|active_addr[17], HexaQuiz, 1
instance = comp, \u0|sdram|pending~5 , u0|sdram|pending~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[56] , u0|mm_interconnect_0|cmd_mux_006|src_data[56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~12 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~12, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[37] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[37], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[37]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[37]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[37] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[37], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[37]~10 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[37]~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[55] , u0|mm_interconnect_0|cmd_mux_006|src_data[55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~13, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[36]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[36]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[36] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[36], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[36] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[36], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[36]~11 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[36]~11, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[18] , u0|sdram|active_addr[18], HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[19] , u0|sdram|active_addr[19], HexaQuiz, 1
instance = comp, \u0|sdram|pending~6 , u0|sdram|pending~6, HexaQuiz, 1
instance = comp, \u0|sdram|pending~9 , u0|sdram|pending~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[61], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[61], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[61] , u0|mm_interconnect_0|cmd_mux_006|src_data[61], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~4 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~4, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[42] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[42], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[42] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[42], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[42]~2 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[42]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[48] , u0|mm_interconnect_0|cmd_mux_006|src_data[48], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~5 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~5, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[29]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[29]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[29] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[29], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[29] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[29], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[29]~3 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[29]~3, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[24] , u0|sdram|active_addr[24], HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[11] , u0|sdram|active_addr[11], HexaQuiz, 1
instance = comp, \u0|sdram|pending~1 , u0|sdram|pending~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[52] , u0|mm_interconnect_0|cmd_mux_006|src_data[52], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~8 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~8, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[33]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[33]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[33] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[33], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[33] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[33], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[33]~6 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[33]~6, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[15] , u0|sdram|active_addr[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[51] , u0|mm_interconnect_0|cmd_mux_006|src_data[51], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~9, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[32]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[32]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[32] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[32], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[32] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[32], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[32]~7 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[32]~7, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[14] , u0|sdram|active_addr[14], HexaQuiz, 1
instance = comp, \u0|sdram|pending~3 , u0|sdram|pending~3, HexaQuiz, 1
instance = comp, \u0|sdram|active_rnw~feeder , u0|sdram|active_rnw~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|active_rnw , u0|sdram|active_rnw, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[47] , u0|mm_interconnect_0|cmd_mux_006|src_data[47], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~3 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~3, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[28] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[28], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[28] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[28], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[28]~0 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[28]~0, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[10] , u0|sdram|active_addr[10], HexaQuiz, 1
instance = comp, \u0|sdram|pending~0 , u0|sdram|pending~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[49] , u0|mm_interconnect_0|cmd_mux_006|src_data[49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~7 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~7, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[30] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[30], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[30] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[30], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[30]~5 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[30]~5, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[12] , u0|sdram|active_addr[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[50] , u0|mm_interconnect_0|cmd_mux_006|src_data[50], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~6 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~6, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[31] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[31], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[31] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[31], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[31]~4 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[31]~4, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[13] , u0|sdram|active_addr[13], HexaQuiz, 1
instance = comp, \u0|sdram|pending~2 , u0|sdram|pending~2, HexaQuiz, 1
instance = comp, \u0|sdram|pending~4 , u0|sdram|pending~4, HexaQuiz, 1
instance = comp, \u0|sdram|m_next~17 , u0|sdram|m_next~17, HexaQuiz, 1
instance = comp, \u0|sdram|Selector29~0 , u0|sdram|Selector29~0, HexaQuiz, 1
instance = comp, \u0|sdram|m_state.000100000 , u0|sdram|m_state.000100000, HexaQuiz, 1
instance = comp, \u0|sdram|Selector30~0 , u0|sdram|Selector30~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector30~1 , u0|sdram|Selector30~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_state.001000000 , u0|sdram|m_state.001000000, HexaQuiz, 1
instance = comp, \u0|sdram|Selector36~0 , u0|sdram|Selector36~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector35~2 , u0|sdram|Selector35~2, HexaQuiz, 1
instance = comp, \u0|sdram|Selector25~4 , u0|sdram|Selector25~4, HexaQuiz, 1
instance = comp, \u0|sdram|Selector25~5 , u0|sdram|Selector25~5, HexaQuiz, 1
instance = comp, \u0|sdram|m_state.000000010 , u0|sdram|m_state.000000010, HexaQuiz, 1
instance = comp, \u0|sdram|Selector35~3 , u0|sdram|Selector35~3, HexaQuiz, 1
instance = comp, \u0|sdram|Selector34~1 , u0|sdram|Selector34~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector35~4 , u0|sdram|Selector35~4, HexaQuiz, 1
instance = comp, \u0|sdram|Selector34~2 , u0|sdram|Selector34~2, HexaQuiz, 1
instance = comp, \u0|sdram|m_next.000010000 , u0|sdram|m_next.000010000, HexaQuiz, 1
instance = comp, \u0|sdram|Selector26~0 , u0|sdram|Selector26~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector26~1 , u0|sdram|Selector26~1, HexaQuiz, 1
instance = comp, \u0|sdram|WideOr8~0 , u0|sdram|WideOr8~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector26~2 , u0|sdram|Selector26~2, HexaQuiz, 1
instance = comp, \u0|sdram|m_state.000000100 , u0|sdram|m_state.000000100, HexaQuiz, 1
instance = comp, \u0|sdram|Selector24~0 , u0|sdram|Selector24~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector27~0 , u0|sdram|Selector27~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector27~1 , u0|sdram|Selector27~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector27~2 , u0|sdram|Selector27~2, HexaQuiz, 1
instance = comp, \u0|sdram|Selector28~0 , u0|sdram|Selector28~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector27~6 , u0|sdram|Selector27~6, HexaQuiz, 1
instance = comp, \u0|sdram|Selector27~5 , u0|sdram|Selector27~5, HexaQuiz, 1
instance = comp, \u0|sdram|Selector27~4 , u0|sdram|Selector27~4, HexaQuiz, 1
instance = comp, \u0|sdram|Selector27~7 , u0|sdram|Selector27~7, HexaQuiz, 1
instance = comp, \u0|sdram|m_state.000010000 , u0|sdram|m_state.000010000, HexaQuiz, 1
instance = comp, \u0|sdram|Selector38~2 , u0|sdram|Selector38~2, HexaQuiz, 1
instance = comp, \u0|sdram|Selector38~0 , u0|sdram|Selector38~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector39~1 , u0|sdram|Selector39~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector39~2 , u0|sdram|Selector39~2, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[1]~1 , u0|sdram|m_addr[1]~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector39~0 , u0|sdram|Selector39~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector39~3 , u0|sdram|Selector39~3, HexaQuiz, 1
instance = comp, \u0|sdram|m_count[0] , u0|sdram|m_count[0], HexaQuiz, 1
instance = comp, \u0|sdram|Selector38~1 , u0|sdram|Selector38~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector38~3 , u0|sdram|Selector38~3, HexaQuiz, 1
instance = comp, \u0|sdram|Selector38~4 , u0|sdram|Selector38~4, HexaQuiz, 1
instance = comp, \u0|sdram|m_count[1] , u0|sdram|m_count[1], HexaQuiz, 1
instance = comp, \u0|sdram|Selector36~1 , u0|sdram|Selector36~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector36~2 , u0|sdram|Selector36~2, HexaQuiz, 1
instance = comp, \u0|sdram|m_next.010000000 , u0|sdram|m_next.010000000, HexaQuiz, 1
instance = comp, \u0|sdram|Selector31~0 , u0|sdram|Selector31~0, HexaQuiz, 1
instance = comp, \u0|sdram|m_state.010000000 , u0|sdram|m_state.010000000, HexaQuiz, 1
instance = comp, \u0|sdram|Selector23~0 , u0|sdram|Selector23~0, HexaQuiz, 1
instance = comp, \u0|sdram|ack_refresh_request , u0|sdram|ack_refresh_request, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_request~0 , u0|sdram|refresh_request~0, HexaQuiz, 1
instance = comp, \u0|sdram|refresh_request , u0|sdram|refresh_request, HexaQuiz, 1
instance = comp, \u0|sdram|Selector41~1 , u0|sdram|Selector41~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector41~2 , u0|sdram|Selector41~2, HexaQuiz, 1
instance = comp, \u0|sdram|f_pop , u0|sdram|f_pop, HexaQuiz, 1
instance = comp, \u0|sdram|f_select , u0|sdram|f_select, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entries[1]~2 , u0|sdram|the_final_soc_sdram_input_efifo_module|entries[1]~2, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entries[1] , u0|sdram|the_final_soc_sdram_input_efifo_module|entries[1], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|Equal1~0 , u0|sdram|the_final_soc_sdram_input_efifo_module|Equal1~0, HexaQuiz, 1
instance = comp, \u0|sdram|active_cs_n~0 , u0|sdram|active_cs_n~0, HexaQuiz, 1
instance = comp, \u0|sdram|active_cs_n~1 , u0|sdram|active_cs_n~1, HexaQuiz, 1
instance = comp, \u0|sdram|active_cs_n , u0|sdram|active_cs_n, HexaQuiz, 1
instance = comp, \u0|sdram|Selector41~0 , u0|sdram|Selector41~0, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entries[0]~3 , u0|sdram|the_final_soc_sdram_input_efifo_module|entries[0]~3, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entries[0] , u0|sdram|the_final_soc_sdram_input_efifo_module|entries[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0 , u0|mm_interconnect_0|sdram_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[74], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[74], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[74] , u0|mm_interconnect_0|cmd_mux_006|src_data[74], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[73], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[73], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[73] , u0|mm_interconnect_0|cmd_mux_006|src_data[73], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[108], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[108], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[108], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[108], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload[0] , u0|mm_interconnect_0|cmd_mux_006|src_payload[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, HexaQuiz, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, HexaQuiz, 1
instance = comp, \u0|sdram|za_data[9] , u0|sdram|za_data[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 , u0|mm_interconnect_0|rsp_mux_001|src_payload~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~28 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~28, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~29 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~29, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~30 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~30, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~26 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~26, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~27 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[9]~73 , u0|nios2_gen2_0|cpu|F_iw[9]~73, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9] , u0|nios2_gen2_0|cpu|D_iw[9], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~0 , u0|nios2_gen2_0|cpu|Equal132~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[1] , u0|nios2_gen2_0|cpu|W_ienable_reg[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[1] , u0|nios2_gen2_0|cpu|W_control_rd_data[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3, HexaQuiz, 1
instance = comp, \u0|sw_pio|read_mux_out[1] , u0|sw_pio|read_mux_out[1], HexaQuiz, 1
instance = comp, \u0|sw_pio|readdata[1] , u0|sw_pio|readdata[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1 , u0|mm_interconnect_0|rsp_mux|src_payload~1, HexaQuiz, 1
instance = comp, \u0|fsm_state|read_mux_out[1] , u0|fsm_state|read_mux_out[1], HexaQuiz, 1
instance = comp, \u0|fsm_state|readdata[1] , u0|fsm_state|readdata[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|fsm_state_s1_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[1]~feeder , u0|leds_pio|data_out[1]~feeder, HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[1] , u0|leds_pio|data_out[1], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[1] , u0|leds_pio|readdata[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[1] , u0|hex_digits_pio|data_out[1], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[1] , u0|hex_digits_pio|readdata[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~17 , u0|mm_interconnect_0|rsp_mux|src_data[1]~17, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~18 , u0|mm_interconnect_0|rsp_mux|src_data[1]~18, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1] , u0|spi_0|spi_slave_select_holding_reg[1], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[1] , u0|spi_0|spi_slave_select_reg[1], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~4 , u0|spi_0|p1_data_to_cpu[1]~4, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~5 , u0|spi_0|p1_data_to_cpu[1]~5, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[1] , u0|spi_0|data_to_cpu[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~19 , u0|vga_text_mode_controller_0|palette~19, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][1]~feeder , u0|vga_text_mode_controller_0|palette[7][1]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][1] , u0|vga_text_mode_controller_0|palette[7][1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][1] , u0|vga_text_mode_controller_0|palette[5][1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][1] , u0|vga_text_mode_controller_0|palette[6][1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][1] , u0|vga_text_mode_controller_0|palette[4][1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~38 , u0|vga_text_mode_controller_0|AVL_READDATA~38, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~39 , u0|vga_text_mode_controller_0|AVL_READDATA~39, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][1] , u0|vga_text_mode_controller_0|palette[0][1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][1]~feeder , u0|vga_text_mode_controller_0|palette[1][1]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][1] , u0|vga_text_mode_controller_0|palette[1][1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~36 , u0|vga_text_mode_controller_0|AVL_READDATA~36, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][1] , u0|vga_text_mode_controller_0|palette[3][1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][1] , u0|vga_text_mode_controller_0|palette[2][1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~37 , u0|vga_text_mode_controller_0|AVL_READDATA~37, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[1]~1 , u0|vga_text_mode_controller_0|AVL_READDATA[1]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[1] , u0|vga_text_mode_controller_0|AVL_READDATA[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[1]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~19 , u0|mm_interconnect_0|rsp_mux|src_data[1]~19, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~20 , u0|mm_interconnect_0|rsp_mux|src_data[1]~20, HexaQuiz, 1
instance = comp, \u0|keycode|data_out[1] , u0|keycode|data_out[1], HexaQuiz, 1
instance = comp, \u0|keycode|readdata[1] , u0|keycode|readdata[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~14 , u0|mm_interconnect_0|rsp_mux|src_data[1]~14, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_readdata[1]~2 , u0|jtag_uart_0|av_readdata[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~12 , u0|mm_interconnect_0|rsp_mux|src_data[1]~12, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[1]~6 , u0|timer_0|read_mux_out[1]~6, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[1]~7 , u0|timer_0|read_mux_out[1]~7, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out~8 , u0|timer_0|read_mux_out~8, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[1]~9 , u0|timer_0|read_mux_out[1]~9, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[17] , u0|timer_0|counter_snapshot[17], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[1]~1 , u0|timer_0|counter_snapshot[1]~1, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[1] , u0|timer_0|counter_snapshot[1], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[1]~10 , u0|timer_0|read_mux_out[1]~10, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[33] , u0|timer_0|counter_snapshot[33], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[49]~feeder , u0|timer_0|counter_snapshot[49]~feeder, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[49] , u0|timer_0|counter_snapshot[49], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[1]~11 , u0|timer_0|read_mux_out[1]~11, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[1] , u0|timer_0|read_mux_out[1], HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[1] , u0|timer_0|readdata[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|key|Equal0~0 , u0|key|Equal0~0, HexaQuiz, 1
instance = comp, \u0|key|read_mux_out[1] , u0|key|read_mux_out[1], HexaQuiz, 1
instance = comp, \u0|key|readdata[1] , u0|key|readdata[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~15 , u0|mm_interconnect_0|rsp_mux|src_data[1]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[39] , u0|mm_interconnect_0|cmd_mux_004|src_data[39], HexaQuiz, 1
instance = comp, \u0|sdram_pll|readdata[0]~0 , u0|sdram_pll|readdata[0]~0, HexaQuiz, 1
instance = comp, \u0|sdram_pll|pfdena_reg~0 , u0|sdram_pll|pfdena_reg~0, HexaQuiz, 1
instance = comp, \u0|sdram_pll|pfdena_reg , u0|sdram_pll|pfdena_reg, HexaQuiz, 1
instance = comp, \u0|sdram_pll|readdata[1]~2 , u0|sdram_pll|readdata[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~13 , u0|mm_interconnect_0|rsp_mux|src_data[1]~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~16 , u0|mm_interconnect_0|rsp_mux|src_data[1]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~1 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[10]~6 , u0|nios2_gen2_0|cpu|E_st_data[10]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10] , u0|nios2_gen2_0|cpu|d_writedata[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~18 , u0|mm_interconnect_0|cmd_mux_005|src_payload~18, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~39 , u0|nios2_gen2_0|cpu|F_iw[26]~39, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~38 , u0|nios2_gen2_0|cpu|F_iw[26]~38, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~40 , u0|nios2_gen2_0|cpu|F_iw[26]~40, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26] , u0|nios2_gen2_0|cpu|D_iw[26], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[9]~1 , u0|nios2_gen2_0|cpu|E_st_data[9]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9] , u0|nios2_gen2_0|cpu|d_writedata[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~17 , u0|mm_interconnect_0|cmd_mux_005|src_payload~17, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~36 , u0|nios2_gen2_0|cpu|F_iw[25]~36, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~37 , u0|nios2_gen2_0|cpu|F_iw[25]~37, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25] , u0|nios2_gen2_0|cpu|D_iw[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]~feeder , u0|nios2_gen2_0|cpu|d_writedata[6]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6] , u0|nios2_gen2_0|cpu|d_writedata[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_payload~3 , u0|mm_interconnect_0|cmd_mux_020|src_payload~3, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_reg[6] , u0|spi_0|tx_holding_reg[6], HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg~3 , u0|spi_0|shift_reg~3, HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg[6] , u0|spi_0|shift_reg[6], HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_reg[7]~feeder , u0|spi_0|tx_holding_reg[7]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|tx_holding_reg[7] , u0|spi_0|tx_holding_reg[7], HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg~2 , u0|spi_0|shift_reg~2, HexaQuiz, 1
instance = comp, \u0|spi_0|shift_reg[7] , u0|spi_0|shift_reg[7], HexaQuiz, 1
instance = comp, \u0|spi_0|rx_holding_reg[7] , u0|spi_0|rx_holding_reg[7], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[7] , u0|spi_0|spi_slave_select_holding_reg[7], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[7] , u0|spi_0|spi_slave_select_reg[7], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~33 , u0|spi_0|p1_data_to_cpu[7]~33, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~34 , u0|spi_0|p1_data_to_cpu[7]~34, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~35 , u0|spi_0|p1_data_to_cpu[7]~35, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[7] , u0|spi_0|data_to_cpu[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~44 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~44, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~42 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~42, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_017|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_017|src1_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~43 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~43, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~45 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~45, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~40 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~40, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~41 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~41, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[7]~76 , u0|nios2_gen2_0|cpu|F_iw[7]~76, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7] , u0|nios2_gen2_0|cpu|D_iw[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[1]~6 , u0|nios2_gen2_0|cpu|R_src2_lo[1]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1] , u0|nios2_gen2_0|cpu|E_src2[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~4 , u0|nios2_gen2_0|cpu|Add1~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~0 , u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1] , u0|nios2_gen2_0|cpu|d_byteenable[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33] , u0|mm_interconnect_0|cmd_mux_003|src_data[33], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|byteenable[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~46, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~47, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[44] , u0|mm_interconnect_0|cmd_mux_003|src_data[44], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[6] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[24], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~34 , u0|nios2_gen2_0|cpu|F_iw[24]~34, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~35 , u0|nios2_gen2_0|cpu|F_iw[24]~35, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24] , u0|nios2_gen2_0|cpu|D_iw[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[7]~16 , u0|nios2_gen2_0|cpu|R_src2_lo[7]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7] , u0|nios2_gen2_0|cpu|E_src2[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[7]~22 , u0|nios2_gen2_0|cpu|E_logic_result[7]~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7]~20 , u0|nios2_gen2_0|cpu|W_alu_result[7]~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7] , u0|nios2_gen2_0|cpu|W_alu_result[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[43] , u0|mm_interconnect_0|cmd_mux_003|src_data[43], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[5] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~48, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~49, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~32 , u0|nios2_gen2_0|cpu|F_iw[23]~32, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~33 , u0|nios2_gen2_0|cpu|F_iw[23]~33, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23] , u0|nios2_gen2_0|cpu|D_iw[23], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[5]~0 , u0|nios2_gen2_0|cpu|R_src2_lo[5]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5] , u0|nios2_gen2_0|cpu|E_src2[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[5]~0 , u0|nios2_gen2_0|cpu|E_logic_result[5]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5]~22 , u0|nios2_gen2_0|cpu|W_alu_result[5]~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5] , u0|nios2_gen2_0|cpu|W_alu_result[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[41] , u0|mm_interconnect_0|cmd_mux_003|src_data[41], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[3] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[40] , u0|mm_interconnect_0|cmd_mux_003|src_data[40], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[2] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~35 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~35, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~36 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~36, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~37 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~37, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 , u0|mm_interconnect_0|rsp_mux_001|src_payload~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~38 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~38, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~39 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~39, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[8]~75 , u0|nios2_gen2_0|cpu|F_iw[8]~75, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8] , u0|nios2_gen2_0|cpu|D_iw[8], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]~23 , u0|nios2_gen2_0|cpu|E_src1[4]~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4] , u0|nios2_gen2_0|cpu|E_src1[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4]~23 , u0|nios2_gen2_0|cpu|W_alu_result[4]~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4] , u0|nios2_gen2_0|cpu|W_alu_result[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_valid~0 , u0|mm_interconnect_0|cmd_mux_005|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|WideOr1 , u0|mm_interconnect_0|cmd_mux_005|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0 , u0|mm_interconnect_0|cmd_mux_005|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~1 , u0|mm_interconnect_0|cmd_mux_005|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~0 , u0|mm_interconnect_0|cmd_mux_005|src_payload~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~29 , u0|nios2_gen2_0|cpu|F_iw[22]~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~30 , u0|nios2_gen2_0|cpu|F_iw[22]~30, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~31 , u0|nios2_gen2_0|cpu|F_iw[22]~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22] , u0|nios2_gen2_0|cpu|D_iw[22], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2] , u0|nios2_gen2_0|cpu|d_writedata[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3 , u0|mm_interconnect_0|cmd_mux|src_payload~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4 , u0|mm_interconnect_0|cmd_mux|src_payload~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5 , u0|mm_interconnect_0|cmd_mux|src_payload~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6 , u0|mm_interconnect_0|cmd_mux|src_payload~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7 , u0|mm_interconnect_0|cmd_mux|src_payload~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2 , u0|mm_interconnect_0|cmd_mux|src_payload~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~19, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~11, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~18, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~16, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~17, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~14, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~15, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_readdata[6]~8 , u0|jtag_uart_0|av_readdata[6]~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~46 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~46, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~47 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~47, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~50 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~50, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~49 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~49, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~48 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~48, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~51 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~51, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[6]~77 , u0|nios2_gen2_0|cpu|F_iw[6]~77, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6] , u0|nios2_gen2_0|cpu|D_iw[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[0]~7 , u0|nios2_gen2_0|cpu|R_src2_lo[0]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0] , u0|nios2_gen2_0|cpu|E_src2[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~5 , u0|nios2_gen2_0|cpu|Add1~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~2 , u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0] , u0|nios2_gen2_0|cpu|d_byteenable[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~2 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[34] , u0|mm_interconnect_0|cmd_mux_006|src_data[34], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[35] , u0|mm_interconnect_0|cmd_mux_006|src_data[35], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~1 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~0 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~1 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~1, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[43]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[43]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[43] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[43], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[43] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[43], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[43]~1 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[43]~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector34~0 , u0|sdram|Selector34~0, HexaQuiz, 1
instance = comp, \u0|sdram|m_next.000001000 , u0|sdram|m_next.000001000, HexaQuiz, 1
instance = comp, \u0|sdram|Selector27~3 , u0|sdram|Selector27~3, HexaQuiz, 1
instance = comp, \u0|sdram|m_state.000001000 , u0|sdram|m_state.000001000, HexaQuiz, 1
instance = comp, \u0|sdram|WideOr9~0 , u0|sdram|WideOr9~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector33~0 , u0|sdram|Selector33~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector33~1 , u0|sdram|Selector33~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector33~2 , u0|sdram|Selector33~2, HexaQuiz, 1
instance = comp, \u0|sdram|Selector33~3 , u0|sdram|Selector33~3, HexaQuiz, 1
instance = comp, \u0|sdram|m_next.000000001 , u0|sdram|m_next.000000001, HexaQuiz, 1
instance = comp, \u0|sdram|Selector24~1 , u0|sdram|Selector24~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector24~2 , u0|sdram|Selector24~2, HexaQuiz, 1
instance = comp, \u0|sdram|m_state.000000001 , u0|sdram|m_state.000000001, HexaQuiz, 1
instance = comp, \u0|sdram|Selector20~0 , u0|sdram|Selector20~0, HexaQuiz, 1
instance = comp, \u0|sdram|m_cmd[2]~_Duplicate_1 , u0|sdram|m_cmd[2]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|always5~0 , u0|sdram|always5~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector3~0 , u0|sdram|Selector3~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector3~1 , u0|sdram|Selector3~1, HexaQuiz, 1
instance = comp, \u0|sdram|i_cmd[0] , u0|sdram|i_cmd[0], HexaQuiz, 1
instance = comp, \u0|sdram|Selector22~0 , u0|sdram|Selector22~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector22~1 , u0|sdram|Selector22~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_cmd[0]~_Duplicate_1 , u0|sdram|m_cmd[0]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector2~0 , u0|sdram|Selector2~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector2~1 , u0|sdram|Selector2~1, HexaQuiz, 1
instance = comp, \u0|sdram|i_cmd[1] , u0|sdram|i_cmd[1], HexaQuiz, 1
instance = comp, \u0|sdram|Selector21~0 , u0|sdram|Selector21~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector21~1 , u0|sdram|Selector21~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_cmd[1]~_Duplicate_1 , u0|sdram|m_cmd[1]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|Equal4~0 , u0|sdram|Equal4~0, HexaQuiz, 1
instance = comp, \u0|sdram|rd_valid[0] , u0|sdram|rd_valid[0], HexaQuiz, 1
instance = comp, \u0|sdram|rd_valid[1]~feeder , u0|sdram|rd_valid[1]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|rd_valid[1] , u0|sdram|rd_valid[1], HexaQuiz, 1
instance = comp, \u0|sdram|rd_valid[2] , u0|sdram|rd_valid[2], HexaQuiz, 1
instance = comp, \u0|sdram|za_valid , u0|sdram|za_valid, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~90 , u0|nios2_gen2_0|cpu|F_iw[29]~90, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~89 , u0|nios2_gen2_0|cpu|F_iw[29]~89, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~91 , u0|nios2_gen2_0|cpu|F_iw[29]~91, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29] , u0|nios2_gen2_0|cpu|D_iw[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]~19 , u0|nios2_gen2_0|cpu|E_src1[8]~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8] , u0|nios2_gen2_0|cpu|E_src1[8], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[8]~21 , u0|nios2_gen2_0|cpu|E_logic_result[8]~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8]~19 , u0|nios2_gen2_0|cpu|W_alu_result[8]~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8] , u0|nios2_gen2_0|cpu|W_alu_result[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|always1~12 , u0|mm_interconnect_0|router|always1~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~10 , u0|mm_interconnect_0|router|src_channel[6]~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|last_cycle~0 , u0|mm_interconnect_0|cmd_mux_006|last_cycle~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_valid , u0|mm_interconnect_0|crosser|clock_xer|out_valid, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~0 , u0|mm_interconnect_0|cmd_mux_006|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~4 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~5 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1 , u0|mm_interconnect_0|cmd_mux_006|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[90] , u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[90], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0 , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_valid , u0|mm_interconnect_0|crosser_003|clock_xer|out_valid, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~92 , u0|nios2_gen2_0|cpu|F_iw[28]~92, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~93 , u0|nios2_gen2_0|cpu|F_iw[28]~93, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28] , u0|nios2_gen2_0|cpu|D_iw[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]~17 , u0|nios2_gen2_0|cpu|E_src1[10]~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10] , u0|nios2_gen2_0|cpu|E_src1[10], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[10]~19 , u0|nios2_gen2_0|cpu|E_logic_result[10]~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10]~17 , u0|nios2_gen2_0|cpu|W_alu_result[10]~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10] , u0|nios2_gen2_0|cpu|W_alu_result[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[46] , u0|mm_interconnect_0|cmd_mux_003|src_data[46], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[8] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[8], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~30, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[27], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~94 , u0|nios2_gen2_0|cpu|F_iw[27]~94, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~95 , u0|nios2_gen2_0|cpu|F_iw[27]~95, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27] , u0|nios2_gen2_0|cpu|D_iw[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~22 , u0|nios2_gen2_0|cpu|E_src1[5]~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5] , u0|nios2_gen2_0|cpu|E_src1[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~3 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3] , u0|nios2_gen2_0|cpu|F_pc[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8 , u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~24 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5] , u0|nios2_gen2_0|cpu|F_pc[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal13~0 , u0|mm_interconnect_0|router_001|Equal13~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal13~1 , u0|mm_interconnect_0|router_001|Equal13~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src4_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src4_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|onchip_memory2_0|wren~0 , u0|onchip_memory2_0|wren~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~79 , u0|nios2_gen2_0|cpu|F_iw[21]~79, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~78 , u0|nios2_gen2_0|cpu|F_iw[21]~78, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~80 , u0|nios2_gen2_0|cpu|F_iw[21]~80, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21] , u0|nios2_gen2_0|cpu|D_iw[21], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[4] , u0|nios2_gen2_0|cpu|R_dst_regnum[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]~16 , u0|nios2_gen2_0|cpu|E_src1[11]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18 , u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11] , u0|nios2_gen2_0|cpu|E_src1[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~20 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9] , u0|nios2_gen2_0|cpu|F_pc[9], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~21 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~22 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10] , u0|nios2_gen2_0|cpu|F_pc[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 , u0|mm_interconnect_0|cmd_mux_003|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~1 , u0|mm_interconnect_0|cmd_mux_003|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|write~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|write~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|write~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|write~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|write , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|write, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~86 , u0|nios2_gen2_0|cpu|F_iw[30]~86, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~87 , u0|nios2_gen2_0|cpu|F_iw[30]~87, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~88 , u0|nios2_gen2_0|cpu|F_iw[30]~88, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30] , u0|nios2_gen2_0|cpu|D_iw[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]~1 , u0|nios2_gen2_0|cpu|E_src1[26]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26] , u0|nios2_gen2_0|cpu|E_src1[26], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26]~1 , u0|nios2_gen2_0|cpu|W_alu_result[26]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26] , u0|nios2_gen2_0|cpu|W_alu_result[26], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal18~0 , u0|mm_interconnect_0|router|Equal18~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal18~2 , u0|mm_interconnect_0|router|Equal18~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal18~1 , u0|mm_interconnect_0|router|Equal18~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal18~3 , u0|mm_interconnect_0|router|Equal18~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 , u0|mm_interconnect_0|cmd_mux_003|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1 , u0|mm_interconnect_0|cmd_mux_003|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~100 , u0|nios2_gen2_0|cpu|F_iw[19]~100, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~101 , u0|nios2_gen2_0|cpu|F_iw[19]~101, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19] , u0|nios2_gen2_0|cpu|D_iw[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[2] , u0|nios2_gen2_0|cpu|R_dst_regnum[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]~21 , u0|nios2_gen2_0|cpu|E_src1[6]~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6] , u0|nios2_gen2_0|cpu|E_src1[6], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6]~21 , u0|nios2_gen2_0|cpu|W_alu_result[6]~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6] , u0|nios2_gen2_0|cpu|W_alu_result[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_valid~0 , u0|mm_interconnect_0|cmd_mux_009|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1 , u0|mm_interconnect_0|cmd_mux_009|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|keycode|always0~0 , u0|keycode|always0~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_009|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_009|src1_valid~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~48 , u0|nios2_gen2_0|cpu|F_iw[5]~48, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~47 , u0|nios2_gen2_0|cpu|F_iw[5]~47, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~49 , u0|nios2_gen2_0|cpu|F_iw[5]~49, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~50 , u0|nios2_gen2_0|cpu|F_iw[5]~50, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~52 , u0|nios2_gen2_0|cpu|F_iw[5]~52, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~51 , u0|nios2_gen2_0|cpu|F_iw[5]~51, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~53 , u0|nios2_gen2_0|cpu|F_iw[5]~53, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5] , u0|nios2_gen2_0|cpu|D_iw[5], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[1] , u0|nios2_gen2_0|cpu|R_dst_regnum[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[8]~15 , u0|nios2_gen2_0|cpu|R_src2_lo[8]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8] , u0|nios2_gen2_0|cpu|E_src2[8], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~39 , u0|nios2_gen2_0|cpu|Add1~39, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~26 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6] , u0|nios2_gen2_0|cpu|F_pc[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~10 , u0|mm_interconnect_0|router_001|src_channel[5]~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~7 , u0|mm_interconnect_0|router_001|src_channel[5]~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~9 , u0|mm_interconnect_0|router_001|src_channel[5]~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~4 , u0|mm_interconnect_0|router_001|src_channel[5]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~6 , u0|mm_interconnect_0|router_001|src_channel[5]~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~9 , u0|mm_interconnect_0|router_001|always1~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal17~1 , u0|mm_interconnect_0|router_001|Equal17~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~5 , u0|mm_interconnect_0|router_001|src_channel[5]~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~8 , u0|mm_interconnect_0|router_001|src_channel[5]~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~2 , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_valid , u0|mm_interconnect_0|crosser_001|clock_xer|out_valid, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[67] , u0|mm_interconnect_0|cmd_mux_006|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[106], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[106], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[106] , u0|mm_interconnect_0|cmd_mux_006|src_data[106], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~5 , u0|nios2_gen2_0|cpu|F_iw[1]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~6 , u0|nios2_gen2_0|cpu|F_iw[1]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~7 , u0|nios2_gen2_0|cpu|F_iw[1]~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 , u0|mm_interconnect_0|rsp_mux_001|src_payload~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 , u0|mm_interconnect_0|rsp_mux_001|src_payload~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~11 , u0|nios2_gen2_0|cpu|F_iw[1]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~9 , u0|nios2_gen2_0|cpu|F_iw[1]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~10 , u0|nios2_gen2_0|cpu|F_iw[1]~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~8 , u0|nios2_gen2_0|cpu|F_iw[1]~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~12 , u0|nios2_gen2_0|cpu|F_iw[1]~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~13 , u0|nios2_gen2_0|cpu|F_iw[1]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1] , u0|nios2_gen2_0|cpu|D_iw[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~2 , u0|nios2_gen2_0|cpu|D_ctrl_ld~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~3 , u0|nios2_gen2_0|cpu|D_ctrl_ld~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld , u0|nios2_gen2_0|cpu|R_ctrl_ld, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt , u0|nios2_gen2_0|cpu|d_read_nxt, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read , u0|nios2_gen2_0|cpu|d_read, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_data[67] , u0|mm_interconnect_0|cmd_mux_020|src_data[67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|Add0~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|Add0~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|update_grant~0 , u0|mm_interconnect_0|cmd_mux_020|update_grant~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|update_grant~1 , u0|mm_interconnect_0|cmd_mux_020|update_grant~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src19_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src19_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_020|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_020|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_020|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~3 , u0|mm_interconnect_0|router_001|Equal3~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~26 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~26, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~24 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~24, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~25 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~25, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal14~2 , u0|mm_interconnect_0|router_001|Equal14~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~27 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~27, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~28 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~28, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~29 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~29, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~35 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~35, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~36 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~36, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~30 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~30, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~31 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~31, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~32 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~32, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~33 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~33, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~34 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~34, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[67] , u0|mm_interconnect_0|cmd_mux|src_data[67], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~2 , u0|jtag_uart_0|fifo_rd~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|read_0 , u0|jtag_uart_0|read_0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~81 , u0|nios2_gen2_0|cpu|F_iw[17]~81, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~82 , u0|nios2_gen2_0|cpu|F_iw[17]~82, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~83 , u0|nios2_gen2_0|cpu|F_iw[17]~83, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17] , u0|nios2_gen2_0|cpu|D_iw[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~4 , u0|nios2_gen2_0|cpu|D_dst_regnum[0]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[0] , u0|nios2_gen2_0|cpu|R_dst_regnum[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1] , u0|nios2_gen2_0|cpu|d_writedata[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0 , u0|mm_interconnect_0|cmd_mux|src_payload~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~7, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~13, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~12, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~8, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~9, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~5, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~6, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift~3, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read2 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read_req , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|read_req, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rst2 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rst2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|r_ena1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|r_val~0 , u0|jtag_uart_0|r_val~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0 , u0|jtag_uart_0|fifo_wr~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|fifo_wr , u0|jtag_uart_0|fifo_wr, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~69 , u0|nios2_gen2_0|cpu|F_iw[16]~69, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~70 , u0|nios2_gen2_0|cpu|F_iw[16]~70, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~71 , u0|nios2_gen2_0|cpu|F_iw[16]~71, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16] , u0|nios2_gen2_0|cpu|D_iw[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~7 , u0|nios2_gen2_0|cpu|Equal62~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~1 , u0|nios2_gen2_0|cpu|E_stall~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~2 , u0|nios2_gen2_0|cpu|E_stall~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~3 , u0|nios2_gen2_0|cpu|E_stall~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~0 , u0|nios2_gen2_0|cpu|E_stall~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~4 , u0|nios2_gen2_0|cpu|E_stall~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~0 , u0|nios2_gen2_0|cpu|W_valid~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid , u0|nios2_gen2_0|cpu|W_valid, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1] , u0|nios2_gen2_0|cpu|F_pc[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_data[39] , u0|mm_interconnect_0|cmd_mux_020|src_data[39], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[13] , u0|spi_0|spi_slave_select_holding_reg[13], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13]~feeder , u0|spi_0|spi_slave_select_reg[13]~feeder, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13] , u0|spi_0|spi_slave_select_reg[13], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[13]~20 , u0|spi_0|p1_data_to_cpu[13]~20, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[13] , u0|spi_0|data_to_cpu[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~66 , u0|nios2_gen2_0|cpu|F_iw[13]~66, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~64 , u0|nios2_gen2_0|cpu|F_iw[13]~64, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 , u0|mm_interconnect_0|rsp_mux_001|src_payload~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~65 , u0|nios2_gen2_0|cpu|F_iw[13]~65, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~67 , u0|nios2_gen2_0|cpu|F_iw[13]~67, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~68 , u0|nios2_gen2_0|cpu|F_iw[13]~68, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13] , u0|nios2_gen2_0|cpu|D_iw[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~0 , u0|nios2_gen2_0|cpu|D_ctrl_exception~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~1 , u0|nios2_gen2_0|cpu|D_ctrl_exception~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~2 , u0|nios2_gen2_0|cpu|D_ctrl_exception~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~13 , u0|nios2_gen2_0|cpu|D_ctrl_exception~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_exception , u0|nios2_gen2_0|cpu|R_ctrl_exception, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~27 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4] , u0|nios2_gen2_0|cpu|F_pc[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~2 , u0|mm_interconnect_0|router_001|Equal3~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src8_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src8_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|keycode|Equal0~0 , u0|keycode|Equal0~0, HexaQuiz, 1
instance = comp, \u0|keycode|data_out[2] , u0|keycode|data_out[2], HexaQuiz, 1
instance = comp, \u0|keycode|readdata[2] , u0|keycode|readdata[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~16, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~17, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~18 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~18, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~19 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~19, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~20 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~20, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~21 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~21, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[2]~14 , u0|nios2_gen2_0|cpu|F_iw[2]~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2] , u0|nios2_gen2_0|cpu|D_iw[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem32~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data , u0|nios2_gen2_0|cpu|av_ld_aligning_data, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~1 , u0|nios2_gen2_0|cpu|av_ld_rshift8~1, HexaQuiz, 1
instance = comp, \u0|sdram_pll|sd1|pll7 , u0|sdram_pll|sd1|pll7, HexaQuiz, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync~feeder , u0|sdram_pll|sd1|pll_lock_sync~feeder, HexaQuiz, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync , u0|sdram_pll|sd1|pll_lock_sync, HexaQuiz, 1
instance = comp, \u0|sdram_pll|sd1|locked , u0|sdram_pll|sd1|locked, HexaQuiz, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0], HexaQuiz, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder , u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0], HexaQuiz, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0], HexaQuiz, 1
instance = comp, \u0|sdram_pll|readdata[0]~1 , u0|sdram_pll|readdata[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~3 , u0|mm_interconnect_0|rsp_mux|src_data[0]~3, HexaQuiz, 1
instance = comp, \u0|sw_pio|read_mux_out[0] , u0|sw_pio|read_mux_out[0], HexaQuiz, 1
instance = comp, \u0|sw_pio|readdata[0] , u0|sw_pio|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|sw_pio_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|usb_rst|Equal0~0 , u0|usb_rst|Equal0~0, HexaQuiz, 1
instance = comp, \u0|usb_rst|always0~1 , u0|usb_rst|always0~1, HexaQuiz, 1
instance = comp, \u0|usb_rst|data_out~0 , u0|usb_rst|data_out~0, HexaQuiz, 1
instance = comp, \u0|usb_rst|data_out , u0|usb_rst|data_out, HexaQuiz, 1
instance = comp, \u0|usb_rst|readdata[0] , u0|usb_rst|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux|src_data[0]~8, HexaQuiz, 1
instance = comp, \u0|fsm_state|read_mux_out[0] , u0|fsm_state|read_mux_out[0], HexaQuiz, 1
instance = comp, \u0|fsm_state|readdata[0] , u0|fsm_state|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|fsm_state_s1_translator|av_readdata_pre[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|fsm_state_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|fsm_state_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|rem_time|read_mux_out~0 , u0|rem_time|read_mux_out~0, HexaQuiz, 1
instance = comp, \u0|rem_time|read_mux_out~1 , u0|rem_time|read_mux_out~1, HexaQuiz, 1
instance = comp, \u0|rem_time|readdata[0] , u0|rem_time|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rem_time_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|rem_time_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~9 , u0|mm_interconnect_0|rsp_mux|src_data[0]~9, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[0]~1 , u0|timer_0|read_mux_out[0]~1, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[48] , u0|timer_0|counter_snapshot[48], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[32] , u0|timer_0|counter_snapshot[32], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[0]~4 , u0|timer_0|read_mux_out[0]~4, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[16] , u0|timer_0|counter_snapshot[16], HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[0]~0 , u0|timer_0|counter_snapshot[0]~0, HexaQuiz, 1
instance = comp, \u0|timer_0|counter_snapshot[0] , u0|timer_0|counter_snapshot[0], HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[0]~3 , u0|timer_0|read_mux_out[0]~3, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[0]~5 , u0|timer_0|read_mux_out[0]~5, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[0]~2 , u0|timer_0|read_mux_out[0]~2, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[0]~0 , u0|timer_0|read_mux_out[0]~0, HexaQuiz, 1
instance = comp, \u0|timer_0|read_mux_out[0] , u0|timer_0|read_mux_out[0], HexaQuiz, 1
instance = comp, \u0|timer_0|readdata[0] , u0|timer_0|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|key|read_mux_out[0] , u0|key|read_mux_out[0], HexaQuiz, 1
instance = comp, \u0|key|readdata[0] , u0|key|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux|src_data[0]~6, HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|data_out[0] , u0|hex_digits_pio|data_out[0], HexaQuiz, 1
instance = comp, \u0|hex_digits_pio|readdata[0] , u0|hex_digits_pio|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[0]~feeder , u0|leds_pio|data_out[0]~feeder, HexaQuiz, 1
instance = comp, \u0|leds_pio|data_out[0] , u0|leds_pio|data_out[0], HexaQuiz, 1
instance = comp, \u0|leds_pio|readdata[0] , u0|leds_pio|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux|src_data[0]~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~10 , u0|mm_interconnect_0|rsp_mux|src_data[0]~10, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|ien_AF , u0|jtag_uart_0|ien_AF, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_readdata[0]~1 , u0|jtag_uart_0|av_readdata[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~2 , u0|mm_interconnect_0|rsp_mux|src_data[0]~2, HexaQuiz, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, HexaQuiz, 1
instance = comp, \u0|usb_irq|read_mux_out~0 , u0|usb_irq|read_mux_out~0, HexaQuiz, 1
instance = comp, \u0|usb_irq|read_mux_out~1 , u0|usb_irq|read_mux_out~1, HexaQuiz, 1
instance = comp, \u0|usb_irq|readdata[0] , u0|usb_irq|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|keycode|data_out[0]~feeder , u0|keycode|data_out[0]~feeder, HexaQuiz, 1
instance = comp, \u0|keycode|data_out[0] , u0|keycode|data_out[0], HexaQuiz, 1
instance = comp, \u0|keycode|readdata[0] , u0|keycode|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~4 , u0|mm_interconnect_0|rsp_mux|src_data[0]~4, HexaQuiz, 1
instance = comp, \u0|accumulate|read_mux_out~2 , u0|accumulate|read_mux_out~2, HexaQuiz, 1
instance = comp, \u0|accumulate|read_mux_out~3 , u0|accumulate|read_mux_out~3, HexaQuiz, 1
instance = comp, \u0|accumulate|readdata[0] , u0|accumulate|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|accumulate_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|accumulate_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0 , u0|mm_interconnect_0|rsp_mux|src_payload~0, HexaQuiz, 1
instance = comp, \u0|reset|read_mux_out~0 , u0|reset|read_mux_out~0, HexaQuiz, 1
instance = comp, \u0|reset|read_mux_out~1 , u0|reset|read_mux_out~1, HexaQuiz, 1
instance = comp, \u0|reset|readdata[0] , u0|reset|readdata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|reset_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|reset_s1_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~5 , u0|mm_interconnect_0|rsp_mux|src_data[0]~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~11 , u0|mm_interconnect_0|rsp_mux|src_data[0]~11, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0]~0 , u0|spi_0|spi_slave_select_holding_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0] , u0|spi_0|spi_slave_select_holding_reg[0], HexaQuiz, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[0] , u0|spi_0|spi_slave_select_reg[0], HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~2 , u0|spi_0|p1_data_to_cpu[0]~2, HexaQuiz, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~3 , u0|spi_0|p1_data_to_cpu[0]~3, HexaQuiz, 1
instance = comp, \u0|spi_0|data_to_cpu[0] , u0|spi_0|data_to_cpu[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette~26 , u0|vga_text_mode_controller_0|palette~26, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[4][0] , u0|vga_text_mode_controller_0|palette[4][0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][0]~feeder , u0|vga_text_mode_controller_0|palette[6][0]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[6][0] , u0|vga_text_mode_controller_0|palette[6][0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~34 , u0|vga_text_mode_controller_0|AVL_READDATA~34, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[5][0] , u0|vga_text_mode_controller_0|palette[5][0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[7][0] , u0|vga_text_mode_controller_0|palette[7][0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~35 , u0|vga_text_mode_controller_0|AVL_READDATA~35, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[2][0] , u0|vga_text_mode_controller_0|palette[2][0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[3][0] , u0|vga_text_mode_controller_0|palette[3][0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[0][0] , u0|vga_text_mode_controller_0|palette[0][0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|palette[1][0] , u0|vga_text_mode_controller_0|palette[1][0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~32 , u0|vga_text_mode_controller_0|AVL_READDATA~32, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA~33 , u0|vga_text_mode_controller_0|AVL_READDATA~33, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[0]~0 , u0|vga_text_mode_controller_0|AVL_READDATA[0]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|AVL_READDATA[0] , u0|vga_text_mode_controller_0|AVL_READDATA[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avl_mm_slave_translator|av_readdata_pre[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux|src_data[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~1 , u0|mm_interconnect_0|rsp_mux|src_data[0]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~0 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal133~0 , u0|nios2_gen2_0|cpu|Equal133~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg , u0|nios2_gen2_0|cpu|W_estatus_reg, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~1 , u0|nios2_gen2_0|cpu|Equal132~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal134~0 , u0|nios2_gen2_0|cpu|Equal134~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg , u0|nios2_gen2_0|cpu|W_bstatus_reg, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_eret , u0|nios2_gen2_0|cpu|D_op_eret, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie , u0|nios2_gen2_0|cpu|W_status_reg_pie, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[0] , u0|nios2_gen2_0|cpu|W_control_rd_data[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]~24 , u0|nios2_gen2_0|cpu|E_src1[2]~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2] , u0|nios2_gen2_0|cpu|E_src1[2], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~29 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~29, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0] , u0|nios2_gen2_0|cpu|F_pc[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38] , u0|mm_interconnect_0|cmd_mux_003|src_data[38], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~56, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~57, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~41, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~42, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~60, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~61, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~45, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~50, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~51, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~52, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~53, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~54, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~55, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 , u0|mm_interconnect_0|cmd_mux_003|src_payload~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~68, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~69, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~70, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~71, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~64, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~65, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~31, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~32, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~43, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~44, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~58, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~59, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0 , u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending , u0|nios2_gen2_0|cpu|hbreak_pending, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0 , u0|nios2_gen2_0|cpu|hbreak_req~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~57 , u0|nios2_gen2_0|cpu|F_iw[14]~57, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~54 , u0|nios2_gen2_0|cpu|F_iw[14]~54, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~55 , u0|nios2_gen2_0|cpu|F_iw[14]~55, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~56 , u0|nios2_gen2_0|cpu|F_iw[14]~56, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~58 , u0|nios2_gen2_0|cpu|F_iw[14]~58, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~106 , u0|nios2_gen2_0|cpu|F_iw[14]~106, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14] , u0|nios2_gen2_0|cpu|D_iw[14], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_cmpge~0 , u0|nios2_gen2_0|cpu|D_op_cmpge~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub~0 , u0|nios2_gen2_0|cpu|E_alu_sub~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub , u0|nios2_gen2_0|cpu|E_alu_sub, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~38 , u0|nios2_gen2_0|cpu|Add1~38, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9]~18 , u0|nios2_gen2_0|cpu|W_alu_result[9]~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9] , u0|nios2_gen2_0|cpu|W_alu_result[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[45] , u0|mm_interconnect_0|cmd_mux_003|src_data[45], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[7] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|address[7], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~16 , u0|nios2_gen2_0|cpu|F_iw[3]~16, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~19 , u0|nios2_gen2_0|cpu|F_iw[3]~19, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~18 , u0|nios2_gen2_0|cpu|F_iw[3]~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~20 , u0|nios2_gen2_0|cpu|F_iw[3]~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~17 , u0|nios2_gen2_0|cpu|F_iw[3]~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~15 , u0|nios2_gen2_0|cpu|F_iw[3]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~21 , u0|nios2_gen2_0|cpu|F_iw[3]~21, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3] , u0|nios2_gen2_0|cpu|D_iw[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_st~0 , u0|nios2_gen2_0|cpu|D_ctrl_st~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_st , u0|nios2_gen2_0|cpu|R_ctrl_st, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall , u0|nios2_gen2_0|cpu|E_st_stall, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write , u0|nios2_gen2_0|cpu|d_write, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0 , u0|jtag_uart_0|av_waitrequest~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest , u0|jtag_uart_0|av_waitrequest, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0 , u0|jtag_uart_0|fifo_rd~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1 , u0|jtag_uart_0|fifo_rd~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|t_dav , u0|jtag_uart_0|t_dav, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write1~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write2 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|always2~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|always2~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0 , u0|jtag_uart_0|pause_irq~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|pause_irq , u0|jtag_uart_0|pause_irq, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|Add0~0 , u0|jtag_uart_0|Add0~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|Add0~2 , u0|jtag_uart_0|Add0~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|Add0~4 , u0|jtag_uart_0|Add0~4, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|Add0~6 , u0|jtag_uart_0|Add0~6, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|Add0~8 , u0|jtag_uart_0|Add0~8, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1 , u0|jtag_uart_0|LessThan1~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|Add0~10 , u0|jtag_uart_0|Add0~10, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|Add0~12 , u0|jtag_uart_0|Add0~12, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0 , u0|jtag_uart_0|LessThan1~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|LessThan1~2 , u0|jtag_uart_0|LessThan1~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|fifo_AF , u0|jtag_uart_0|fifo_AF, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0 , u0|jtag_uart_0|av_readdata[8]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[1] , u0|nios2_gen2_0|cpu|W_ipending_reg[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14]~0 , u0|nios2_gen2_0|cpu|D_iw[14]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~45 , u0|nios2_gen2_0|cpu|F_iw[20]~45, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~41 , u0|nios2_gen2_0|cpu|F_iw[11]~41, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~43 , u0|nios2_gen2_0|cpu|F_iw[11]~43, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~44 , u0|nios2_gen2_0|cpu|F_iw[11]~44, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~42 , u0|nios2_gen2_0|cpu|F_iw[11]~42, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~46 , u0|nios2_gen2_0|cpu|F_iw[11]~46, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11] , u0|nios2_gen2_0|cpu|D_iw[11], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~9 , u0|nios2_gen2_0|cpu|Equal62~9, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~0 , u0|nios2_gen2_0|cpu|hbreak_enabled~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled , u0|nios2_gen2_0|cpu|hbreak_enabled, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr~20, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[0], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[1], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[2], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[3]~feeder , u0|rst_controller_001|r_sync_rst_chain[3]~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[3] , u0|rst_controller_001|r_sync_rst_chain[3], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~1 , u0|rst_controller_001|r_sync_rst_chain~1, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[2] , u0|rst_controller_001|r_sync_rst_chain[2], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~0 , u0|rst_controller_001|r_sync_rst_chain~0, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[1] , u0|rst_controller_001|r_sync_rst_chain[1], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[3], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4], HexaQuiz, 1
instance = comp, \u0|rst_controller_001|WideOr0~0 , u0|rst_controller_001|WideOr0~0, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|r_sync_rst , u0|rst_controller_001|r_sync_rst, HexaQuiz, 1
instance = comp, \u0|rst_controller_001|r_sync_rst~clkctrl , u0|rst_controller_001|r_sync_rst~clkctrl, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rst1 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|rst1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src1_valid~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~60 , u0|nios2_gen2_0|cpu|F_iw[15]~60, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~59 , u0|nios2_gen2_0|cpu|F_iw[15]~59, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~61 , u0|nios2_gen2_0|cpu|F_iw[15]~61, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~62 , u0|nios2_gen2_0|cpu|F_iw[15]~62, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~63 , u0|nios2_gen2_0|cpu|F_iw[15]~63, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15] , u0|nios2_gen2_0|cpu|D_iw[15], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_break~0 , u0|nios2_gen2_0|cpu|D_ctrl_break~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_break , u0|nios2_gen2_0|cpu|R_ctrl_break, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~2 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~4 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2] , u0|nios2_gen2_0|cpu|F_pc[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src14_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src14_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|WideOr1 , u0|mm_interconnect_0|cmd_mux_015|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~4 , u0|mm_interconnect_0|router|Equal8~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~6 , u0|mm_interconnect_0|cmd_demux|sink_ready~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~15 , u0|mm_interconnect_0|cmd_demux|sink_ready~15, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~12 , u0|mm_interconnect_0|cmd_demux|sink_ready~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~14 , u0|mm_interconnect_0|cmd_demux|sink_ready~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~13 , u0|mm_interconnect_0|cmd_demux|sink_ready~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~10 , u0|mm_interconnect_0|cmd_demux|WideOr0~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~8 , u0|mm_interconnect_0|cmd_demux|WideOr0~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~7 , u0|mm_interconnect_0|cmd_demux|WideOr0~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~9 , u0|mm_interconnect_0|cmd_demux|WideOr0~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~11 , u0|mm_interconnect_0|cmd_demux|sink_ready~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~11 , u0|mm_interconnect_0|cmd_demux|WideOr0~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~12 , u0|mm_interconnect_0|cmd_demux|WideOr0~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~10 , u0|mm_interconnect_0|cmd_demux|sink_ready~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~9 , u0|mm_interconnect_0|cmd_demux|sink_ready~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~6 , u0|mm_interconnect_0|cmd_demux|WideOr0~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~7 , u0|mm_interconnect_0|cmd_demux|sink_ready~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4 , u0|mm_interconnect_0|cmd_demux|WideOr0~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal10~0 , u0|mm_interconnect_0|router|Equal10~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~8 , u0|mm_interconnect_0|cmd_demux|sink_ready~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5 , u0|mm_interconnect_0|cmd_demux|WideOr0~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~13 , u0|mm_interconnect_0|cmd_demux|WideOr0~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4 , u0|mm_interconnect_0|cmd_demux|sink_ready~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1 , u0|mm_interconnect_0|cmd_demux|WideOr0~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|always1~9 , u0|mm_interconnect_0|router|always1~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3 , u0|mm_interconnect_0|cmd_demux|sink_ready~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2 , u0|mm_interconnect_0|cmd_demux|WideOr0~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~5 , u0|mm_interconnect_0|cmd_demux|sink_ready~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3 , u0|mm_interconnect_0|cmd_demux|WideOr0~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|src_valid~0 , u0|mm_interconnect_0|cmd_mux_020|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_020|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_020|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_020|WideOr1 , u0|mm_interconnect_0|cmd_mux_020|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_020|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_020|src1_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~27 , u0|nios2_gen2_0|cpu|F_iw[4]~27, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~22 , u0|nios2_gen2_0|cpu|F_iw[4]~22, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~23 , u0|nios2_gen2_0|cpu|F_iw[4]~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~24 , u0|nios2_gen2_0|cpu|F_iw[4]~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~25 , u0|nios2_gen2_0|cpu|F_iw[4]~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~26 , u0|nios2_gen2_0|cpu|F_iw[4]~26, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~28 , u0|nios2_gen2_0|cpu|F_iw[4]~28, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4] , u0|nios2_gen2_0|cpu|D_iw[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~3 , u0|nios2_gen2_0|cpu|Equal0~3, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op[1]~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[1] , u0|nios2_gen2_0|cpu|R_logic_op[1], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[12]~18 , u0|nios2_gen2_0|cpu|E_logic_result[12]~18, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12]~15 , u0|nios2_gen2_0|cpu|W_alu_result[12]~15, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12] , u0|nios2_gen2_0|cpu|W_alu_result[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~0 , u0|mm_interconnect_0|router|Equal3~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~0 , u0|mm_interconnect_0|router|Equal13~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|router|Equal13~1 , u0|mm_interconnect_0|router|Equal13~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~0 , u0|mm_interconnect_0|cmd_mux_004|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 , u0|mm_interconnect_0|rsp_mux_001|src_payload~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~4 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 , u0|mm_interconnect_0|rsp_mux_001|src_payload~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 , u0|mm_interconnect_0|rsp_mux_001|src_payload~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 , u0|mm_interconnect_0|rsp_mux_001|src_payload~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~5 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~2 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~3 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 , u0|mm_interconnect_0|rsp_mux_001|src_payload~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 , u0|mm_interconnect_0|rsp_mux_001|src_payload~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~0 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_valid~0 , u0|nios2_gen2_0|cpu|F_valid~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid , u0|nios2_gen2_0|cpu|D_valid, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid~feeder , u0|nios2_gen2_0|cpu|R_valid~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid , u0|nios2_gen2_0|cpu|R_valid, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~0 , u0|nios2_gen2_0|cpu|E_valid_from_R~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R , u0|nios2_gen2_0|cpu|E_valid_from_R, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~12 , u0|nios2_gen2_0|cpu|R_src1~12, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]~25 , u0|nios2_gen2_0|cpu|E_src1[3]~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3] , u0|nios2_gen2_0|cpu|E_src1[3], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3]~25 , u0|nios2_gen2_0|cpu|W_alu_result[3]~25, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3] , u0|nios2_gen2_0|cpu|W_alu_result[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_valid~0 , u0|mm_interconnect_0|cmd_mux|src_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0] , u0|mm_interconnect_0|cmd_mux|saved_grant[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1 , u0|mm_interconnect_0|cmd_mux|WideOr1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0 , u0|mm_interconnect_0|rsp_demux|src1_valid~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~12 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~13 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~11 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~14 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[0]~4 , u0|nios2_gen2_0|cpu|F_iw[0]~4, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0] , u0|nios2_gen2_0|cpu|D_iw[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~6 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~6, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~17 , u0|nios2_gen2_0|cpu|Equal0~17, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~2, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_wr_dst_reg , u0|nios2_gen2_0|cpu|R_wr_dst_reg, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wren , u0|nios2_gen2_0|cpu|W_rf_wren, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder , u0|nios2_gen2_0|cpu|d_writedata[0]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0] , u0|nios2_gen2_0|cpu|d_writedata[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 , u0|mm_interconnect_0|cmd_mux_003|src_payload~1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|writedata[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , u0|nios2_gen2_0|cpu|the_final_soc_nios2_gen2_0_cpu_nios2_oci|the_final_soc_nios2_gen2_0_cpu_debug_slave_wrapper|the_final_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, HexaQuiz, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~3, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart_0|final_soc_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, HexaQuiz, 1
instance = comp, \u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_final_soc_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~22 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~22, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~24 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~24, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~25 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~25, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~52 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~52, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~23 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~23, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[12]~72 , u0|nios2_gen2_0|cpu|F_iw[12]~72, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12] , u0|nios2_gen2_0|cpu|D_iw[12], HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~8 , u0|nios2_gen2_0|cpu|Equal0~8, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic , u0|nios2_gen2_0|cpu|D_ctrl_logic, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_logic , u0|nios2_gen2_0|cpu|R_ctrl_logic, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2]~24 , u0|nios2_gen2_0|cpu|W_alu_result[2]~24, HexaQuiz, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2] , u0|nios2_gen2_0|cpu|W_alu_result[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[38] , u0|mm_interconnect_0|cmd_mux_004|src_data[38], HexaQuiz, 1
instance = comp, \u0|sdram_pll|w_reset~0 , u0|sdram_pll|w_reset~0, HexaQuiz, 1
instance = comp, \u0|sdram_pll|w_reset~1 , u0|sdram_pll|w_reset~1, HexaQuiz, 1
instance = comp, \u0|sdram_pll|w_reset~2 , u0|sdram_pll|w_reset~2, HexaQuiz, 1
instance = comp, \u0|sdram_pll|prev_reset , u0|sdram_pll|prev_reset, HexaQuiz, 1
instance = comp, \u0|sdram_pll|prev_reset~clkctrl , u0|sdram_pll|prev_reset~clkctrl, HexaQuiz, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~0 , u0|mm_interconnect_0|cmd_mux_006|src_payload~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~28 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~28, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[0]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[0]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[0] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[0], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[0] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[0], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[0]~28 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[0]~28, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[1]~0 , u0|sdram|m_data[1]~0, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[0]~_Duplicate_1 , u0|sdram|m_data[0]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[0] , u0|sdram|active_data[0], HexaQuiz, 1
instance = comp, \u0|sdram|Selector116~0 , u0|sdram|Selector116~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector116~1 , u0|sdram|Selector116~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[0] , u0|sdram|m_data[0], HexaQuiz, 1
instance = comp, \u0|sdram|oe , u0|sdram|oe, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~1 , u0|mm_interconnect_0|cmd_mux_006|src_payload~1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~29 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~29, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[1]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[1]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[1] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[1], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[1] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[1], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[1]~29 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[1]~29, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[1]~_Duplicate_1 , u0|sdram|m_data[1]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[1] , u0|sdram|active_data[1], HexaQuiz, 1
instance = comp, \u0|sdram|Selector115~0 , u0|sdram|Selector115~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector115~1 , u0|sdram|Selector115~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[1] , u0|sdram|m_data[1], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_1 , u0|sdram|oe~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~2 , u0|mm_interconnect_0|cmd_mux_006|src_payload~2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~30 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~30, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[2]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[2]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[2] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[2], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[2] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[2], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[2]~30 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[2]~30, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[2] , u0|sdram|active_data[2], HexaQuiz, 1
instance = comp, \u0|sdram|m_data[2]~_Duplicate_1 , u0|sdram|m_data[2]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector114~0 , u0|sdram|Selector114~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector114~1 , u0|sdram|Selector114~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[2] , u0|sdram|m_data[2], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_2 , u0|sdram|oe~_Duplicate_2, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~3 , u0|mm_interconnect_0|cmd_mux_006|src_payload~3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~31 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~31, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[3] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[3], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[3] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[3], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[3]~31 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[3]~31, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[3]~_Duplicate_1 , u0|sdram|m_data[3]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[3] , u0|sdram|active_data[3], HexaQuiz, 1
instance = comp, \u0|sdram|Selector113~0 , u0|sdram|Selector113~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector113~1 , u0|sdram|Selector113~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[3] , u0|sdram|m_data[3], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_3 , u0|sdram|oe~_Duplicate_3, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~4 , u0|mm_interconnect_0|cmd_mux_006|src_payload~4, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~32 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~32, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[4] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[4], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[4]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[4]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[4] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[4], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[4]~32 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[4]~32, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[4]~_Duplicate_1 , u0|sdram|m_data[4]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[4] , u0|sdram|active_data[4], HexaQuiz, 1
instance = comp, \u0|sdram|Selector112~0 , u0|sdram|Selector112~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector112~1 , u0|sdram|Selector112~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[4] , u0|sdram|m_data[4], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_4 , u0|sdram|oe~_Duplicate_4, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[5]~_Duplicate_1 , u0|sdram|m_data[5]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~5 , u0|mm_interconnect_0|cmd_mux_006|src_payload~5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~33 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~33, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[5] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[5], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[5]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[5]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[5] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[5], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[5]~33 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[5]~33, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[5] , u0|sdram|active_data[5], HexaQuiz, 1
instance = comp, \u0|sdram|Selector111~0 , u0|sdram|Selector111~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector111~1 , u0|sdram|Selector111~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[5] , u0|sdram|m_data[5], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_5 , u0|sdram|oe~_Duplicate_5, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~6 , u0|mm_interconnect_0|cmd_mux_006|src_payload~6, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~34 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~34, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[6] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[6], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[6]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[6]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[6] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[6], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[6]~34 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[6]~34, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[6]~_Duplicate_1 , u0|sdram|m_data[6]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[6] , u0|sdram|active_data[6], HexaQuiz, 1
instance = comp, \u0|sdram|Selector110~0 , u0|sdram|Selector110~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector110~1 , u0|sdram|Selector110~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[6] , u0|sdram|m_data[6], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_6 , u0|sdram|oe~_Duplicate_6, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[7]~_Duplicate_1 , u0|sdram|m_data[7]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~7 , u0|mm_interconnect_0|cmd_mux_006|src_payload~7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~35 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~35, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[7] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[7], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[7] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[7], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[7]~35 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[7]~35, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[7] , u0|sdram|active_data[7], HexaQuiz, 1
instance = comp, \u0|sdram|Selector109~0 , u0|sdram|Selector109~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector109~1 , u0|sdram|Selector109~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[7] , u0|sdram|m_data[7], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_7 , u0|sdram|oe~_Duplicate_7, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~8 , u0|mm_interconnect_0|cmd_mux_006|src_payload~8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~36 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~36, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[8] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[8], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[8] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[8], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[8]~36 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[8]~36, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[8] , u0|sdram|active_data[8], HexaQuiz, 1
instance = comp, \u0|sdram|m_data[8]~_Duplicate_1 , u0|sdram|m_data[8]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector108~0 , u0|sdram|Selector108~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector108~1 , u0|sdram|Selector108~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[8] , u0|sdram|m_data[8], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_8 , u0|sdram|oe~_Duplicate_8, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~9 , u0|mm_interconnect_0|cmd_mux_006|src_payload~9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~37 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~37, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[9] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[9], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[9]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[9]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[9] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[9], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[9]~37 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[9]~37, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[9] , u0|sdram|active_data[9], HexaQuiz, 1
instance = comp, \u0|sdram|m_data[9]~_Duplicate_1 , u0|sdram|m_data[9]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector107~0 , u0|sdram|Selector107~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector107~1 , u0|sdram|Selector107~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[9] , u0|sdram|m_data[9], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_9 , u0|sdram|oe~_Duplicate_9, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~10 , u0|mm_interconnect_0|cmd_mux_006|src_payload~10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~38 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~38, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[10] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[10], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[10]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[10]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[10] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[10], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[10]~38 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[10]~38, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[10] , u0|sdram|active_data[10], HexaQuiz, 1
instance = comp, \u0|sdram|m_data[10]~_Duplicate_1 , u0|sdram|m_data[10]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector106~0 , u0|sdram|Selector106~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector106~1 , u0|sdram|Selector106~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[10] , u0|sdram|m_data[10], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_10 , u0|sdram|oe~_Duplicate_10, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~11 , u0|mm_interconnect_0|cmd_mux_006|src_payload~11, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~39 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~39, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[11]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[11]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[11] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[11], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[11] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[11], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[11]~39 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[11]~39, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[11] , u0|sdram|active_data[11], HexaQuiz, 1
instance = comp, \u0|sdram|m_data[11]~_Duplicate_1 , u0|sdram|m_data[11]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector105~0 , u0|sdram|Selector105~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector105~1 , u0|sdram|Selector105~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[11] , u0|sdram|m_data[11], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_11 , u0|sdram|oe~_Duplicate_11, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[12]~_Duplicate_1 , u0|sdram|m_data[12]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~12 , u0|mm_interconnect_0|cmd_mux_006|src_payload~12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~40 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~40, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[12]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[12]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[12] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[12], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[12] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[12], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[12]~40 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[12]~40, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[12] , u0|sdram|active_data[12], HexaQuiz, 1
instance = comp, \u0|sdram|Selector104~0 , u0|sdram|Selector104~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector104~1 , u0|sdram|Selector104~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[12] , u0|sdram|m_data[12], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_12 , u0|sdram|oe~_Duplicate_12, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~13 , u0|mm_interconnect_0|cmd_mux_006|src_payload~13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~41 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~41, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[13] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[13], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[13]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[13]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[13] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[13], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[13]~41 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[13]~41, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[13] , u0|sdram|active_data[13], HexaQuiz, 1
instance = comp, \u0|sdram|m_data[13]~_Duplicate_1 , u0|sdram|m_data[13]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector103~0 , u0|sdram|Selector103~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector103~1 , u0|sdram|Selector103~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[13] , u0|sdram|m_data[13], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_13 , u0|sdram|oe~_Duplicate_13, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~14 , u0|mm_interconnect_0|cmd_mux_006|src_payload~14, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~42 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~42, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[14]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[14]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[14] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[14], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[14] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[14], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[14]~42 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[14]~42, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[14]~_Duplicate_1 , u0|sdram|m_data[14]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[14] , u0|sdram|active_data[14], HexaQuiz, 1
instance = comp, \u0|sdram|Selector102~0 , u0|sdram|Selector102~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector102~1 , u0|sdram|Selector102~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[14] , u0|sdram|m_data[14], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_14 , u0|sdram|oe~_Duplicate_14, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[15]~_Duplicate_1 , u0|sdram|m_data[15]~_Duplicate_1, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~15 , u0|mm_interconnect_0|cmd_mux_006|src_payload~15, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~43 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~43, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[15] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[15], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[15] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[15], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[15]~43 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[15]~43, HexaQuiz, 1
instance = comp, \u0|sdram|active_data[15] , u0|sdram|active_data[15], HexaQuiz, 1
instance = comp, \u0|sdram|Selector101~0 , u0|sdram|Selector101~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector101~1 , u0|sdram|Selector101~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_data[15] , u0|sdram|m_data[15], HexaQuiz, 1
instance = comp, \u0|sdram|oe~_Duplicate_15 , u0|sdram|oe~_Duplicate_15, HexaQuiz, 1
instance = comp, \u0|spi_0|stateZero , u0|spi_0|stateZero, HexaQuiz, 1
instance = comp, \u0|spi_0|SS_n~0 , u0|spi_0|SS_n~0, HexaQuiz, 1
instance = comp, \hex_driver0|WideOr6~0 , hex_driver0|WideOr6~0, HexaQuiz, 1
instance = comp, \hex_driver0|WideOr5~0 , hex_driver0|WideOr5~0, HexaQuiz, 1
instance = comp, \hex_driver0|WideOr4~0 , hex_driver0|WideOr4~0, HexaQuiz, 1
instance = comp, \hex_driver0|WideOr3~0 , hex_driver0|WideOr3~0, HexaQuiz, 1
instance = comp, \hex_driver0|WideOr2~0 , hex_driver0|WideOr2~0, HexaQuiz, 1
instance = comp, \hex_driver0|WideOr1~0 , hex_driver0|WideOr1~0, HexaQuiz, 1
instance = comp, \hex_driver0|WideOr0~0 , hex_driver0|WideOr0~0, HexaQuiz, 1
instance = comp, \hex_driver1|WideOr6~0 , hex_driver1|WideOr6~0, HexaQuiz, 1
instance = comp, \hex_driver1|WideOr5~0 , hex_driver1|WideOr5~0, HexaQuiz, 1
instance = comp, \hex_driver1|WideOr4~0 , hex_driver1|WideOr4~0, HexaQuiz, 1
instance = comp, \hex_driver1|WideOr3~0 , hex_driver1|WideOr3~0, HexaQuiz, 1
instance = comp, \hex_driver1|WideOr2~0 , hex_driver1|WideOr2~0, HexaQuiz, 1
instance = comp, \hex_driver1|WideOr1~0 , hex_driver1|WideOr1~0, HexaQuiz, 1
instance = comp, \hex_driver1|WideOr0~0 , hex_driver1|WideOr0~0, HexaQuiz, 1
instance = comp, \s0|WideOr2 , s0|WideOr2, HexaQuiz, 1
instance = comp, \s0|WideOr1 , s0|WideOr1, HexaQuiz, 1
instance = comp, \hex_driver4|WideOr6~0 , hex_driver4|WideOr6~0, HexaQuiz, 1
instance = comp, \hex_driver4|WideOr5~0 , hex_driver4|WideOr5~0, HexaQuiz, 1
instance = comp, \s0|WideOr0 , s0|WideOr0, HexaQuiz, 1
instance = comp, \hex_driver4|Decoder0~0 , hex_driver4|Decoder0~0, HexaQuiz, 1
instance = comp, \hex_driver4|Decoder0~1 , hex_driver4|Decoder0~1, HexaQuiz, 1
instance = comp, \hex_driver4|WideOr0~4 , hex_driver4|WideOr0~4, HexaQuiz, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~18 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~18, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[18]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[18]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[18] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[18], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[18] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[18], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[18]~16 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[18]~16, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[0] , u0|sdram|active_addr[0], HexaQuiz, 1
instance = comp, \u0|sdram|i_addr[12] , u0|sdram|i_addr[12], HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[1]~0 , u0|sdram|m_addr[1]~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector98~0 , u0|sdram|Selector98~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector98~1 , u0|sdram|Selector98~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[1]~2 , u0|sdram|m_addr[1]~2, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[0] , u0|sdram|m_addr[0], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[38] , u0|mm_interconnect_0|cmd_mux_006|src_data[38], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~19 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~19, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[19] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[19], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[19] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[19], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[19]~17 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[19]~17, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[1] , u0|sdram|active_addr[1], HexaQuiz, 1
instance = comp, \u0|sdram|Selector97~0 , u0|sdram|Selector97~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector97~1 , u0|sdram|Selector97~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[1] , u0|sdram|m_addr[1], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[39] , u0|mm_interconnect_0|cmd_mux_006|src_data[39], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~20 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~20, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[20] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[20], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[20]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[20]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[20] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[20], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[20]~18 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[20]~18, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[2] , u0|sdram|active_addr[2], HexaQuiz, 1
instance = comp, \u0|sdram|Selector96~0 , u0|sdram|Selector96~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector96~1 , u0|sdram|Selector96~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[2] , u0|sdram|m_addr[2], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[40] , u0|mm_interconnect_0|cmd_mux_006|src_data[40], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~21 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~21, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[21] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[21], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[21] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[21], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[21]~19 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[21]~19, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[3] , u0|sdram|active_addr[3], HexaQuiz, 1
instance = comp, \u0|sdram|Selector95~0 , u0|sdram|Selector95~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector95~1 , u0|sdram|Selector95~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[3] , u0|sdram|m_addr[3], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[41] , u0|mm_interconnect_0|cmd_mux_006|src_data[41], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~22 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~22, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[22]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[22]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[22] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[22], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[22] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[22], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[22]~20 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[22]~20, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[4] , u0|sdram|active_addr[4], HexaQuiz, 1
instance = comp, \u0|sdram|Selector94~0 , u0|sdram|Selector94~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector94~1 , u0|sdram|Selector94~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[4] , u0|sdram|m_addr[4], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[42] , u0|mm_interconnect_0|cmd_mux_006|src_data[42], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~23 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~23, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[23] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[23], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[23]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[23]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[23] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[23], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[23]~21 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[23]~21, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[5] , u0|sdram|active_addr[5], HexaQuiz, 1
instance = comp, \u0|sdram|Selector93~0 , u0|sdram|Selector93~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector93~1 , u0|sdram|Selector93~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[5] , u0|sdram|m_addr[5], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[43] , u0|mm_interconnect_0|cmd_mux_006|src_data[43], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~24 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~24, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[24] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[24], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[24] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[24], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[24]~22 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[24]~22, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[6] , u0|sdram|active_addr[6], HexaQuiz, 1
instance = comp, \u0|sdram|Selector92~0 , u0|sdram|Selector92~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector92~1 , u0|sdram|Selector92~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[6] , u0|sdram|m_addr[6], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[44] , u0|mm_interconnect_0|cmd_mux_006|src_data[44], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~25 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~25, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[25] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[25], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[25] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[25], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[25]~23 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[25]~23, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[7] , u0|sdram|active_addr[7], HexaQuiz, 1
instance = comp, \u0|sdram|Selector91~0 , u0|sdram|Selector91~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector91~1 , u0|sdram|Selector91~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[7] , u0|sdram|m_addr[7], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[45] , u0|mm_interconnect_0|cmd_mux_006|src_data[45], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~26 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~26, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[26] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[26], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[26] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[26], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[26]~24 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[26]~24, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[8] , u0|sdram|active_addr[8], HexaQuiz, 1
instance = comp, \u0|sdram|Selector90~0 , u0|sdram|Selector90~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector90~1 , u0|sdram|Selector90~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[8] , u0|sdram|m_addr[8], HexaQuiz, 1
instance = comp, \u0|sdram|Selector89~0 , u0|sdram|Selector89~0, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder, HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[46] , u0|mm_interconnect_0|cmd_mux_006|src_data[46], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10], HexaQuiz, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~27 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~27, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[27] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[27], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[27]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[27]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[27] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[27], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[27]~25 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[27]~25, HexaQuiz, 1
instance = comp, \u0|sdram|active_addr[9] , u0|sdram|active_addr[9], HexaQuiz, 1
instance = comp, \u0|sdram|Selector89~1 , u0|sdram|Selector89~1, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[9] , u0|sdram|m_addr[9], HexaQuiz, 1
instance = comp, \u0|sdram|Selector88~2 , u0|sdram|Selector88~2, HexaQuiz, 1
instance = comp, \u0|sdram|Selector88~3 , u0|sdram|Selector88~3, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[10] , u0|sdram|m_addr[10], HexaQuiz, 1
instance = comp, \u0|sdram|Selector87~2 , u0|sdram|Selector87~2, HexaQuiz, 1
instance = comp, \u0|sdram|Selector87~3 , u0|sdram|Selector87~3, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[11] , u0|sdram|m_addr[11], HexaQuiz, 1
instance = comp, \u0|sdram|Selector86~2 , u0|sdram|Selector86~2, HexaQuiz, 1
instance = comp, \u0|sdram|Selector86~3 , u0|sdram|Selector86~3, HexaQuiz, 1
instance = comp, \u0|sdram|m_addr[12] , u0|sdram|m_addr[12], HexaQuiz, 1
instance = comp, \u0|sdram|Selector100~0 , u0|sdram|Selector100~0, HexaQuiz, 1
instance = comp, \u0|sdram|WideOr16~0 , u0|sdram|WideOr16~0, HexaQuiz, 1
instance = comp, \u0|sdram|m_bank[0] , u0|sdram|m_bank[0], HexaQuiz, 1
instance = comp, \u0|sdram|Selector99~0 , u0|sdram|Selector99~0, HexaQuiz, 1
instance = comp, \u0|sdram|m_bank[1] , u0|sdram|m_bank[1], HexaQuiz, 1
instance = comp, \u0|sdram|comb~2 , u0|sdram|comb~2, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[16] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[16], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[16] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[16], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[16]~26 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[16]~26, HexaQuiz, 1
instance = comp, \u0|sdram|active_dqm[0] , u0|sdram|active_dqm[0], HexaQuiz, 1
instance = comp, \u0|sdram|Selector118~0 , u0|sdram|Selector118~0, HexaQuiz, 1
instance = comp, \u0|sdram|m_dqm[0] , u0|sdram|m_dqm[0], HexaQuiz, 1
instance = comp, \u0|sdram|comb~3 , u0|sdram|comb~3, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[17] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_0[17], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[17]~feeder , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[17]~feeder, HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[17] , u0|sdram|the_final_soc_sdram_input_efifo_module|entry_1[17], HexaQuiz, 1
instance = comp, \u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[17]~27 , u0|sdram|the_final_soc_sdram_input_efifo_module|rd_data[17]~27, HexaQuiz, 1
instance = comp, \u0|sdram|active_dqm[1] , u0|sdram|active_dqm[1], HexaQuiz, 1
instance = comp, \u0|sdram|Selector117~0 , u0|sdram|Selector117~0, HexaQuiz, 1
instance = comp, \u0|sdram|m_dqm[1] , u0|sdram|m_dqm[1], HexaQuiz, 1
instance = comp, \u0|sdram|Selector19~2 , u0|sdram|Selector19~2, HexaQuiz, 1
instance = comp, \u0|sdram|Selector19~1 , u0|sdram|Selector19~1, HexaQuiz, 1
instance = comp, \u0|sdram|Selector0~0 , u0|sdram|Selector0~0, HexaQuiz, 1
instance = comp, \u0|sdram|i_cmd[3] , u0|sdram|i_cmd[3], HexaQuiz, 1
instance = comp, \u0|sdram|Selector19~0 , u0|sdram|Selector19~0, HexaQuiz, 1
instance = comp, \u0|sdram|Selector19~3 , u0|sdram|Selector19~3, HexaQuiz, 1
instance = comp, \u0|sdram|m_cmd[3] , u0|sdram|m_cmd[3], HexaQuiz, 1
instance = comp, \u0|sdram|m_cmd[0] , u0|sdram|m_cmd[0], HexaQuiz, 1
instance = comp, \u0|sdram|m_cmd[1] , u0|sdram|m_cmd[1], HexaQuiz, 1
instance = comp, \u0|sdram|m_cmd[2] , u0|sdram|m_cmd[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|always2~0 , u0|vga_text_mode_controller_0|vga_controller|always2~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add0~20 , u0|vga_text_mode_controller_0|vga_controller|Add0~20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|always2~1 , u0|vga_text_mode_controller_0|vga_controller|always2~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|hs , u0|vga_text_mode_controller_0|vga_controller|hs, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Equal2~1 , u0|vga_text_mode_controller_0|vga_controller|Equal2~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Equal2~0 , u0|vga_text_mode_controller_0|vga_controller|Equal2~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Add1~20 , u0|vga_text_mode_controller_0|vga_controller|Add1~20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Equal2~2 , u0|vga_text_mode_controller_0|vga_controller|Equal2~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|vs , u0|vga_text_mode_controller_0|vga_controller|vs, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~3 , u0|vga_text_mode_controller_0|red[0]~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan14~0 , u0|vga_text_mode_controller_0|LessThan14~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~10 , u0|vga_text_mode_controller_0|always3~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~1 , u0|vga_text_mode_controller_0|LessThan6~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~0 , u0|vga_text_mode_controller_0|always3~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~9 , u0|vga_text_mode_controller_0|red[0]~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~10 , u0|vga_text_mode_controller_0|red~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~12 , u0|vga_text_mode_controller_0|red~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~13 , u0|vga_text_mode_controller_0|red~13, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~11 , u0|vga_text_mode_controller_0|red~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~14 , u0|vga_text_mode_controller_0|red~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~1 , u0|vga_text_mode_controller_0|always3~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~15 , u0|vga_text_mode_controller_0|red[0]~15, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~12 , u0|vga_text_mode_controller_0|always3~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~6 , u0|vga_text_mode_controller_0|red[0]~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~7 , u0|vga_text_mode_controller_0|red[0]~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~5 , u0|vga_text_mode_controller_0|red[0]~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~8 , u0|vga_text_mode_controller_0|red[0]~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~16 , u0|vga_text_mode_controller_0|red[0]~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan10~0 , u0|vga_text_mode_controller_0|LessThan10~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan18~0 , u0|vga_text_mode_controller_0|LessThan18~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|always4~0 , u0|vga_text_mode_controller_0|vga_controller|always4~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~20 , u0|vga_text_mode_controller_0|red[0]~20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~0 , u0|vga_text_mode_controller_0|LessThan6~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~18 , u0|vga_text_mode_controller_0|red[0]~18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~7 , u0|vga_text_mode_controller_0|always3~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~2 , u0|vga_text_mode_controller_0|colon|WideOr2~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~2 , u0|vga_text_mode_controller_0|always3~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~3 , u0|vga_text_mode_controller_0|always3~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~4 , u0|vga_text_mode_controller_0|always3~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~5 , u0|vga_text_mode_controller_0|always3~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~6 , u0|vga_text_mode_controller_0|always3~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~8 , u0|vga_text_mode_controller_0|always3~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan10~1 , u0|vga_text_mode_controller_0|LessThan10~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~4 , u0|vga_text_mode_controller_0|red[0]~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~9 , u0|vga_text_mode_controller_0|always3~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~11 , u0|vga_text_mode_controller_0|always3~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~17 , u0|vga_text_mode_controller_0|red[0]~17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~19 , u0|vga_text_mode_controller_0|red[0]~19, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~21 , u0|vga_text_mode_controller_0|red~21, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add3~0 , u0|vga_text_mode_controller_0|game|Add3~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add3~2 , u0|vga_text_mode_controller_0|game|Add3~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add3~4 , u0|vga_text_mode_controller_0|game|Add3~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add3~6 , u0|vga_text_mode_controller_0|game|Add3~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add3~8 , u0|vga_text_mode_controller_0|game|Add3~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add3~10 , u0|vga_text_mode_controller_0|game|Add3~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add3~12 , u0|vga_text_mode_controller_0|game|Add3~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~0 , u0|vga_text_mode_controller_0|game|Add4~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~2 , u0|vga_text_mode_controller_0|game|Add4~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~4 , u0|vga_text_mode_controller_0|game|Add4~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~6 , u0|vga_text_mode_controller_0|game|Add4~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~8 , u0|vga_text_mode_controller_0|game|Add4~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~10 , u0|vga_text_mode_controller_0|game|Add4~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~12 , u0|vga_text_mode_controller_0|game|Add4~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~14 , u0|vga_text_mode_controller_0|game|Add4~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~16 , u0|vga_text_mode_controller_0|game|Add4~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[2] , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add3~14 , u0|vga_text_mode_controller_0|game|Add3~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add3~16 , u0|vga_text_mode_controller_0|game|Add3~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add3~18 , u0|vga_text_mode_controller_0|game|Add3~18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~18 , u0|vga_text_mode_controller_0|game|Add4~18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~20 , u0|vga_text_mode_controller_0|game|Add4~20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|Add4~22 , u0|vga_text_mode_controller_0|game|Add4~22, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode633w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode633w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode727w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode727w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a54 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a54, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[0]~feeder , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[0]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[0] , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[1] , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode623w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode623w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a52 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a52, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~6 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode623w[3]~1 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode623w[3]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a36 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a36, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode633w[3]~1 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode633w[3]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a38 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a38, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~5 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[3]~feeder , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[3]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[3] , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode613w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode613w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode613w[3]~1 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode613w[3]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a34 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a34, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode602w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode602w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode602w[3]~1 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode602w[3]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a32 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a32, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~4 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~7 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode696w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode696w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a48 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a48, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode707w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode707w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a50 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a50, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~9 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode653w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode653w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode653w[3]~1 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode653w[3]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a42 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a42, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode454w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode454w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode643w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode643w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a40 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a40, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~8 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~10 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode757w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode757w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a60 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a60, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a62 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a62, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~2 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode663w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode663w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a44 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a44, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode673w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode673w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a46 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a46, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~0 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode737w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode737w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a56 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a56, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode747w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode747w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a58 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a58, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~1 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~3 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~11 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[5] , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode434w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode434w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a4 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode444w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode444w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a6 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~17 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode529w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode529w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a20 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode539w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode539w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a22 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a22, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~18 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode424w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode424w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode407w[3] , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode407w[3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~16 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~19 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~19, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode569w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode569w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a28 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a28, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode579w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode579w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a30 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a30, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~14 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode549w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode549w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a24 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a24, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode559w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode559w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a26 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a26, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~13 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~13, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode474w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode474w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a12 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode484w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode484w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a14 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~12 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~15 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~15, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode508w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode508w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a16 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode519w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode519w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a18 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~21 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~21, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode454w[3]~1 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode454w[3]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a8 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode464w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode464w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a10 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~20 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~22 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~22, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~23 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~23, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode821w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode821w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode821w[3]~1 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode821w[3]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a70 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a70, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode801w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode801w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a66 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a66, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~26 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~26, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode811w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode811w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode790w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode790w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a64 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a64, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode811w[3]~1 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode811w[3]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a68 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a68, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~27 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~27, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode841w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode841w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a74 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a74, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode831w[3]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|rden_decode|w_anode831w[3]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a72 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a72, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~24 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~24, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~25 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~25, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~0 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~1 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[4] , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|address_reg_a[4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~2 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|red~0 , u0|vga_text_mode_controller_0|game|red~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|red[0] , u0|vga_text_mode_controller_0|game|red[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add0~1 , u0|vga_text_mode_controller_0|bar|Add0~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add0~2 , u0|vga_text_mode_controller_0|bar|Add0~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add0~4 , u0|vga_text_mode_controller_0|bar|Add0~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add0~6 , u0|vga_text_mode_controller_0|bar|Add0~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add0~8 , u0|vga_text_mode_controller_0|bar|Add0~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[2]~6 , u0|vga_text_mode_controller_0|bar|increments[2]~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[3]~8 , u0|vga_text_mode_controller_0|bar|increments[3]~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[4]~10 , u0|vga_text_mode_controller_0|bar|increments[4]~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[5]~12 , u0|vga_text_mode_controller_0|bar|increments[5]~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[6]~14 , u0|vga_text_mode_controller_0|bar|increments[6]~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[6] , u0|vga_text_mode_controller_0|bar|increments[6], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr1~4 , u0|vga_text_mode_controller_0|colon|WideOr1~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|always0~0 , u0|vga_text_mode_controller_0|bar|always0~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|always0~1 , u0|vga_text_mode_controller_0|bar|always0~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|always0~2 , u0|vga_text_mode_controller_0|bar|always0~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|always0~3 , u0|vga_text_mode_controller_0|bar|always0~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|blue~1 , u0|vga_text_mode_controller_0|bar|blue~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[3] , u0|vga_text_mode_controller_0|bar|increments[3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[4] , u0|vga_text_mode_controller_0|bar|increments[4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[5] , u0|vga_text_mode_controller_0|bar|increments[5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector11~2 , u0|vga_text_mode_controller_0|bar|Selector11~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[2] , u0|vga_text_mode_controller_0|bar|increments[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add0~10 , u0|vga_text_mode_controller_0|bar|Add0~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add1~0 , u0|vga_text_mode_controller_0|bar|Add1~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[7]~16 , u0|vga_text_mode_controller_0|bar|increments[7]~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[7] , u0|vga_text_mode_controller_0|bar|increments[7], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[1]~feeder , u0|vga_text_mode_controller_0|bar|increments[1]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[1] , u0|vga_text_mode_controller_0|bar|increments[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|increments[0] , u0|vga_text_mode_controller_0|bar|increments[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add3~1 , u0|vga_text_mode_controller_0|bar|Add3~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add3~2 , u0|vga_text_mode_controller_0|bar|Add3~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add3~4 , u0|vga_text_mode_controller_0|bar|Add3~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add3~6 , u0|vga_text_mode_controller_0|bar|Add3~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add3~8 , u0|vga_text_mode_controller_0|bar|Add3~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add3~10 , u0|vga_text_mode_controller_0|bar|Add3~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add3~12 , u0|vga_text_mode_controller_0|bar|Add3~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add3~14 , u0|vga_text_mode_controller_0|bar|Add3~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add3~16 , u0|vga_text_mode_controller_0|bar|Add3~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add5~0 , u0|vga_text_mode_controller_0|bar|Add5~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add5~2 , u0|vga_text_mode_controller_0|bar|Add5~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add5~4 , u0|vga_text_mode_controller_0|bar|Add5~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add5~6 , u0|vga_text_mode_controller_0|bar|Add5~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add5~8 , u0|vga_text_mode_controller_0|bar|Add5~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add5~10 , u0|vga_text_mode_controller_0|bar|Add5~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add5~12 , u0|vga_text_mode_controller_0|bar|Add5~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add5~14 , u0|vga_text_mode_controller_0|bar|Add5~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Add5~16 , u0|vga_text_mode_controller_0|bar|Add5~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|LessThan5~1 , u0|vga_text_mode_controller_0|bar|LessThan5~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|LessThan5~3 , u0|vga_text_mode_controller_0|bar|LessThan5~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|LessThan5~5 , u0|vga_text_mode_controller_0|bar|LessThan5~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|LessThan5~7 , u0|vga_text_mode_controller_0|bar|LessThan5~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|LessThan5~9 , u0|vga_text_mode_controller_0|bar|LessThan5~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|LessThan5~11 , u0|vga_text_mode_controller_0|bar|LessThan5~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|LessThan5~13 , u0|vga_text_mode_controller_0|bar|LessThan5~13, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|LessThan5~15 , u0|vga_text_mode_controller_0|bar|LessThan5~15, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|LessThan5~17 , u0|vga_text_mode_controller_0|bar|LessThan5~17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|LessThan5~18 , u0|vga_text_mode_controller_0|bar|LessThan5~18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|LessThan5~20 , u0|vga_text_mode_controller_0|bar|LessThan5~20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector11~6 , u0|vga_text_mode_controller_0|bar|Selector11~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector11~4 , u0|vga_text_mode_controller_0|bar|Selector11~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector11~5 , u0|vga_text_mode_controller_0|bar|Selector11~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector11~7 , u0|vga_text_mode_controller_0|bar|Selector11~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector11~3 , u0|vga_text_mode_controller_0|bar|Selector11~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector11~8 , u0|vga_text_mode_controller_0|bar|Selector11~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|always0~4 , u0|vga_text_mode_controller_0|bar|always0~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|always0~5 , u0|vga_text_mode_controller_0|bar|always0~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|always0~6 , u0|vga_text_mode_controller_0|bar|always0~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|vga_controller|Equal0~1 , u0|vga_text_mode_controller_0|vga_controller|Equal0~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|always0~7 , u0|vga_text_mode_controller_0|bar|always0~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|always0~8 , u0|vga_text_mode_controller_0|bar|always0~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector11~9 , u0|vga_text_mode_controller_0|bar|Selector11~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|blue[0] , u0|vga_text_mode_controller_0|bar|blue[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~22 , u0|vga_text_mode_controller_0|red~22, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[4] , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[4], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[1] , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a57 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a57, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[0] , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a59 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a59, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~17 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a63 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a63, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a61 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a61, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~18 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[2]~feeder , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[2]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[2] , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[3]~feeder , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[3]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[3] , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a51 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a51, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a49 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a49, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~10 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a55 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a55, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a53 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a53, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~11 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~12 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a37 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a37, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a39 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a39, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~15 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~15, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~13 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~13, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a33 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a33, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a35 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a35, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~14 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~16 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~19 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~19, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a45 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a45, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a47 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a47, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~22 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~22, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a43 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a43, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a41 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a41, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~21 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~21, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~20 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~23 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~23, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a73 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a73, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~27 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~27, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a67 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a67, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a65 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a65, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~25 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~25, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a71 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a71, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a69 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a69, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~24 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~24, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~26 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~26, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~28 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~28, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~29 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~29, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a21 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a21, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a23 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a23, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~38 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~38, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a17 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a19 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a19, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~37 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~37, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~39 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~39, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a29 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a29, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a31 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a31, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~33 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~33, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a25 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a25, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a27 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a27, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~32 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~32, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~34 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~34, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a15 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a15, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a13 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a13, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~31 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~31, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a9 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a11 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~30 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~30, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~70 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~70, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a7 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a5 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~36 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~36, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a1 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a3 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~35 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~35, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~71 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~71, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~40 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~40, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[5]~feeder , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[5]~feeder, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[5] , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|address_reg_a[5], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~41 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~41, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|red~0 , u0|vga_text_mode_controller_0|menu|red~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|red[0] , u0|vga_text_mode_controller_0|menu|red[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~23 , u0|vga_text_mode_controller_0|red~23, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~24 , u0|vga_text_mode_controller_0|red~24, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~0 , u0|vga_text_mode_controller_0|Add1~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~2 , u0|vga_text_mode_controller_0|Add1~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~4 , u0|vga_text_mode_controller_0|Add1~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~6 , u0|vga_text_mode_controller_0|Add1~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~8 , u0|vga_text_mode_controller_0|Add1~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add0~0 , u0|vga_text_mode_controller_0|Add0~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~10 , u0|vga_text_mode_controller_0|Add1~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~12 , u0|vga_text_mode_controller_0|Add1~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~734 , u0|vga_text_mode_controller_0|Mux32~734, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~732 , u0|vga_text_mode_controller_0|Mux32~732, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~731 , u0|vga_text_mode_controller_0|Mux32~731, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~733 , u0|vga_text_mode_controller_0|Mux32~733, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~730 , u0|vga_text_mode_controller_0|Mux32~730, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~735 , u0|vga_text_mode_controller_0|Mux32~735, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~745 , u0|vga_text_mode_controller_0|Mux32~745, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~746 , u0|vga_text_mode_controller_0|Mux32~746, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~739 , u0|vga_text_mode_controller_0|Mux32~739, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~740 , u0|vga_text_mode_controller_0|Mux32~740, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~741 , u0|vga_text_mode_controller_0|Mux32~741, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~738 , u0|vga_text_mode_controller_0|Mux32~738, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~742 , u0|vga_text_mode_controller_0|Mux32~742, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~743 , u0|vga_text_mode_controller_0|Mux32~743, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~736 , u0|vga_text_mode_controller_0|Mux32~736, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~737 , u0|vga_text_mode_controller_0|Mux32~737, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~744 , u0|vga_text_mode_controller_0|Mux32~744, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~747 , u0|vga_text_mode_controller_0|Mux32~747, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~769 , u0|vga_text_mode_controller_0|Mux32~769, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~774 , u0|vga_text_mode_controller_0|Mux32~774, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~772 , u0|vga_text_mode_controller_0|Mux32~772, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~771 , u0|vga_text_mode_controller_0|Mux32~771, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~773 , u0|vga_text_mode_controller_0|Mux32~773, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~770 , u0|vga_text_mode_controller_0|Mux32~770, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~775 , u0|vga_text_mode_controller_0|Mux32~775, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~768 , u0|vga_text_mode_controller_0|Mux32~768, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~776 , u0|vga_text_mode_controller_0|Mux32~776, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~766 , u0|vga_text_mode_controller_0|Mux32~766, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~767 , u0|vga_text_mode_controller_0|Mux32~767, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~777 , u0|vga_text_mode_controller_0|Mux32~777, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~753 , u0|vga_text_mode_controller_0|Mux32~753, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~755 , u0|vga_text_mode_controller_0|Mux32~755, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~752 , u0|vga_text_mode_controller_0|Mux32~752, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~754 , u0|vga_text_mode_controller_0|Mux32~754, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~756 , u0|vga_text_mode_controller_0|Mux32~756, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~762 , u0|vga_text_mode_controller_0|Mux32~762, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~757 , u0|vga_text_mode_controller_0|Mux32~757, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~758 , u0|vga_text_mode_controller_0|Mux32~758, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~759 , u0|vga_text_mode_controller_0|Mux32~759, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~760 , u0|vga_text_mode_controller_0|Mux32~760, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~761 , u0|vga_text_mode_controller_0|Mux32~761, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~283 , u0|vga_text_mode_controller_0|Mux32~283, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~763 , u0|vga_text_mode_controller_0|Mux32~763, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~764 , u0|vga_text_mode_controller_0|Mux32~764, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~749 , u0|vga_text_mode_controller_0|Mux32~749, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~748 , u0|vga_text_mode_controller_0|Mux32~748, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~750 , u0|vga_text_mode_controller_0|Mux32~750, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~751 , u0|vga_text_mode_controller_0|Mux32~751, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~765 , u0|vga_text_mode_controller_0|Mux32~765, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~778 , u0|vga_text_mode_controller_0|Mux32~778, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~988 , u0|vga_text_mode_controller_0|Mux32~988, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~989 , u0|vga_text_mode_controller_0|Mux32~989, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~914 , u0|vga_text_mode_controller_0|Mux32~914, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~913 , u0|vga_text_mode_controller_0|Mux32~913, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~915 , u0|vga_text_mode_controller_0|Mux32~915, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~986 , u0|vga_text_mode_controller_0|Mux32~986, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~910 , u0|vga_text_mode_controller_0|Mux32~910, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~911 , u0|vga_text_mode_controller_0|Mux32~911, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~980 , u0|vga_text_mode_controller_0|Mux32~980, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~906 , u0|vga_text_mode_controller_0|Mux32~906, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~905 , u0|vga_text_mode_controller_0|Mux32~905, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~907 , u0|vga_text_mode_controller_0|Mux32~907, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~908 , u0|vga_text_mode_controller_0|Mux32~908, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~909 , u0|vga_text_mode_controller_0|Mux32~909, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~912 , u0|vga_text_mode_controller_0|Mux32~912, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~901 , u0|vga_text_mode_controller_0|Mux32~901, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~902 , u0|vga_text_mode_controller_0|Mux32~902, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~903 , u0|vga_text_mode_controller_0|Mux32~903, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~904 , u0|vga_text_mode_controller_0|Mux32~904, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~916 , u0|vga_text_mode_controller_0|Mux32~916, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~947 , u0|vga_text_mode_controller_0|Mux32~947, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~982 , u0|vga_text_mode_controller_0|Mux32~982, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~967 , u0|vga_text_mode_controller_0|Mux32~967, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~948 , u0|vga_text_mode_controller_0|Mux32~948, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~949 , u0|vga_text_mode_controller_0|Mux32~949, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~950 , u0|vga_text_mode_controller_0|Mux32~950, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~936 , u0|vga_text_mode_controller_0|Mux32~936, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~934 , u0|vga_text_mode_controller_0|Mux32~934, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~935 , u0|vga_text_mode_controller_0|Mux32~935, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~933 , u0|vga_text_mode_controller_0|Mux32~933, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~937 , u0|vga_text_mode_controller_0|Mux32~937, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~115 , u0|vga_text_mode_controller_0|Mux36~115, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~938 , u0|vga_text_mode_controller_0|Mux32~938, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~939 , u0|vga_text_mode_controller_0|Mux32~939, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~940 , u0|vga_text_mode_controller_0|Mux32~940, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~941 , u0|vga_text_mode_controller_0|Mux32~941, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~942 , u0|vga_text_mode_controller_0|Mux32~942, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~943 , u0|vga_text_mode_controller_0|Mux32~943, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~981 , u0|vga_text_mode_controller_0|Mux32~981, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~944 , u0|vga_text_mode_controller_0|Mux32~944, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~945 , u0|vga_text_mode_controller_0|Mux32~945, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~946 , u0|vga_text_mode_controller_0|Mux32~946, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~951 , u0|vga_text_mode_controller_0|Mux32~951, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~918 , u0|vga_text_mode_controller_0|Mux32~918, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~919 , u0|vga_text_mode_controller_0|Mux32~919, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~920 , u0|vga_text_mode_controller_0|Mux32~920, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~917 , u0|vga_text_mode_controller_0|Mux32~917, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~921 , u0|vga_text_mode_controller_0|Mux32~921, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~928 , u0|vga_text_mode_controller_0|Mux32~928, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~929 , u0|vga_text_mode_controller_0|Mux32~929, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~923 , u0|vga_text_mode_controller_0|Mux32~923, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~924 , u0|vga_text_mode_controller_0|Mux32~924, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~925 , u0|vga_text_mode_controller_0|Mux32~925, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~926 , u0|vga_text_mode_controller_0|Mux32~926, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~922 , u0|vga_text_mode_controller_0|Mux32~922, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~927 , u0|vga_text_mode_controller_0|Mux32~927, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~930 , u0|vga_text_mode_controller_0|Mux32~930, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~236 , u0|vga_text_mode_controller_0|Mux32~236, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~931 , u0|vga_text_mode_controller_0|Mux32~931, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~932 , u0|vga_text_mode_controller_0|Mux32~932, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~952 , u0|vga_text_mode_controller_0|Mux32~952, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~956 , u0|vga_text_mode_controller_0|Mux32~956, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~957 , u0|vga_text_mode_controller_0|Mux32~957, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~118 , u0|vga_text_mode_controller_0|Mux36~118, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~954 , u0|vga_text_mode_controller_0|Mux32~954, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~953 , u0|vga_text_mode_controller_0|Mux32~953, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~955 , u0|vga_text_mode_controller_0|Mux32~955, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~958 , u0|vga_text_mode_controller_0|Mux32~958, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~959 , u0|vga_text_mode_controller_0|Mux32~959, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~791 , u0|vga_text_mode_controller_0|Mux32~791, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~794 , u0|vga_text_mode_controller_0|Mux32~794, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~792 , u0|vga_text_mode_controller_0|Mux32~792, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~793 , u0|vga_text_mode_controller_0|Mux32~793, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~795 , u0|vga_text_mode_controller_0|Mux32~795, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~784 , u0|vga_text_mode_controller_0|Mux32~784, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~783 , u0|vga_text_mode_controller_0|Mux32~783, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~785 , u0|vga_text_mode_controller_0|Mux32~785, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~786 , u0|vga_text_mode_controller_0|Mux32~786, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~787 , u0|vga_text_mode_controller_0|Mux32~787, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~789 , u0|vga_text_mode_controller_0|Mux32~789, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~788 , u0|vga_text_mode_controller_0|Mux32~788, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~978 , u0|vga_text_mode_controller_0|Mux32~978, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~790 , u0|vga_text_mode_controller_0|Mux32~790, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~779 , u0|vga_text_mode_controller_0|Mux32~779, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~780 , u0|vga_text_mode_controller_0|Mux32~780, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~781 , u0|vga_text_mode_controller_0|Mux32~781, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~782 , u0|vga_text_mode_controller_0|Mux32~782, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~977 , u0|vga_text_mode_controller_0|Mux32~977, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~796 , u0|vga_text_mode_controller_0|Mux32~796, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~116 , u0|vga_text_mode_controller_0|Mux36~116, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~832 , u0|vga_text_mode_controller_0|Mux32~832, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~831 , u0|vga_text_mode_controller_0|Mux32~831, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~833 , u0|vga_text_mode_controller_0|Mux32~833, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~835 , u0|vga_text_mode_controller_0|Mux32~835, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~836 , u0|vga_text_mode_controller_0|Mux32~836, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~837 , u0|vga_text_mode_controller_0|Mux32~837, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~834 , u0|vga_text_mode_controller_0|Mux32~834, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~838 , u0|vga_text_mode_controller_0|Mux32~838, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~839 , u0|vga_text_mode_controller_0|Mux32~839, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~840 , u0|vga_text_mode_controller_0|Mux32~840, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~841 , u0|vga_text_mode_controller_0|Mux32~841, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~842 , u0|vga_text_mode_controller_0|Mux32~842, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~843 , u0|vga_text_mode_controller_0|Mux32~843, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~844 , u0|vga_text_mode_controller_0|Mux32~844, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~847 , u0|vga_text_mode_controller_0|Mux32~847, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~845 , u0|vga_text_mode_controller_0|Mux32~845, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~846 , u0|vga_text_mode_controller_0|Mux32~846, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~848 , u0|vga_text_mode_controller_0|Mux32~848, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~849 , u0|vga_text_mode_controller_0|Mux32~849, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~809 , u0|vga_text_mode_controller_0|Mux32~809, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~807 , u0|vga_text_mode_controller_0|Mux32~807, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~808 , u0|vga_text_mode_controller_0|Mux32~808, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~810 , u0|vga_text_mode_controller_0|Mux32~810, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~803 , u0|vga_text_mode_controller_0|Mux32~803, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~804 , u0|vga_text_mode_controller_0|Mux32~804, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~805 , u0|vga_text_mode_controller_0|Mux32~805, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~800 , u0|vga_text_mode_controller_0|Mux32~800, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~801 , u0|vga_text_mode_controller_0|Mux32~801, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~799 , u0|vga_text_mode_controller_0|Mux32~799, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~167 , u0|vga_text_mode_controller_0|Mux36~167, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~802 , u0|vga_text_mode_controller_0|Mux32~802, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~806 , u0|vga_text_mode_controller_0|Mux32~806, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~797 , u0|vga_text_mode_controller_0|Mux32~797, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~798 , u0|vga_text_mode_controller_0|Mux32~798, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~811 , u0|vga_text_mode_controller_0|Mux32~811, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~812 , u0|vga_text_mode_controller_0|Mux32~812, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~813 , u0|vga_text_mode_controller_0|Mux32~813, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~814 , u0|vga_text_mode_controller_0|Mux32~814, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~823 , u0|vga_text_mode_controller_0|Mux32~823, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~821 , u0|vga_text_mode_controller_0|Mux32~821, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~820 , u0|vga_text_mode_controller_0|Mux32~820, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~822 , u0|vga_text_mode_controller_0|Mux32~822, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~824 , u0|vga_text_mode_controller_0|Mux32~824, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~141 , u0|vga_text_mode_controller_0|Mux36~141, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~815 , u0|vga_text_mode_controller_0|Mux32~815, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~816 , u0|vga_text_mode_controller_0|Mux32~816, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~817 , u0|vga_text_mode_controller_0|Mux32~817, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~818 , u0|vga_text_mode_controller_0|Mux32~818, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~819 , u0|vga_text_mode_controller_0|Mux32~819, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~825 , u0|vga_text_mode_controller_0|Mux32~825, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~826 , u0|vga_text_mode_controller_0|Mux32~826, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~827 , u0|vga_text_mode_controller_0|Mux32~827, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~828 , u0|vga_text_mode_controller_0|Mux32~828, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~829 , u0|vga_text_mode_controller_0|Mux32~829, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~830 , u0|vga_text_mode_controller_0|Mux32~830, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~850 , u0|vga_text_mode_controller_0|Mux32~850, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~148 , u0|vga_text_mode_controller_0|Mux36~148, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~892 , u0|vga_text_mode_controller_0|Mux32~892, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~893 , u0|vga_text_mode_controller_0|Mux32~893, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~889 , u0|vga_text_mode_controller_0|Mux32~889, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~887 , u0|vga_text_mode_controller_0|Mux32~887, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~888 , u0|vga_text_mode_controller_0|Mux32~888, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~890 , u0|vga_text_mode_controller_0|Mux32~890, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~880 , u0|vga_text_mode_controller_0|Mux32~880, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~882 , u0|vga_text_mode_controller_0|Mux32~882, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~881 , u0|vga_text_mode_controller_0|Mux32~881, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~883 , u0|vga_text_mode_controller_0|Mux32~883, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~884 , u0|vga_text_mode_controller_0|Mux32~884, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~885 , u0|vga_text_mode_controller_0|Mux32~885, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~877 , u0|vga_text_mode_controller_0|Mux32~877, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~878 , u0|vga_text_mode_controller_0|Mux32~878, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~879 , u0|vga_text_mode_controller_0|Mux32~879, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~886 , u0|vga_text_mode_controller_0|Mux32~886, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~875 , u0|vga_text_mode_controller_0|Mux32~875, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~876 , u0|vga_text_mode_controller_0|Mux32~876, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~891 , u0|vga_text_mode_controller_0|Mux32~891, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~894 , u0|vga_text_mode_controller_0|Mux32~894, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~895 , u0|vga_text_mode_controller_0|Mux32~895, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~896 , u0|vga_text_mode_controller_0|Mux32~896, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~897 , u0|vga_text_mode_controller_0|Mux32~897, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~74 , u0|vga_text_mode_controller_0|Mux32~74, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~987 , u0|vga_text_mode_controller_0|Mux32~987, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~898 , u0|vga_text_mode_controller_0|Mux32~898, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~862 , u0|vga_text_mode_controller_0|Mux32~862, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~863 , u0|vga_text_mode_controller_0|Mux32~863, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~864 , u0|vga_text_mode_controller_0|Mux32~864, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~865 , u0|vga_text_mode_controller_0|Mux32~865, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~866 , u0|vga_text_mode_controller_0|Mux32~866, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~867 , u0|vga_text_mode_controller_0|Mux32~867, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~860 , u0|vga_text_mode_controller_0|Mux32~860, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~858 , u0|vga_text_mode_controller_0|Mux32~858, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~857 , u0|vga_text_mode_controller_0|Mux32~857, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~859 , u0|vga_text_mode_controller_0|Mux32~859, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~861 , u0|vga_text_mode_controller_0|Mux32~861, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~868 , u0|vga_text_mode_controller_0|Mux32~868, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~869 , u0|vga_text_mode_controller_0|Mux32~869, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~870 , u0|vga_text_mode_controller_0|Mux32~870, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~871 , u0|vga_text_mode_controller_0|Mux32~871, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~979 , u0|vga_text_mode_controller_0|Mux32~979, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~872 , u0|vga_text_mode_controller_0|Mux32~872, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~873 , u0|vga_text_mode_controller_0|Mux32~873, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~851 , u0|vga_text_mode_controller_0|Mux32~851, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~852 , u0|vga_text_mode_controller_0|Mux32~852, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~853 , u0|vga_text_mode_controller_0|Mux32~853, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~854 , u0|vga_text_mode_controller_0|Mux32~854, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~855 , u0|vga_text_mode_controller_0|Mux32~855, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~856 , u0|vga_text_mode_controller_0|Mux32~856, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~874 , u0|vga_text_mode_controller_0|Mux32~874, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~899 , u0|vga_text_mode_controller_0|Mux32~899, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~900 , u0|vga_text_mode_controller_0|Mux32~900, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~33 , u0|vga_text_mode_controller_0|red[0]~33, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~339 , u0|vga_text_mode_controller_0|Mux32~339, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~728 , u0|vga_text_mode_controller_0|Mux32~728, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~165 , u0|vga_text_mode_controller_0|Mux36~165, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~701 , u0|vga_text_mode_controller_0|Mux32~701, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~160 , u0|vga_text_mode_controller_0|Mux36~160, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~164 , u0|vga_text_mode_controller_0|Mux36~164, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~163 , u0|vga_text_mode_controller_0|Mux36~163, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~699 , u0|vga_text_mode_controller_0|Mux32~699, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~700 , u0|vga_text_mode_controller_0|Mux32~700, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~702 , u0|vga_text_mode_controller_0|Mux32~702, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~159 , u0|vga_text_mode_controller_0|Mux36~159, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~162 , u0|vga_text_mode_controller_0|Mux36~162, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~698 , u0|vga_text_mode_controller_0|Mux32~698, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~166 , u0|vga_text_mode_controller_0|Mux36~166, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~703 , u0|vga_text_mode_controller_0|Mux32~703, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~704 , u0|vga_text_mode_controller_0|Mux32~704, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~161 , u0|vga_text_mode_controller_0|Mux36~161, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~696 , u0|vga_text_mode_controller_0|Mux32~696, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~158 , u0|vga_text_mode_controller_0|Mux36~158, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~120 , u0|vga_text_mode_controller_0|Mux36~120, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~687 , u0|vga_text_mode_controller_0|Mux32~687, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~693 , u0|vga_text_mode_controller_0|Mux32~693, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~691 , u0|vga_text_mode_controller_0|Mux32~691, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~690 , u0|vga_text_mode_controller_0|Mux32~690, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~692 , u0|vga_text_mode_controller_0|Mux32~692, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~689 , u0|vga_text_mode_controller_0|Mux32~689, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~694 , u0|vga_text_mode_controller_0|Mux32~694, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~133 , u0|vga_text_mode_controller_0|Mux36~133, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~688 , u0|vga_text_mode_controller_0|Mux32~688, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~695 , u0|vga_text_mode_controller_0|Mux32~695, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~697 , u0|vga_text_mode_controller_0|Mux32~697, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~705 , u0|vga_text_mode_controller_0|Mux32~705, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~723 , u0|vga_text_mode_controller_0|Mux32~723, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~722 , u0|vga_text_mode_controller_0|Mux32~722, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~724 , u0|vga_text_mode_controller_0|Mux32~724, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~706 , u0|vga_text_mode_controller_0|Mux32~706, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~707 , u0|vga_text_mode_controller_0|Mux32~707, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~708 , u0|vga_text_mode_controller_0|Mux32~708, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~709 , u0|vga_text_mode_controller_0|Mux32~709, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~620 , u0|vga_text_mode_controller_0|Mux32~620, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~710 , u0|vga_text_mode_controller_0|Mux32~710, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~711 , u0|vga_text_mode_controller_0|Mux32~711, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~712 , u0|vga_text_mode_controller_0|Mux32~712, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~713 , u0|vga_text_mode_controller_0|Mux32~713, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~714 , u0|vga_text_mode_controller_0|Mux32~714, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~715 , u0|vga_text_mode_controller_0|Mux32~715, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~719 , u0|vga_text_mode_controller_0|Mux32~719, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~717 , u0|vga_text_mode_controller_0|Mux32~717, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~716 , u0|vga_text_mode_controller_0|Mux32~716, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~718 , u0|vga_text_mode_controller_0|Mux32~718, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~720 , u0|vga_text_mode_controller_0|Mux32~720, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~721 , u0|vga_text_mode_controller_0|Mux32~721, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~725 , u0|vga_text_mode_controller_0|Mux32~725, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~671 , u0|vga_text_mode_controller_0|Mux32~671, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~668 , u0|vga_text_mode_controller_0|Mux32~668, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~669 , u0|vga_text_mode_controller_0|Mux32~669, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~670 , u0|vga_text_mode_controller_0|Mux32~670, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~672 , u0|vga_text_mode_controller_0|Mux32~672, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~976 , u0|vga_text_mode_controller_0|Mux32~976, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~681 , u0|vga_text_mode_controller_0|Mux32~681, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~682 , u0|vga_text_mode_controller_0|Mux32~682, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~683 , u0|vga_text_mode_controller_0|Mux32~683, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~684 , u0|vga_text_mode_controller_0|Mux32~684, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~685 , u0|vga_text_mode_controller_0|Mux32~685, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~675 , u0|vga_text_mode_controller_0|Mux32~675, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~676 , u0|vga_text_mode_controller_0|Mux32~676, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~678 , u0|vga_text_mode_controller_0|Mux32~678, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~677 , u0|vga_text_mode_controller_0|Mux32~677, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~679 , u0|vga_text_mode_controller_0|Mux32~679, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~673 , u0|vga_text_mode_controller_0|Mux32~673, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~674 , u0|vga_text_mode_controller_0|Mux32~674, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~990 , u0|vga_text_mode_controller_0|Mux32~990, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~991 , u0|vga_text_mode_controller_0|Mux32~991, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~680 , u0|vga_text_mode_controller_0|Mux32~680, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~686 , u0|vga_text_mode_controller_0|Mux32~686, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~726 , u0|vga_text_mode_controller_0|Mux32~726, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~648 , u0|vga_text_mode_controller_0|Mux32~648, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~647 , u0|vga_text_mode_controller_0|Mux32~647, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~650 , u0|vga_text_mode_controller_0|Mux32~650, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~649 , u0|vga_text_mode_controller_0|Mux32~649, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~651 , u0|vga_text_mode_controller_0|Mux32~651, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~657 , u0|vga_text_mode_controller_0|Mux32~657, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~661 , u0|vga_text_mode_controller_0|Mux32~661, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~658 , u0|vga_text_mode_controller_0|Mux32~658, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~659 , u0|vga_text_mode_controller_0|Mux32~659, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~660 , u0|vga_text_mode_controller_0|Mux32~660, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~662 , u0|vga_text_mode_controller_0|Mux32~662, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~655 , u0|vga_text_mode_controller_0|Mux32~655, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~653 , u0|vga_text_mode_controller_0|Mux32~653, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~652 , u0|vga_text_mode_controller_0|Mux32~652, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~654 , u0|vga_text_mode_controller_0|Mux32~654, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~656 , u0|vga_text_mode_controller_0|Mux32~656, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~663 , u0|vga_text_mode_controller_0|Mux32~663, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~664 , u0|vga_text_mode_controller_0|Mux32~664, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~665 , u0|vga_text_mode_controller_0|Mux32~665, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~666 , u0|vga_text_mode_controller_0|Mux32~666, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~579 , u0|vga_text_mode_controller_0|Mux32~579, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~578 , u0|vga_text_mode_controller_0|Mux32~578, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~580 , u0|vga_text_mode_controller_0|Mux32~580, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~581 , u0|vga_text_mode_controller_0|Mux32~581, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~582 , u0|vga_text_mode_controller_0|Mux32~582, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~321 , u0|vga_text_mode_controller_0|Mux32~321, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~593 , u0|vga_text_mode_controller_0|Mux32~593, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~594 , u0|vga_text_mode_controller_0|Mux32~594, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~595 , u0|vga_text_mode_controller_0|Mux32~595, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~596 , u0|vga_text_mode_controller_0|Mux32~596, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~975 , u0|vga_text_mode_controller_0|Mux32~975, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~584 , u0|vga_text_mode_controller_0|Mux32~584, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~585 , u0|vga_text_mode_controller_0|Mux32~585, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~583 , u0|vga_text_mode_controller_0|Mux32~583, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~586 , u0|vga_text_mode_controller_0|Mux32~586, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~589 , u0|vga_text_mode_controller_0|Mux32~589, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~588 , u0|vga_text_mode_controller_0|Mux32~588, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~590 , u0|vga_text_mode_controller_0|Mux32~590, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~587 , u0|vga_text_mode_controller_0|Mux32~587, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~591 , u0|vga_text_mode_controller_0|Mux32~591, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~592 , u0|vga_text_mode_controller_0|Mux32~592, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~597 , u0|vga_text_mode_controller_0|Mux32~597, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~643 , u0|vga_text_mode_controller_0|Mux32~643, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~641 , u0|vga_text_mode_controller_0|Mux32~641, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~640 , u0|vga_text_mode_controller_0|Mux32~640, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~642 , u0|vga_text_mode_controller_0|Mux32~642, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~644 , u0|vga_text_mode_controller_0|Mux32~644, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~625 , u0|vga_text_mode_controller_0|Mux32~625, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~624 , u0|vga_text_mode_controller_0|Mux32~624, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~626 , u0|vga_text_mode_controller_0|Mux32~626, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~627 , u0|vga_text_mode_controller_0|Mux32~627, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~623 , u0|vga_text_mode_controller_0|Mux32~623, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~628 , u0|vga_text_mode_controller_0|Mux32~628, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~635 , u0|vga_text_mode_controller_0|Mux32~635, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~634 , u0|vga_text_mode_controller_0|Mux32~634, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~636 , u0|vga_text_mode_controller_0|Mux32~636, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~637 , u0|vga_text_mode_controller_0|Mux32~637, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~638 , u0|vga_text_mode_controller_0|Mux32~638, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~630 , u0|vga_text_mode_controller_0|Mux32~630, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~629 , u0|vga_text_mode_controller_0|Mux32~629, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~632 , u0|vga_text_mode_controller_0|Mux32~632, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~631 , u0|vga_text_mode_controller_0|Mux32~631, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~633 , u0|vga_text_mode_controller_0|Mux32~633, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~639 , u0|vga_text_mode_controller_0|Mux32~639, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~645 , u0|vga_text_mode_controller_0|Mux32~645, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~617 , u0|vga_text_mode_controller_0|Mux32~617, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~618 , u0|vga_text_mode_controller_0|Mux32~618, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~619 , u0|vga_text_mode_controller_0|Mux32~619, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~621 , u0|vga_text_mode_controller_0|Mux32~621, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~599 , u0|vga_text_mode_controller_0|Mux32~599, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~600 , u0|vga_text_mode_controller_0|Mux32~600, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~601 , u0|vga_text_mode_controller_0|Mux32~601, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~598 , u0|vga_text_mode_controller_0|Mux32~598, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~602 , u0|vga_text_mode_controller_0|Mux32~602, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~603 , u0|vga_text_mode_controller_0|Mux32~603, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~612 , u0|vga_text_mode_controller_0|Mux32~612, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~611 , u0|vga_text_mode_controller_0|Mux32~611, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~613 , u0|vga_text_mode_controller_0|Mux32~613, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~610 , u0|vga_text_mode_controller_0|Mux32~610, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~614 , u0|vga_text_mode_controller_0|Mux32~614, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~615 , u0|vga_text_mode_controller_0|Mux32~615, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~604 , u0|vga_text_mode_controller_0|Mux32~604, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~608 , u0|vga_text_mode_controller_0|Mux32~608, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~605 , u0|vga_text_mode_controller_0|Mux32~605, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~606 , u0|vga_text_mode_controller_0|Mux32~606, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~607 , u0|vga_text_mode_controller_0|Mux32~607, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~609 , u0|vga_text_mode_controller_0|Mux32~609, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~616 , u0|vga_text_mode_controller_0|Mux32~616, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~622 , u0|vga_text_mode_controller_0|Mux32~622, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~646 , u0|vga_text_mode_controller_0|Mux32~646, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~667 , u0|vga_text_mode_controller_0|Mux32~667, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~727 , u0|vga_text_mode_controller_0|Mux32~727, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~518 , u0|vga_text_mode_controller_0|Mux32~518, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~519 , u0|vga_text_mode_controller_0|Mux32~519, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~520 , u0|vga_text_mode_controller_0|Mux32~520, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~521 , u0|vga_text_mode_controller_0|Mux32~521, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~522 , u0|vga_text_mode_controller_0|Mux32~522, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~525 , u0|vga_text_mode_controller_0|Mux32~525, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~524 , u0|vga_text_mode_controller_0|Mux32~524, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~526 , u0|vga_text_mode_controller_0|Mux32~526, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~527 , u0|vga_text_mode_controller_0|Mux32~527, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~523 , u0|vga_text_mode_controller_0|Mux32~523, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~528 , u0|vga_text_mode_controller_0|Mux32~528, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~530 , u0|vga_text_mode_controller_0|Mux32~530, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~529 , u0|vga_text_mode_controller_0|Mux32~529, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~531 , u0|vga_text_mode_controller_0|Mux32~531, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~532 , u0|vga_text_mode_controller_0|Mux32~532, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~533 , u0|vga_text_mode_controller_0|Mux32~533, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~534 , u0|vga_text_mode_controller_0|Mux32~534, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~536 , u0|vga_text_mode_controller_0|Mux32~536, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~535 , u0|vga_text_mode_controller_0|Mux32~535, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~537 , u0|vga_text_mode_controller_0|Mux32~537, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~538 , u0|vga_text_mode_controller_0|Mux32~538, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~149 , u0|vga_text_mode_controller_0|Mux36~149, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~539 , u0|vga_text_mode_controller_0|Mux32~539, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~153 , u0|vga_text_mode_controller_0|Mux36~153, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~154 , u0|vga_text_mode_controller_0|Mux36~154, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~542 , u0|vga_text_mode_controller_0|Mux32~542, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~152 , u0|vga_text_mode_controller_0|Mux36~152, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~543 , u0|vga_text_mode_controller_0|Mux32~543, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~150 , u0|vga_text_mode_controller_0|Mux36~150, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~119 , u0|vga_text_mode_controller_0|Mux36~119, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~151 , u0|vga_text_mode_controller_0|Mux36~151, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~540 , u0|vga_text_mode_controller_0|Mux32~540, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~541 , u0|vga_text_mode_controller_0|Mux32~541, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~544 , u0|vga_text_mode_controller_0|Mux32~544, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~545 , u0|vga_text_mode_controller_0|Mux32~545, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~546 , u0|vga_text_mode_controller_0|Mux32~546, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~547 , u0|vga_text_mode_controller_0|Mux32~547, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~548 , u0|vga_text_mode_controller_0|Mux32~548, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~550 , u0|vga_text_mode_controller_0|Mux32~550, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~971 , u0|vga_text_mode_controller_0|Mux32~971, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~549 , u0|vga_text_mode_controller_0|Mux32~549, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~551 , u0|vga_text_mode_controller_0|Mux32~551, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~972 , u0|vga_text_mode_controller_0|Mux32~972, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~973 , u0|vga_text_mode_controller_0|Mux32~973, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~552 , u0|vga_text_mode_controller_0|Mux32~552, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~156 , u0|vga_text_mode_controller_0|Mux36~156, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~155 , u0|vga_text_mode_controller_0|Mux36~155, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~553 , u0|vga_text_mode_controller_0|Mux32~553, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~157 , u0|vga_text_mode_controller_0|Mux36~157, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~554 , u0|vga_text_mode_controller_0|Mux32~554, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~555 , u0|vga_text_mode_controller_0|Mux32~555, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~559 , u0|vga_text_mode_controller_0|Mux32~559, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~556 , u0|vga_text_mode_controller_0|Mux32~556, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~557 , u0|vga_text_mode_controller_0|Mux32~557, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~974 , u0|vga_text_mode_controller_0|Mux32~974, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~558 , u0|vga_text_mode_controller_0|Mux32~558, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~560 , u0|vga_text_mode_controller_0|Mux32~560, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~561 , u0|vga_text_mode_controller_0|Mux32~561, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~562 , u0|vga_text_mode_controller_0|Mux32~562, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~571 , u0|vga_text_mode_controller_0|Mux32~571, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~992 , u0|vga_text_mode_controller_0|Mux32~992, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~570 , u0|vga_text_mode_controller_0|Mux32~570, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~993 , u0|vga_text_mode_controller_0|Mux32~993, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~566 , u0|vga_text_mode_controller_0|Mux32~566, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~567 , u0|vga_text_mode_controller_0|Mux32~567, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~568 , u0|vga_text_mode_controller_0|Mux32~568, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~569 , u0|vga_text_mode_controller_0|Mux32~569, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~572 , u0|vga_text_mode_controller_0|Mux32~572, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~573 , u0|vga_text_mode_controller_0|Mux32~573, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~574 , u0|vga_text_mode_controller_0|Mux32~574, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~575 , u0|vga_text_mode_controller_0|Mux32~575, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~563 , u0|vga_text_mode_controller_0|Mux32~563, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~564 , u0|vga_text_mode_controller_0|Mux32~564, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~134 , u0|vga_text_mode_controller_0|Mux36~134, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~565 , u0|vga_text_mode_controller_0|Mux32~565, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~576 , u0|vga_text_mode_controller_0|Mux32~576, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~577 , u0|vga_text_mode_controller_0|Mux32~577, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~729 , u0|vga_text_mode_controller_0|Mux32~729, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~34 , u0|vga_text_mode_controller_0|red[0]~34, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~223 , u0|vga_text_mode_controller_0|Mux32~223, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~224 , u0|vga_text_mode_controller_0|Mux32~224, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~965 , u0|vga_text_mode_controller_0|Mux32~965, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~3 , u0|vga_text_mode_controller_0|colon|WideOr2~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~225 , u0|vga_text_mode_controller_0|Mux32~225, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~226 , u0|vga_text_mode_controller_0|Mux32~226, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~966 , u0|vga_text_mode_controller_0|Mux32~966, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~227 , u0|vga_text_mode_controller_0|Mux32~227, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~228 , u0|vga_text_mode_controller_0|Mux32~228, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~229 , u0|vga_text_mode_controller_0|Mux32~229, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~145 , u0|vga_text_mode_controller_0|Mux36~145, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~230 , u0|vga_text_mode_controller_0|Mux32~230, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~144 , u0|vga_text_mode_controller_0|Mux36~144, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~220 , u0|vga_text_mode_controller_0|Mux32~220, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~221 , u0|vga_text_mode_controller_0|Mux32~221, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~222 , u0|vga_text_mode_controller_0|Mux32~222, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~231 , u0|vga_text_mode_controller_0|Mux32~231, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~262 , u0|vga_text_mode_controller_0|Mux32~262, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~260 , u0|vga_text_mode_controller_0|Mux32~260, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~261 , u0|vga_text_mode_controller_0|Mux32~261, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~263 , u0|vga_text_mode_controller_0|Mux32~263, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~273 , u0|vga_text_mode_controller_0|Mux32~273, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~968 , u0|vga_text_mode_controller_0|Mux32~968, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~270 , u0|vga_text_mode_controller_0|Mux32~270, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~268 , u0|vga_text_mode_controller_0|Mux32~268, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~269 , u0|vga_text_mode_controller_0|Mux32~269, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~271 , u0|vga_text_mode_controller_0|Mux32~271, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~264 , u0|vga_text_mode_controller_0|Mux32~264, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~265 , u0|vga_text_mode_controller_0|Mux32~265, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~266 , u0|vga_text_mode_controller_0|Mux32~266, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~267 , u0|vga_text_mode_controller_0|Mux32~267, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~272 , u0|vga_text_mode_controller_0|Mux32~272, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~274 , u0|vga_text_mode_controller_0|Mux32~274, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~117 , u0|vga_text_mode_controller_0|Mux36~117, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~242 , u0|vga_text_mode_controller_0|Mux32~242, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~243 , u0|vga_text_mode_controller_0|Mux32~243, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~244 , u0|vga_text_mode_controller_0|Mux32~244, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~237 , u0|vga_text_mode_controller_0|Mux32~237, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~238 , u0|vga_text_mode_controller_0|Mux32~238, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~984 , u0|vga_text_mode_controller_0|Mux32~984, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~239 , u0|vga_text_mode_controller_0|Mux32~239, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~240 , u0|vga_text_mode_controller_0|Mux32~240, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~241 , u0|vga_text_mode_controller_0|Mux32~241, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~234 , u0|vga_text_mode_controller_0|Mux32~234, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~233 , u0|vga_text_mode_controller_0|Mux32~233, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~232 , u0|vga_text_mode_controller_0|Mux32~232, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~235 , u0|vga_text_mode_controller_0|Mux32~235, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~245 , u0|vga_text_mode_controller_0|Mux32~245, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~985 , u0|vga_text_mode_controller_0|Mux32~985, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~250 , u0|vga_text_mode_controller_0|Mux32~250, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~251 , u0|vga_text_mode_controller_0|Mux32~251, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~252 , u0|vga_text_mode_controller_0|Mux32~252, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~253 , u0|vga_text_mode_controller_0|Mux32~253, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~254 , u0|vga_text_mode_controller_0|Mux32~254, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~146 , u0|vga_text_mode_controller_0|Mux36~146, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~255 , u0|vga_text_mode_controller_0|Mux32~255, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~256 , u0|vga_text_mode_controller_0|Mux32~256, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~257 , u0|vga_text_mode_controller_0|Mux32~257, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~248 , u0|vga_text_mode_controller_0|Mux32~248, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~246 , u0|vga_text_mode_controller_0|Mux32~246, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~247 , u0|vga_text_mode_controller_0|Mux32~247, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~249 , u0|vga_text_mode_controller_0|Mux32~249, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~258 , u0|vga_text_mode_controller_0|Mux32~258, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~259 , u0|vga_text_mode_controller_0|Mux32~259, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~275 , u0|vga_text_mode_controller_0|Mux32~275, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~116 , u0|vga_text_mode_controller_0|Mux32~116, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~117 , u0|vga_text_mode_controller_0|Mux32~117, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~112 , u0|vga_text_mode_controller_0|Mux32~112, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~113 , u0|vga_text_mode_controller_0|Mux32~113, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~114 , u0|vga_text_mode_controller_0|Mux32~114, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~115 , u0|vga_text_mode_controller_0|Mux32~115, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~118 , u0|vga_text_mode_controller_0|Mux32~118, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~89 , u0|vga_text_mode_controller_0|Mux32~89, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~91 , u0|vga_text_mode_controller_0|Mux32~91, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~90 , u0|vga_text_mode_controller_0|Mux32~90, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~92 , u0|vga_text_mode_controller_0|Mux32~92, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~93 , u0|vga_text_mode_controller_0|Mux32~93, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~79 , u0|vga_text_mode_controller_0|Mux32~79, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~960 , u0|vga_text_mode_controller_0|Mux32~960, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~86 , u0|vga_text_mode_controller_0|Mux32~86, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~983 , u0|vga_text_mode_controller_0|Mux32~983, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~85 , u0|vga_text_mode_controller_0|Mux32~85, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~962 , u0|vga_text_mode_controller_0|Mux32~962, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~87 , u0|vga_text_mode_controller_0|Mux32~87, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~961 , u0|vga_text_mode_controller_0|Mux32~961, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~81 , u0|vga_text_mode_controller_0|Mux32~81, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~80 , u0|vga_text_mode_controller_0|Mux32~80, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~82 , u0|vga_text_mode_controller_0|Mux32~82, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~83 , u0|vga_text_mode_controller_0|Mux32~83, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~84 , u0|vga_text_mode_controller_0|Mux32~84, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~88 , u0|vga_text_mode_controller_0|Mux32~88, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~94 , u0|vga_text_mode_controller_0|Mux32~94, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~99 , u0|vga_text_mode_controller_0|Mux32~99, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~100 , u0|vga_text_mode_controller_0|Mux32~100, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~97 , u0|vga_text_mode_controller_0|Mux32~97, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~963 , u0|vga_text_mode_controller_0|Mux32~963, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~95 , u0|vga_text_mode_controller_0|Mux32~95, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~96 , u0|vga_text_mode_controller_0|Mux32~96, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~98 , u0|vga_text_mode_controller_0|Mux32~98, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~101 , u0|vga_text_mode_controller_0|Mux32~101, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~110 , u0|vga_text_mode_controller_0|Mux32~110, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~106 , u0|vga_text_mode_controller_0|Mux32~106, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~105 , u0|vga_text_mode_controller_0|Mux32~105, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~107 , u0|vga_text_mode_controller_0|Mux32~107, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~108 , u0|vga_text_mode_controller_0|Mux32~108, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~103 , u0|vga_text_mode_controller_0|Mux32~103, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~104 , u0|vga_text_mode_controller_0|Mux32~104, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~109 , u0|vga_text_mode_controller_0|Mux32~109, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~102 , u0|vga_text_mode_controller_0|Mux32~102, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~1000 , u0|vga_text_mode_controller_0|Mux32~1000, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~1001 , u0|vga_text_mode_controller_0|Mux32~1001, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~111 , u0|vga_text_mode_controller_0|Mux32~111, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~119 , u0|vga_text_mode_controller_0|Mux32~119, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~215 , u0|vga_text_mode_controller_0|Mux32~215, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~214 , u0|vga_text_mode_controller_0|Mux32~214, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~213 , u0|vga_text_mode_controller_0|Mux32~213, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~216 , u0|vga_text_mode_controller_0|Mux32~216, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~204 , u0|vga_text_mode_controller_0|Mux32~204, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~202 , u0|vga_text_mode_controller_0|Mux32~202, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~203 , u0|vga_text_mode_controller_0|Mux32~203, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~205 , u0|vga_text_mode_controller_0|Mux32~205, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~137 , u0|vga_text_mode_controller_0|Mux36~137, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~136 , u0|vga_text_mode_controller_0|Mux36~136, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~210 , u0|vga_text_mode_controller_0|Mux32~210, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~142 , u0|vga_text_mode_controller_0|Mux36~142, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~143 , u0|vga_text_mode_controller_0|Mux36~143, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~211 , u0|vga_text_mode_controller_0|Mux32~211, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~206 , u0|vga_text_mode_controller_0|Mux32~206, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~964 , u0|vga_text_mode_controller_0|Mux32~964, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~139 , u0|vga_text_mode_controller_0|Mux36~139, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~207 , u0|vga_text_mode_controller_0|Mux32~207, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~208 , u0|vga_text_mode_controller_0|Mux32~208, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~209 , u0|vga_text_mode_controller_0|Mux32~209, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~212 , u0|vga_text_mode_controller_0|Mux32~212, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~217 , u0|vga_text_mode_controller_0|Mux32~217, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~188 , u0|vga_text_mode_controller_0|Mux32~188, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~189 , u0|vga_text_mode_controller_0|Mux32~189, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~187 , u0|vga_text_mode_controller_0|Mux32~187, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~190 , u0|vga_text_mode_controller_0|Mux32~190, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~191 , u0|vga_text_mode_controller_0|Mux32~191, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~192 , u0|vga_text_mode_controller_0|Mux32~192, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~138 , u0|vga_text_mode_controller_0|Mux36~138, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~140 , u0|vga_text_mode_controller_0|Mux36~140, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~193 , u0|vga_text_mode_controller_0|Mux32~193, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~194 , u0|vga_text_mode_controller_0|Mux32~194, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~195 , u0|vga_text_mode_controller_0|Mux32~195, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~198 , u0|vga_text_mode_controller_0|Mux32~198, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~196 , u0|vga_text_mode_controller_0|Mux32~196, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~197 , u0|vga_text_mode_controller_0|Mux32~197, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~199 , u0|vga_text_mode_controller_0|Mux32~199, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~200 , u0|vga_text_mode_controller_0|Mux32~200, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~184 , u0|vga_text_mode_controller_0|Mux32~184, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~183 , u0|vga_text_mode_controller_0|Mux32~183, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~185 , u0|vga_text_mode_controller_0|Mux32~185, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~135 , u0|vga_text_mode_controller_0|Mux36~135, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~953 , u0|vga_text_mode_controller_0|Mux34~953, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~175 , u0|vga_text_mode_controller_0|Mux32~175, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~180 , u0|vga_text_mode_controller_0|Mux32~180, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~179 , u0|vga_text_mode_controller_0|Mux32~179, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~181 , u0|vga_text_mode_controller_0|Mux32~181, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~177 , u0|vga_text_mode_controller_0|Mux32~177, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~176 , u0|vga_text_mode_controller_0|Mux32~176, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~178 , u0|vga_text_mode_controller_0|Mux32~178, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~182 , u0|vga_text_mode_controller_0|Mux32~182, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~186 , u0|vga_text_mode_controller_0|Mux32~186, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~201 , u0|vga_text_mode_controller_0|Mux32~201, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~132 , u0|vga_text_mode_controller_0|Mux36~132, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~131 , u0|vga_text_mode_controller_0|Mux36~131, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~89 , u0|vga_text_mode_controller_0|Mux34~89, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~173 , u0|vga_text_mode_controller_0|Mux32~173, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~169 , u0|vga_text_mode_controller_0|Mux32~169, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~170 , u0|vga_text_mode_controller_0|Mux32~170, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~171 , u0|vga_text_mode_controller_0|Mux32~171, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~130 , u0|vga_text_mode_controller_0|Mux36~130, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~168 , u0|vga_text_mode_controller_0|Mux32~168, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~172 , u0|vga_text_mode_controller_0|Mux32~172, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~166 , u0|vga_text_mode_controller_0|Mux32~166, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~165 , u0|vga_text_mode_controller_0|Mux32~165, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~167 , u0|vga_text_mode_controller_0|Mux32~167, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~174 , u0|vga_text_mode_controller_0|Mux32~174, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~218 , u0|vga_text_mode_controller_0|Mux32~218, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~123 , u0|vga_text_mode_controller_0|Mux32~123, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~121 , u0|vga_text_mode_controller_0|Mux36~121, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~121 , u0|vga_text_mode_controller_0|Mux32~121, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~120 , u0|vga_text_mode_controller_0|Mux32~120, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~122 , u0|vga_text_mode_controller_0|Mux32~122, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~124 , u0|vga_text_mode_controller_0|Mux32~124, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~125 , u0|vga_text_mode_controller_0|Mux32~125, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~126 , u0|vga_text_mode_controller_0|Mux32~126, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~124 , u0|vga_text_mode_controller_0|Mux36~124, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~158 , u0|vga_text_mode_controller_0|Mux32~158, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~129 , u0|vga_text_mode_controller_0|Mux36~129, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~128 , u0|vga_text_mode_controller_0|Mux36~128, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~162 , u0|vga_text_mode_controller_0|Mux32~162, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~127 , u0|vga_text_mode_controller_0|Mux36~127, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~160 , u0|vga_text_mode_controller_0|Mux32~160, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~125 , u0|vga_text_mode_controller_0|Mux36~125, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~126 , u0|vga_text_mode_controller_0|Mux36~126, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~159 , u0|vga_text_mode_controller_0|Mux32~159, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~161 , u0|vga_text_mode_controller_0|Mux32~161, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~163 , u0|vga_text_mode_controller_0|Mux32~163, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~144 , u0|vga_text_mode_controller_0|Mux32~144, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~143 , u0|vga_text_mode_controller_0|Mux32~143, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~151 , u0|vga_text_mode_controller_0|Mux32~151, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~147 , u0|vga_text_mode_controller_0|Mux32~147, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~146 , u0|vga_text_mode_controller_0|Mux32~146, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~148 , u0|vga_text_mode_controller_0|Mux32~148, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~149 , u0|vga_text_mode_controller_0|Mux32~149, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~150 , u0|vga_text_mode_controller_0|Mux32~150, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~152 , u0|vga_text_mode_controller_0|Mux32~152, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~145 , u0|vga_text_mode_controller_0|Mux32~145, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~153 , u0|vga_text_mode_controller_0|Mux32~153, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~154 , u0|vga_text_mode_controller_0|Mux32~154, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~155 , u0|vga_text_mode_controller_0|Mux32~155, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~156 , u0|vga_text_mode_controller_0|Mux32~156, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~138 , u0|vga_text_mode_controller_0|Mux32~138, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~123 , u0|vga_text_mode_controller_0|Mux36~123, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~139 , u0|vga_text_mode_controller_0|Mux32~139, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~140 , u0|vga_text_mode_controller_0|Mux32~140, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~141 , u0|vga_text_mode_controller_0|Mux32~141, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~122 , u0|vga_text_mode_controller_0|Mux36~122, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~127 , u0|vga_text_mode_controller_0|Mux32~127, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~128 , u0|vga_text_mode_controller_0|Mux32~128, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~129 , u0|vga_text_mode_controller_0|Mux32~129, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~130 , u0|vga_text_mode_controller_0|Mux32~130, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~131 , u0|vga_text_mode_controller_0|Mux32~131, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~135 , u0|vga_text_mode_controller_0|Mux32~135, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~133 , u0|vga_text_mode_controller_0|Mux32~133, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~132 , u0|vga_text_mode_controller_0|Mux32~132, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~134 , u0|vga_text_mode_controller_0|Mux32~134, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~136 , u0|vga_text_mode_controller_0|Mux32~136, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~137 , u0|vga_text_mode_controller_0|Mux32~137, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~142 , u0|vga_text_mode_controller_0|Mux32~142, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~157 , u0|vga_text_mode_controller_0|Mux32~157, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~164 , u0|vga_text_mode_controller_0|Mux32~164, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~219 , u0|vga_text_mode_controller_0|Mux32~219, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~276 , u0|vga_text_mode_controller_0|Mux32~276, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~13 , u0|vga_text_mode_controller_0|always3~13, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~27 , u0|vga_text_mode_controller_0|red[0]~27, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~28 , u0|vga_text_mode_controller_0|red[0]~28, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~454 , u0|vga_text_mode_controller_0|Mux32~454, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~451 , u0|vga_text_mode_controller_0|Mux32~451, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~452 , u0|vga_text_mode_controller_0|Mux32~452, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~453 , u0|vga_text_mode_controller_0|Mux32~453, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~450 , u0|vga_text_mode_controller_0|Mux32~450, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~455 , u0|vga_text_mode_controller_0|Mux32~455, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~470 , u0|vga_text_mode_controller_0|Mux32~470, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~469 , u0|vga_text_mode_controller_0|Mux32~469, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~471 , u0|vga_text_mode_controller_0|Mux32~471, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~468 , u0|vga_text_mode_controller_0|Mux32~468, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~472 , u0|vga_text_mode_controller_0|Mux32~472, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~473 , u0|vga_text_mode_controller_0|Mux32~473, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~456 , u0|vga_text_mode_controller_0|Mux32~456, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~458 , u0|vga_text_mode_controller_0|Mux32~458, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~457 , u0|vga_text_mode_controller_0|Mux32~457, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~459 , u0|vga_text_mode_controller_0|Mux32~459, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~460 , u0|vga_text_mode_controller_0|Mux32~460, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~461 , u0|vga_text_mode_controller_0|Mux32~461, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~462 , u0|vga_text_mode_controller_0|Mux32~462, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~463 , u0|vga_text_mode_controller_0|Mux32~463, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~464 , u0|vga_text_mode_controller_0|Mux32~464, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~465 , u0|vga_text_mode_controller_0|Mux32~465, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~466 , u0|vga_text_mode_controller_0|Mux32~466, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~467 , u0|vga_text_mode_controller_0|Mux32~467, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~474 , u0|vga_text_mode_controller_0|Mux32~474, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~478 , u0|vga_text_mode_controller_0|Mux32~478, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~479 , u0|vga_text_mode_controller_0|Mux32~479, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~477 , u0|vga_text_mode_controller_0|Mux32~477, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~480 , u0|vga_text_mode_controller_0|Mux32~480, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~481 , u0|vga_text_mode_controller_0|Mux32~481, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~475 , u0|vga_text_mode_controller_0|Mux32~475, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~476 , u0|vga_text_mode_controller_0|Mux32~476, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~482 , u0|vga_text_mode_controller_0|Mux32~482, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~498 , u0|vga_text_mode_controller_0|Mux32~498, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~495 , u0|vga_text_mode_controller_0|Mux32~495, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~496 , u0|vga_text_mode_controller_0|Mux32~496, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~497 , u0|vga_text_mode_controller_0|Mux32~497, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~499 , u0|vga_text_mode_controller_0|Mux32~499, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~483 , u0|vga_text_mode_controller_0|Mux32~483, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~484 , u0|vga_text_mode_controller_0|Mux32~484, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~486 , u0|vga_text_mode_controller_0|Mux32~486, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~485 , u0|vga_text_mode_controller_0|Mux32~485, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~487 , u0|vga_text_mode_controller_0|Mux32~487, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~491 , u0|vga_text_mode_controller_0|Mux32~491, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~492 , u0|vga_text_mode_controller_0|Mux32~492, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~490 , u0|vga_text_mode_controller_0|Mux32~490, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~493 , u0|vga_text_mode_controller_0|Mux32~493, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~489 , u0|vga_text_mode_controller_0|Mux32~489, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~488 , u0|vga_text_mode_controller_0|Mux32~488, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~994 , u0|vga_text_mode_controller_0|Mux32~994, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~995 , u0|vga_text_mode_controller_0|Mux32~995, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~494 , u0|vga_text_mode_controller_0|Mux32~494, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~500 , u0|vga_text_mode_controller_0|Mux32~500, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~501 , u0|vga_text_mode_controller_0|Mux32~501, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~511 , u0|vga_text_mode_controller_0|Mux32~511, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~512 , u0|vga_text_mode_controller_0|Mux32~512, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~509 , u0|vga_text_mode_controller_0|Mux32~509, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~507 , u0|vga_text_mode_controller_0|Mux32~507, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~506 , u0|vga_text_mode_controller_0|Mux32~506, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~508 , u0|vga_text_mode_controller_0|Mux32~508, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~505 , u0|vga_text_mode_controller_0|Mux32~505, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~510 , u0|vga_text_mode_controller_0|Mux32~510, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~514 , u0|vga_text_mode_controller_0|Mux32~514, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~513 , u0|vga_text_mode_controller_0|Mux32~513, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~515 , u0|vga_text_mode_controller_0|Mux32~515, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~516 , u0|vga_text_mode_controller_0|Mux32~516, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~502 , u0|vga_text_mode_controller_0|Mux32~502, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~503 , u0|vga_text_mode_controller_0|Mux32~503, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~504 , u0|vga_text_mode_controller_0|Mux32~504, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~517 , u0|vga_text_mode_controller_0|Mux32~517, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~30 , u0|vga_text_mode_controller_0|red[0]~30, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~353 , u0|vga_text_mode_controller_0|Mux32~353, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~354 , u0|vga_text_mode_controller_0|Mux32~354, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~355 , u0|vga_text_mode_controller_0|Mux32~355, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~352 , u0|vga_text_mode_controller_0|Mux32~352, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~356 , u0|vga_text_mode_controller_0|Mux32~356, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~357 , u0|vga_text_mode_controller_0|Mux32~357, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~375 , u0|vga_text_mode_controller_0|Mux32~375, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~371 , u0|vga_text_mode_controller_0|Mux32~371, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~372 , u0|vga_text_mode_controller_0|Mux32~372, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~373 , u0|vga_text_mode_controller_0|Mux32~373, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~374 , u0|vga_text_mode_controller_0|Mux32~374, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~376 , u0|vga_text_mode_controller_0|Mux32~376, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~360 , u0|vga_text_mode_controller_0|Mux32~360, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~359 , u0|vga_text_mode_controller_0|Mux32~359, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~361 , u0|vga_text_mode_controller_0|Mux32~361, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~362 , u0|vga_text_mode_controller_0|Mux32~362, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~358 , u0|vga_text_mode_controller_0|Mux32~358, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~363 , u0|vga_text_mode_controller_0|Mux32~363, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~365 , u0|vga_text_mode_controller_0|Mux32~365, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~366 , u0|vga_text_mode_controller_0|Mux32~366, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~367 , u0|vga_text_mode_controller_0|Mux32~367, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~364 , u0|vga_text_mode_controller_0|Mux32~364, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~368 , u0|vga_text_mode_controller_0|Mux32~368, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~369 , u0|vga_text_mode_controller_0|Mux32~369, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~370 , u0|vga_text_mode_controller_0|Mux32~370, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~377 , u0|vga_text_mode_controller_0|Mux32~377, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~342 , u0|vga_text_mode_controller_0|Mux32~342, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~346 , u0|vga_text_mode_controller_0|Mux32~346, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~344 , u0|vga_text_mode_controller_0|Mux32~344, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~343 , u0|vga_text_mode_controller_0|Mux32~343, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~345 , u0|vga_text_mode_controller_0|Mux32~345, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~347 , u0|vga_text_mode_controller_0|Mux32~347, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~340 , u0|vga_text_mode_controller_0|Mux32~340, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~341 , u0|vga_text_mode_controller_0|Mux32~341, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~348 , u0|vga_text_mode_controller_0|Mux32~348, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~334 , u0|vga_text_mode_controller_0|Mux32~334, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~335 , u0|vga_text_mode_controller_0|Mux32~335, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~336 , u0|vga_text_mode_controller_0|Mux32~336, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~337 , u0|vga_text_mode_controller_0|Mux32~337, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~333 , u0|vga_text_mode_controller_0|Mux32~333, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~338 , u0|vga_text_mode_controller_0|Mux32~338, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~349 , u0|vga_text_mode_controller_0|Mux32~349, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~350 , u0|vga_text_mode_controller_0|Mux32~350, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~351 , u0|vga_text_mode_controller_0|Mux32~351, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~378 , u0|vga_text_mode_controller_0|Mux32~378, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~379 , u0|vga_text_mode_controller_0|Mux32~379, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~380 , u0|vga_text_mode_controller_0|Mux32~380, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~331 , u0|vga_text_mode_controller_0|Mux32~331, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~329 , u0|vga_text_mode_controller_0|Mux32~329, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~330 , u0|vga_text_mode_controller_0|Mux32~330, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~332 , u0|vga_text_mode_controller_0|Mux32~332, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~381 , u0|vga_text_mode_controller_0|Mux32~381, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~286 , u0|vga_text_mode_controller_0|Mux32~286, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~285 , u0|vga_text_mode_controller_0|Mux32~285, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~287 , u0|vga_text_mode_controller_0|Mux32~287, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~288 , u0|vga_text_mode_controller_0|Mux32~288, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~289 , u0|vga_text_mode_controller_0|Mux32~289, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~969 , u0|vga_text_mode_controller_0|Mux32~969, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~970 , u0|vga_text_mode_controller_0|Mux32~970, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~284 , u0|vga_text_mode_controller_0|Mux32~284, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~290 , u0|vga_text_mode_controller_0|Mux32~290, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~292 , u0|vga_text_mode_controller_0|Mux32~292, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~293 , u0|vga_text_mode_controller_0|Mux32~293, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~294 , u0|vga_text_mode_controller_0|Mux32~294, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~295 , u0|vga_text_mode_controller_0|Mux32~295, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~291 , u0|vga_text_mode_controller_0|Mux32~291, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~296 , u0|vga_text_mode_controller_0|Mux32~296, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~278 , u0|vga_text_mode_controller_0|Mux32~278, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~279 , u0|vga_text_mode_controller_0|Mux32~279, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~280 , u0|vga_text_mode_controller_0|Mux32~280, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~277 , u0|vga_text_mode_controller_0|Mux32~277, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~281 , u0|vga_text_mode_controller_0|Mux32~281, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~282 , u0|vga_text_mode_controller_0|Mux32~282, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~297 , u0|vga_text_mode_controller_0|Mux32~297, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~317 , u0|vga_text_mode_controller_0|Mux32~317, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~313 , u0|vga_text_mode_controller_0|Mux32~313, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~315 , u0|vga_text_mode_controller_0|Mux32~315, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~314 , u0|vga_text_mode_controller_0|Mux32~314, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~316 , u0|vga_text_mode_controller_0|Mux32~316, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~318 , u0|vga_text_mode_controller_0|Mux32~318, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~300 , u0|vga_text_mode_controller_0|Mux32~300, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~298 , u0|vga_text_mode_controller_0|Mux32~298, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~299 , u0|vga_text_mode_controller_0|Mux32~299, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~301 , u0|vga_text_mode_controller_0|Mux32~301, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~310 , u0|vga_text_mode_controller_0|Mux32~310, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~308 , u0|vga_text_mode_controller_0|Mux32~308, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~309 , u0|vga_text_mode_controller_0|Mux32~309, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~311 , u0|vga_text_mode_controller_0|Mux32~311, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~306 , u0|vga_text_mode_controller_0|Mux32~306, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~304 , u0|vga_text_mode_controller_0|Mux32~304, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~303 , u0|vga_text_mode_controller_0|Mux32~303, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~305 , u0|vga_text_mode_controller_0|Mux32~305, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~302 , u0|vga_text_mode_controller_0|Mux32~302, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~307 , u0|vga_text_mode_controller_0|Mux32~307, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~312 , u0|vga_text_mode_controller_0|Mux32~312, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~319 , u0|vga_text_mode_controller_0|Mux32~319, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~320 , u0|vga_text_mode_controller_0|Mux32~320, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~323 , u0|vga_text_mode_controller_0|Mux32~323, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~322 , u0|vga_text_mode_controller_0|Mux32~322, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~325 , u0|vga_text_mode_controller_0|Mux32~325, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~324 , u0|vga_text_mode_controller_0|Mux32~324, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~326 , u0|vga_text_mode_controller_0|Mux32~326, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~327 , u0|vga_text_mode_controller_0|Mux32~327, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~328 , u0|vga_text_mode_controller_0|Mux32~328, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~29 , u0|vga_text_mode_controller_0|red[0]~29, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~413 , u0|vga_text_mode_controller_0|Mux32~413, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~414 , u0|vga_text_mode_controller_0|Mux32~414, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~403 , u0|vga_text_mode_controller_0|Mux32~403, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~404 , u0|vga_text_mode_controller_0|Mux32~404, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~405 , u0|vga_text_mode_controller_0|Mux32~405, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~410 , u0|vga_text_mode_controller_0|Mux32~410, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~408 , u0|vga_text_mode_controller_0|Mux32~408, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~407 , u0|vga_text_mode_controller_0|Mux32~407, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~409 , u0|vga_text_mode_controller_0|Mux32~409, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~406 , u0|vga_text_mode_controller_0|Mux32~406, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~411 , u0|vga_text_mode_controller_0|Mux32~411, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~412 , u0|vga_text_mode_controller_0|Mux32~412, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~398 , u0|vga_text_mode_controller_0|Mux32~398, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~399 , u0|vga_text_mode_controller_0|Mux32~399, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~401 , u0|vga_text_mode_controller_0|Mux32~401, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~400 , u0|vga_text_mode_controller_0|Mux32~400, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~402 , u0|vga_text_mode_controller_0|Mux32~402, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~415 , u0|vga_text_mode_controller_0|Mux32~415, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~998 , u0|vga_text_mode_controller_0|Mux32~998, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~999 , u0|vga_text_mode_controller_0|Mux32~999, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~416 , u0|vga_text_mode_controller_0|Mux32~416, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~419 , u0|vga_text_mode_controller_0|Mux32~419, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~417 , u0|vga_text_mode_controller_0|Mux32~417, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~418 , u0|vga_text_mode_controller_0|Mux32~418, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~420 , u0|vga_text_mode_controller_0|Mux32~420, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~996 , u0|vga_text_mode_controller_0|Mux32~996, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~425 , u0|vga_text_mode_controller_0|Mux32~425, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~421 , u0|vga_text_mode_controller_0|Mux32~421, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~423 , u0|vga_text_mode_controller_0|Mux32~423, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~422 , u0|vga_text_mode_controller_0|Mux32~422, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~424 , u0|vga_text_mode_controller_0|Mux32~424, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~426 , u0|vga_text_mode_controller_0|Mux32~426, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~997 , u0|vga_text_mode_controller_0|Mux32~997, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~427 , u0|vga_text_mode_controller_0|Mux32~427, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~147 , u0|vga_text_mode_controller_0|Mux36~147, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~382 , u0|vga_text_mode_controller_0|Mux32~382, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~383 , u0|vga_text_mode_controller_0|Mux32~383, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~391 , u0|vga_text_mode_controller_0|Mux32~391, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~395 , u0|vga_text_mode_controller_0|Mux32~395, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~393 , u0|vga_text_mode_controller_0|Mux32~393, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~392 , u0|vga_text_mode_controller_0|Mux32~392, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~394 , u0|vga_text_mode_controller_0|Mux32~394, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~396 , u0|vga_text_mode_controller_0|Mux32~396, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~385 , u0|vga_text_mode_controller_0|Mux32~385, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~386 , u0|vga_text_mode_controller_0|Mux32~386, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~387 , u0|vga_text_mode_controller_0|Mux32~387, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~388 , u0|vga_text_mode_controller_0|Mux32~388, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~389 , u0|vga_text_mode_controller_0|Mux32~389, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~384 , u0|vga_text_mode_controller_0|Mux32~384, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~390 , u0|vga_text_mode_controller_0|Mux32~390, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~397 , u0|vga_text_mode_controller_0|Mux32~397, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~439 , u0|vga_text_mode_controller_0|Mux32~439, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~438 , u0|vga_text_mode_controller_0|Mux32~438, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~440 , u0|vga_text_mode_controller_0|Mux32~440, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~436 , u0|vga_text_mode_controller_0|Mux32~436, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~434 , u0|vga_text_mode_controller_0|Mux32~434, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~433 , u0|vga_text_mode_controller_0|Mux32~433, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~435 , u0|vga_text_mode_controller_0|Mux32~435, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~437 , u0|vga_text_mode_controller_0|Mux32~437, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~441 , u0|vga_text_mode_controller_0|Mux32~441, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~443 , u0|vga_text_mode_controller_0|Mux32~443, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~444 , u0|vga_text_mode_controller_0|Mux32~444, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~445 , u0|vga_text_mode_controller_0|Mux32~445, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~446 , u0|vga_text_mode_controller_0|Mux32~446, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~442 , u0|vga_text_mode_controller_0|Mux32~442, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~447 , u0|vga_text_mode_controller_0|Mux32~447, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~428 , u0|vga_text_mode_controller_0|Mux32~428, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~431 , u0|vga_text_mode_controller_0|Mux32~431, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~429 , u0|vga_text_mode_controller_0|Mux32~429, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~430 , u0|vga_text_mode_controller_0|Mux32~430, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~432 , u0|vga_text_mode_controller_0|Mux32~432, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~448 , u0|vga_text_mode_controller_0|Mux32~448, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~449 , u0|vga_text_mode_controller_0|Mux32~449, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~31 , u0|vga_text_mode_controller_0|red[0]~31, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~32 , u0|vga_text_mode_controller_0|red[0]~32, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~35 , u0|vga_text_mode_controller_0|red[0]~35, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~16 , u0|vga_text_mode_controller_0|always3~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~14 , u0|vga_text_mode_controller_0|always3~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~39 , u0|vga_text_mode_controller_0|red[0]~39, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[18]~17 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[18]~17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[18]~16 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[18]~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[17]~19 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[17]~19, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[17]~18 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[17]~18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[16]~21 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[16]~21, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[16]~20 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[16]~20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[15]~23 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[15]~23, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[15]~22 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[15]~22, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[23]~24 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[23]~24, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[23]~30 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[23]~30, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[22]~31 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[22]~31, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[22]~25 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[22]~25, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[21]~26 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[21]~26, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[21]~27 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[21]~27, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[20]~29 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[20]~29, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[20]~28 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|StageOut[20]~28, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u0|vga_text_mode_controller_0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~0 , u0|vga_text_mode_controller_0|Add4~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~2 , u0|vga_text_mode_controller_0|Add4~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~4 , u0|vga_text_mode_controller_0|Add4~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~6 , u0|vga_text_mode_controller_0|Add4~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~8 , u0|vga_text_mode_controller_0|Add4~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~970 , u0|vga_text_mode_controller_0|Mux34~970, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~511 , u0|vga_text_mode_controller_0|Mux34~511, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~512 , u0|vga_text_mode_controller_0|Mux34~512, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~513 , u0|vga_text_mode_controller_0|Mux34~513, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~514 , u0|vga_text_mode_controller_0|Mux34~514, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~515 , u0|vga_text_mode_controller_0|Mux34~515, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~505 , u0|vga_text_mode_controller_0|Mux34~505, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~506 , u0|vga_text_mode_controller_0|Mux34~506, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~507 , u0|vga_text_mode_controller_0|Mux34~507, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~504 , u0|vga_text_mode_controller_0|Mux34~504, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~508 , u0|vga_text_mode_controller_0|Mux34~508, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~509 , u0|vga_text_mode_controller_0|Mux34~509, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~503 , u0|vga_text_mode_controller_0|Mux34~503, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~502 , u0|vga_text_mode_controller_0|Mux34~502, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~991 , u0|vga_text_mode_controller_0|Mux34~991, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~992 , u0|vga_text_mode_controller_0|Mux34~992, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~510 , u0|vga_text_mode_controller_0|Mux34~510, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~498 , u0|vga_text_mode_controller_0|Mux34~498, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~499 , u0|vga_text_mode_controller_0|Mux34~499, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~500 , u0|vga_text_mode_controller_0|Mux34~500, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~501 , u0|vga_text_mode_controller_0|Mux34~501, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~516 , u0|vga_text_mode_controller_0|Mux34~516, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~10 , u0|vga_text_mode_controller_0|Add4~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~12 , u0|vga_text_mode_controller_0|Add4~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~522 , u0|vga_text_mode_controller_0|Mux34~522, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~517 , u0|vga_text_mode_controller_0|Mux34~517, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~470 , u0|vga_text_mode_controller_0|Mux35~470, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~469 , u0|vga_text_mode_controller_0|Mux35~469, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~519 , u0|vga_text_mode_controller_0|Mux34~519, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~88 , u0|vga_text_mode_controller_0|Mux34~88, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~87 , u0|vga_text_mode_controller_0|Mux34~87, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~978 , u0|vga_text_mode_controller_0|Mux34~978, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~520 , u0|vga_text_mode_controller_0|Mux34~520, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~518 , u0|vga_text_mode_controller_0|Mux34~518, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~521 , u0|vga_text_mode_controller_0|Mux34~521, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~523 , u0|vga_text_mode_controller_0|Mux34~523, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~524 , u0|vga_text_mode_controller_0|Mux34~524, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~529 , u0|vga_text_mode_controller_0|Mux34~529, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~525 , u0|vga_text_mode_controller_0|Mux34~525, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~526 , u0|vga_text_mode_controller_0|Mux34~526, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~527 , u0|vga_text_mode_controller_0|Mux34~527, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~528 , u0|vga_text_mode_controller_0|Mux34~528, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~530 , u0|vga_text_mode_controller_0|Mux34~530, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~531 , u0|vga_text_mode_controller_0|Mux34~531, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~550 , u0|vga_text_mode_controller_0|Mux34~550, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~549 , u0|vga_text_mode_controller_0|Mux34~549, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~551 , u0|vga_text_mode_controller_0|Mux34~551, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~540 , u0|vga_text_mode_controller_0|Mux34~540, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~536 , u0|vga_text_mode_controller_0|Mux34~536, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~537 , u0|vga_text_mode_controller_0|Mux34~537, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~538 , u0|vga_text_mode_controller_0|Mux34~538, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~539 , u0|vga_text_mode_controller_0|Mux34~539, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~541 , u0|vga_text_mode_controller_0|Mux34~541, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~543 , u0|vga_text_mode_controller_0|Mux34~543, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~544 , u0|vga_text_mode_controller_0|Mux34~544, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~545 , u0|vga_text_mode_controller_0|Mux34~545, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~542 , u0|vga_text_mode_controller_0|Mux34~542, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~546 , u0|vga_text_mode_controller_0|Mux34~546, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~547 , u0|vga_text_mode_controller_0|Mux34~547, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~548 , u0|vga_text_mode_controller_0|Mux34~548, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~532 , u0|vga_text_mode_controller_0|Mux34~532, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~533 , u0|vga_text_mode_controller_0|Mux34~533, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~534 , u0|vga_text_mode_controller_0|Mux34~534, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~535 , u0|vga_text_mode_controller_0|Mux34~535, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~552 , u0|vga_text_mode_controller_0|Mux34~552, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~553 , u0|vga_text_mode_controller_0|Mux34~553, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~971 , u0|vga_text_mode_controller_0|Mux34~971, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~987 , u0|vga_text_mode_controller_0|Mux34~987, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~988 , u0|vga_text_mode_controller_0|Mux34~988, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~625 , u0|vga_text_mode_controller_0|Mux34~625, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~626 , u0|vga_text_mode_controller_0|Mux34~626, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~627 , u0|vga_text_mode_controller_0|Mux34~627, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~628 , u0|vga_text_mode_controller_0|Mux34~628, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~629 , u0|vga_text_mode_controller_0|Mux34~629, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~630 , u0|vga_text_mode_controller_0|Mux34~630, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~631 , u0|vga_text_mode_controller_0|Mux34~631, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~632 , u0|vga_text_mode_controller_0|Mux34~632, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~633 , u0|vga_text_mode_controller_0|Mux34~633, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~634 , u0|vga_text_mode_controller_0|Mux34~634, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~635 , u0|vga_text_mode_controller_0|Mux34~635, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~621 , u0|vga_text_mode_controller_0|Mux34~621, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~622 , u0|vga_text_mode_controller_0|Mux34~622, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~623 , u0|vga_text_mode_controller_0|Mux34~623, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~624 , u0|vga_text_mode_controller_0|Mux34~624, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~636 , u0|vga_text_mode_controller_0|Mux34~636, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~608 , u0|vga_text_mode_controller_0|Mux34~608, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~609 , u0|vga_text_mode_controller_0|Mux34~609, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~607 , u0|vga_text_mode_controller_0|Mux34~607, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~606 , u0|vga_text_mode_controller_0|Mux34~606, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~610 , u0|vga_text_mode_controller_0|Mux34~610, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~611 , u0|vga_text_mode_controller_0|Mux34~611, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~615 , u0|vga_text_mode_controller_0|Mux34~615, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~612 , u0|vga_text_mode_controller_0|Mux34~612, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~613 , u0|vga_text_mode_controller_0|Mux34~613, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~614 , u0|vga_text_mode_controller_0|Mux34~614, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~616 , u0|vga_text_mode_controller_0|Mux34~616, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~617 , u0|vga_text_mode_controller_0|Mux34~617, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~601 , u0|vga_text_mode_controller_0|Mux34~601, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~602 , u0|vga_text_mode_controller_0|Mux34~602, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~604 , u0|vga_text_mode_controller_0|Mux34~604, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~603 , u0|vga_text_mode_controller_0|Mux34~603, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~605 , u0|vga_text_mode_controller_0|Mux34~605, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~618 , u0|vga_text_mode_controller_0|Mux34~618, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~619 , u0|vga_text_mode_controller_0|Mux34~619, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~620 , u0|vga_text_mode_controller_0|Mux34~620, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~408 , u0|vga_text_mode_controller_0|Mux35~408, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~585 , u0|vga_text_mode_controller_0|Mux34~585, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~989 , u0|vga_text_mode_controller_0|Mux34~989, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~990 , u0|vga_text_mode_controller_0|Mux34~990, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~586 , u0|vga_text_mode_controller_0|Mux34~586, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~588 , u0|vga_text_mode_controller_0|Mux34~588, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~590 , u0|vga_text_mode_controller_0|Mux34~590, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~591 , u0|vga_text_mode_controller_0|Mux34~591, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~587 , u0|vga_text_mode_controller_0|Mux34~587, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~589 , u0|vga_text_mode_controller_0|Mux34~589, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~592 , u0|vga_text_mode_controller_0|Mux34~592, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~593 , u0|vga_text_mode_controller_0|Mux34~593, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~582 , u0|vga_text_mode_controller_0|Mux34~582, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~579 , u0|vga_text_mode_controller_0|Mux34~579, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~583 , u0|vga_text_mode_controller_0|Mux34~583, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~580 , u0|vga_text_mode_controller_0|Mux34~580, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~581 , u0|vga_text_mode_controller_0|Mux34~581, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~584 , u0|vga_text_mode_controller_0|Mux34~584, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~596 , u0|vga_text_mode_controller_0|Mux34~596, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~595 , u0|vga_text_mode_controller_0|Mux34~595, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~597 , u0|vga_text_mode_controller_0|Mux34~597, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~594 , u0|vga_text_mode_controller_0|Mux34~594, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~598 , u0|vga_text_mode_controller_0|Mux34~598, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~599 , u0|vga_text_mode_controller_0|Mux34~599, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~575 , u0|vga_text_mode_controller_0|Mux34~575, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~574 , u0|vga_text_mode_controller_0|Mux34~574, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~576 , u0|vga_text_mode_controller_0|Mux34~576, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~577 , u0|vga_text_mode_controller_0|Mux34~577, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~566 , u0|vga_text_mode_controller_0|Mux34~566, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~567 , u0|vga_text_mode_controller_0|Mux34~567, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~568 , u0|vga_text_mode_controller_0|Mux34~568, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~570 , u0|vga_text_mode_controller_0|Mux34~570, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~569 , u0|vga_text_mode_controller_0|Mux34~569, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~571 , u0|vga_text_mode_controller_0|Mux34~571, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~572 , u0|vga_text_mode_controller_0|Mux34~572, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~562 , u0|vga_text_mode_controller_0|Mux34~562, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~561 , u0|vga_text_mode_controller_0|Mux34~561, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~563 , u0|vga_text_mode_controller_0|Mux34~563, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~564 , u0|vga_text_mode_controller_0|Mux34~564, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~560 , u0|vga_text_mode_controller_0|Mux34~560, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~565 , u0|vga_text_mode_controller_0|Mux34~565, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~573 , u0|vga_text_mode_controller_0|Mux34~573, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~554 , u0|vga_text_mode_controller_0|Mux34~554, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~555 , u0|vga_text_mode_controller_0|Mux34~555, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~556 , u0|vga_text_mode_controller_0|Mux34~556, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~557 , u0|vga_text_mode_controller_0|Mux34~557, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~558 , u0|vga_text_mode_controller_0|Mux34~558, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~559 , u0|vga_text_mode_controller_0|Mux34~559, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~578 , u0|vga_text_mode_controller_0|Mux34~578, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~600 , u0|vga_text_mode_controller_0|Mux34~600, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~637 , u0|vga_text_mode_controller_0|Mux34~637, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~638 , u0|vga_text_mode_controller_0|Mux34~638, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~653 , u0|vga_text_mode_controller_0|Mux34~653, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~651 , u0|vga_text_mode_controller_0|Mux34~651, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~650 , u0|vga_text_mode_controller_0|Mux34~650, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~652 , u0|vga_text_mode_controller_0|Mux34~652, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~654 , u0|vga_text_mode_controller_0|Mux34~654, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~645 , u0|vga_text_mode_controller_0|Mux34~645, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~646 , u0|vga_text_mode_controller_0|Mux34~646, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~647 , u0|vga_text_mode_controller_0|Mux34~647, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~648 , u0|vga_text_mode_controller_0|Mux34~648, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~644 , u0|vga_text_mode_controller_0|Mux34~644, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~649 , u0|vga_text_mode_controller_0|Mux34~649, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~655 , u0|vga_text_mode_controller_0|Mux34~655, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~656 , u0|vga_text_mode_controller_0|Mux34~656, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~657 , u0|vga_text_mode_controller_0|Mux34~657, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~658 , u0|vga_text_mode_controller_0|Mux34~658, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~659 , u0|vga_text_mode_controller_0|Mux34~659, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~640 , u0|vga_text_mode_controller_0|Mux34~640, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~639 , u0|vga_text_mode_controller_0|Mux34~639, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~641 , u0|vga_text_mode_controller_0|Mux34~641, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~642 , u0|vga_text_mode_controller_0|Mux34~642, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~643 , u0|vga_text_mode_controller_0|Mux34~643, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~660 , u0|vga_text_mode_controller_0|Mux34~660, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~693 , u0|vga_text_mode_controller_0|Mux34~693, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~692 , u0|vga_text_mode_controller_0|Mux34~692, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~985 , u0|vga_text_mode_controller_0|Mux34~985, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~986 , u0|vga_text_mode_controller_0|Mux34~986, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~688 , u0|vga_text_mode_controller_0|Mux34~688, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~689 , u0|vga_text_mode_controller_0|Mux34~689, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~690 , u0|vga_text_mode_controller_0|Mux34~690, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~691 , u0|vga_text_mode_controller_0|Mux34~691, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~694 , u0|vga_text_mode_controller_0|Mux34~694, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~685 , u0|vga_text_mode_controller_0|Mux34~685, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~686 , u0|vga_text_mode_controller_0|Mux34~686, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~687 , u0|vga_text_mode_controller_0|Mux34~687, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~696 , u0|vga_text_mode_controller_0|Mux34~696, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~695 , u0|vga_text_mode_controller_0|Mux34~695, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~697 , u0|vga_text_mode_controller_0|Mux34~697, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~698 , u0|vga_text_mode_controller_0|Mux34~698, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~671 , u0|vga_text_mode_controller_0|Mux34~671, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~672 , u0|vga_text_mode_controller_0|Mux34~672, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~670 , u0|vga_text_mode_controller_0|Mux34~670, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~673 , u0|vga_text_mode_controller_0|Mux34~673, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~681 , u0|vga_text_mode_controller_0|Mux34~681, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~679 , u0|vga_text_mode_controller_0|Mux34~679, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~972 , u0|vga_text_mode_controller_0|Mux34~972, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~680 , u0|vga_text_mode_controller_0|Mux34~680, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~678 , u0|vga_text_mode_controller_0|Mux34~678, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~682 , u0|vga_text_mode_controller_0|Mux34~682, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~674 , u0|vga_text_mode_controller_0|Mux34~674, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~675 , u0|vga_text_mode_controller_0|Mux34~675, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~676 , u0|vga_text_mode_controller_0|Mux34~676, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~677 , u0|vga_text_mode_controller_0|Mux34~677, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~683 , u0|vga_text_mode_controller_0|Mux34~683, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~661 , u0|vga_text_mode_controller_0|Mux34~661, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~662 , u0|vga_text_mode_controller_0|Mux34~662, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~663 , u0|vga_text_mode_controller_0|Mux34~663, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~664 , u0|vga_text_mode_controller_0|Mux34~664, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~665 , u0|vga_text_mode_controller_0|Mux34~665, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~666 , u0|vga_text_mode_controller_0|Mux34~666, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~667 , u0|vga_text_mode_controller_0|Mux34~667, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~668 , u0|vga_text_mode_controller_0|Mux34~668, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~669 , u0|vga_text_mode_controller_0|Mux34~669, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~684 , u0|vga_text_mode_controller_0|Mux34~684, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~699 , u0|vga_text_mode_controller_0|Mux34~699, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~700 , u0|vga_text_mode_controller_0|Mux34~700, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~701 , u0|vga_text_mode_controller_0|Mux34~701, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~702 , u0|vga_text_mode_controller_0|Mux34~702, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~703 , u0|vga_text_mode_controller_0|Mux34~703, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~494 , u0|vga_text_mode_controller_0|Mux34~494, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~969 , u0|vga_text_mode_controller_0|Mux34~969, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~483 , u0|vga_text_mode_controller_0|Mux34~483, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~484 , u0|vga_text_mode_controller_0|Mux34~484, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~491 , u0|vga_text_mode_controller_0|Mux34~491, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~489 , u0|vga_text_mode_controller_0|Mux34~489, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~490 , u0|vga_text_mode_controller_0|Mux34~490, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~492 , u0|vga_text_mode_controller_0|Mux34~492, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~487 , u0|vga_text_mode_controller_0|Mux34~487, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~485 , u0|vga_text_mode_controller_0|Mux34~485, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~486 , u0|vga_text_mode_controller_0|Mux34~486, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~488 , u0|vga_text_mode_controller_0|Mux34~488, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~493 , u0|vga_text_mode_controller_0|Mux34~493, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~495 , u0|vga_text_mode_controller_0|Mux34~495, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~476 , u0|vga_text_mode_controller_0|Mux34~476, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~477 , u0|vga_text_mode_controller_0|Mux34~477, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~976 , u0|vga_text_mode_controller_0|Mux34~976, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~475 , u0|vga_text_mode_controller_0|Mux34~475, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~478 , u0|vga_text_mode_controller_0|Mux34~478, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~471 , u0|vga_text_mode_controller_0|Mux34~471, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~472 , u0|vga_text_mode_controller_0|Mux34~472, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~473 , u0|vga_text_mode_controller_0|Mux34~473, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~474 , u0|vga_text_mode_controller_0|Mux34~474, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~479 , u0|vga_text_mode_controller_0|Mux34~479, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~480 , u0|vga_text_mode_controller_0|Mux34~480, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~481 , u0|vga_text_mode_controller_0|Mux34~481, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~458 , u0|vga_text_mode_controller_0|Mux34~458, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~460 , u0|vga_text_mode_controller_0|Mux34~460, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~956 , u0|vga_text_mode_controller_0|Mux34~956, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~459 , u0|vga_text_mode_controller_0|Mux34~459, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~461 , u0|vga_text_mode_controller_0|Mux34~461, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~464 , u0|vga_text_mode_controller_0|Mux34~464, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~974 , u0|vga_text_mode_controller_0|Mux34~974, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~465 , u0|vga_text_mode_controller_0|Mux34~465, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~291 , u0|vga_text_mode_controller_0|Mux34~291, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~462 , u0|vga_text_mode_controller_0|Mux34~462, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~463 , u0|vga_text_mode_controller_0|Mux34~463, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~466 , u0|vga_text_mode_controller_0|Mux34~466, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~467 , u0|vga_text_mode_controller_0|Mux34~467, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~468 , u0|vga_text_mode_controller_0|Mux34~468, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~469 , u0|vga_text_mode_controller_0|Mux34~469, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~470 , u0|vga_text_mode_controller_0|Mux34~470, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~482 , u0|vga_text_mode_controller_0|Mux34~482, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~452 , u0|vga_text_mode_controller_0|Mux34~452, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~453 , u0|vga_text_mode_controller_0|Mux34~453, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~968 , u0|vga_text_mode_controller_0|Mux34~968, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~451 , u0|vga_text_mode_controller_0|Mux34~451, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~450 , u0|vga_text_mode_controller_0|Mux34~450, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~967 , u0|vga_text_mode_controller_0|Mux34~967, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~454 , u0|vga_text_mode_controller_0|Mux34~454, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~448 , u0|vga_text_mode_controller_0|Mux34~448, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~449 , u0|vga_text_mode_controller_0|Mux34~449, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~455 , u0|vga_text_mode_controller_0|Mux34~455, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~456 , u0|vga_text_mode_controller_0|Mux34~456, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~457 , u0|vga_text_mode_controller_0|Mux34~457, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~496 , u0|vga_text_mode_controller_0|Mux34~496, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~425 , u0|vga_text_mode_controller_0|Mux34~425, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~426 , u0|vga_text_mode_controller_0|Mux34~426, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~428 , u0|vga_text_mode_controller_0|Mux34~428, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~429 , u0|vga_text_mode_controller_0|Mux34~429, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~427 , u0|vga_text_mode_controller_0|Mux34~427, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~430 , u0|vga_text_mode_controller_0|Mux34~430, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~422 , u0|vga_text_mode_controller_0|Mux34~422, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~423 , u0|vga_text_mode_controller_0|Mux34~423, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~414 , u0|vga_text_mode_controller_0|Mux34~414, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~416 , u0|vga_text_mode_controller_0|Mux34~416, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~415 , u0|vga_text_mode_controller_0|Mux34~415, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~417 , u0|vga_text_mode_controller_0|Mux34~417, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~418 , u0|vga_text_mode_controller_0|Mux34~418, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~419 , u0|vga_text_mode_controller_0|Mux34~419, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~420 , u0|vga_text_mode_controller_0|Mux34~420, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~421 , u0|vga_text_mode_controller_0|Mux34~421, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~424 , u0|vga_text_mode_controller_0|Mux34~424, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~431 , u0|vga_text_mode_controller_0|Mux34~431, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~432 , u0|vga_text_mode_controller_0|Mux34~432, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~433 , u0|vga_text_mode_controller_0|Mux34~433, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~438 , u0|vga_text_mode_controller_0|Mux34~438, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~439 , u0|vga_text_mode_controller_0|Mux34~439, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~435 , u0|vga_text_mode_controller_0|Mux34~435, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~436 , u0|vga_text_mode_controller_0|Mux34~436, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~966 , u0|vga_text_mode_controller_0|Mux34~966, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~434 , u0|vga_text_mode_controller_0|Mux34~434, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~437 , u0|vga_text_mode_controller_0|Mux34~437, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~440 , u0|vga_text_mode_controller_0|Mux34~440, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~441 , u0|vga_text_mode_controller_0|Mux34~441, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~443 , u0|vga_text_mode_controller_0|Mux34~443, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~442 , u0|vga_text_mode_controller_0|Mux34~442, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~444 , u0|vga_text_mode_controller_0|Mux34~444, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~445 , u0|vga_text_mode_controller_0|Mux34~445, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~412 , u0|vga_text_mode_controller_0|Mux34~412, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~408 , u0|vga_text_mode_controller_0|Mux34~408, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~409 , u0|vga_text_mode_controller_0|Mux34~409, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~410 , u0|vga_text_mode_controller_0|Mux34~410, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~407 , u0|vga_text_mode_controller_0|Mux34~407, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~411 , u0|vga_text_mode_controller_0|Mux34~411, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~405 , u0|vga_text_mode_controller_0|Mux34~405, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~404 , u0|vga_text_mode_controller_0|Mux34~404, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~406 , u0|vga_text_mode_controller_0|Mux34~406, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~413 , u0|vga_text_mode_controller_0|Mux34~413, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~446 , u0|vga_text_mode_controller_0|Mux34~446, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~365 , u0|vga_text_mode_controller_0|Mux34~365, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~366 , u0|vga_text_mode_controller_0|Mux34~366, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~362 , u0|vga_text_mode_controller_0|Mux34~362, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~363 , u0|vga_text_mode_controller_0|Mux34~363, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~364 , u0|vga_text_mode_controller_0|Mux34~364, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~367 , u0|vga_text_mode_controller_0|Mux34~367, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~398 , u0|vga_text_mode_controller_0|Mux34~398, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~399 , u0|vga_text_mode_controller_0|Mux34~399, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~400 , u0|vga_text_mode_controller_0|Mux34~400, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~397 , u0|vga_text_mode_controller_0|Mux34~397, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~401 , u0|vga_text_mode_controller_0|Mux34~401, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~402 , u0|vga_text_mode_controller_0|Mux34~402, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~382 , u0|vga_text_mode_controller_0|Mux34~382, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~383 , u0|vga_text_mode_controller_0|Mux34~383, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~384 , u0|vga_text_mode_controller_0|Mux34~384, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~393 , u0|vga_text_mode_controller_0|Mux34~393, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~392 , u0|vga_text_mode_controller_0|Mux34~392, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~394 , u0|vga_text_mode_controller_0|Mux34~394, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~385 , u0|vga_text_mode_controller_0|Mux34~385, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~386 , u0|vga_text_mode_controller_0|Mux34~386, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~387 , u0|vga_text_mode_controller_0|Mux34~387, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~388 , u0|vga_text_mode_controller_0|Mux34~388, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~389 , u0|vga_text_mode_controller_0|Mux34~389, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~390 , u0|vga_text_mode_controller_0|Mux34~390, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~391 , u0|vga_text_mode_controller_0|Mux34~391, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~395 , u0|vga_text_mode_controller_0|Mux34~395, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~368 , u0|vga_text_mode_controller_0|Mux34~368, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~369 , u0|vga_text_mode_controller_0|Mux34~369, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~370 , u0|vga_text_mode_controller_0|Mux34~370, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~374 , u0|vga_text_mode_controller_0|Mux34~374, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~372 , u0|vga_text_mode_controller_0|Mux34~372, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~371 , u0|vga_text_mode_controller_0|Mux34~371, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~373 , u0|vga_text_mode_controller_0|Mux34~373, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~375 , u0|vga_text_mode_controller_0|Mux34~375, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~376 , u0|vga_text_mode_controller_0|Mux34~376, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~377 , u0|vga_text_mode_controller_0|Mux34~377, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~378 , u0|vga_text_mode_controller_0|Mux34~378, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~379 , u0|vga_text_mode_controller_0|Mux34~379, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~380 , u0|vga_text_mode_controller_0|Mux34~380, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~381 , u0|vga_text_mode_controller_0|Mux34~381, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~396 , u0|vga_text_mode_controller_0|Mux34~396, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~403 , u0|vga_text_mode_controller_0|Mux34~403, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~447 , u0|vga_text_mode_controller_0|Mux34~447, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~331 , u0|vga_text_mode_controller_0|Mux34~331, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~332 , u0|vga_text_mode_controller_0|Mux34~332, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~333 , u0|vga_text_mode_controller_0|Mux34~333, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~334 , u0|vga_text_mode_controller_0|Mux34~334, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~335 , u0|vga_text_mode_controller_0|Mux34~335, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~975 , u0|vga_text_mode_controller_0|Mux34~975, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~327 , u0|vga_text_mode_controller_0|Mux34~327, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~328 , u0|vga_text_mode_controller_0|Mux34~328, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~964 , u0|vga_text_mode_controller_0|Mux34~964, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~329 , u0|vga_text_mode_controller_0|Mux34~329, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~323 , u0|vga_text_mode_controller_0|Mux34~323, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~322 , u0|vga_text_mode_controller_0|Mux34~322, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~324 , u0|vga_text_mode_controller_0|Mux34~324, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~325 , u0|vga_text_mode_controller_0|Mux34~325, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~963 , u0|vga_text_mode_controller_0|Mux34~963, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~326 , u0|vga_text_mode_controller_0|Mux34~326, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~330 , u0|vga_text_mode_controller_0|Mux34~330, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~321 , u0|vga_text_mode_controller_0|Mux34~321, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~962 , u0|vga_text_mode_controller_0|Mux34~962, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~336 , u0|vga_text_mode_controller_0|Mux34~336, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~356 , u0|vga_text_mode_controller_0|Mux34~356, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~357 , u0|vga_text_mode_controller_0|Mux34~357, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~354 , u0|vga_text_mode_controller_0|Mux34~354, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~355 , u0|vga_text_mode_controller_0|Mux34~355, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~358 , u0|vga_text_mode_controller_0|Mux34~358, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~359 , u0|vga_text_mode_controller_0|Mux34~359, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~360 , u0|vga_text_mode_controller_0|Mux34~360, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~349 , u0|vga_text_mode_controller_0|Mux34~349, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~348 , u0|vga_text_mode_controller_0|Mux34~348, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~347 , u0|vga_text_mode_controller_0|Mux34~347, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~350 , u0|vga_text_mode_controller_0|Mux34~350, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~345 , u0|vga_text_mode_controller_0|Mux34~345, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~346 , u0|vga_text_mode_controller_0|Mux34~346, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~351 , u0|vga_text_mode_controller_0|Mux34~351, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~352 , u0|vga_text_mode_controller_0|Mux34~352, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~344 , u0|vga_text_mode_controller_0|Mux34~344, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~993 , u0|vga_text_mode_controller_0|Mux34~993, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~994 , u0|vga_text_mode_controller_0|Mux34~994, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~341 , u0|vga_text_mode_controller_0|Mux34~341, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~342 , u0|vga_text_mode_controller_0|Mux34~342, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~339 , u0|vga_text_mode_controller_0|Mux34~339, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~965 , u0|vga_text_mode_controller_0|Mux34~965, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~337 , u0|vga_text_mode_controller_0|Mux34~337, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~338 , u0|vga_text_mode_controller_0|Mux34~338, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~340 , u0|vga_text_mode_controller_0|Mux34~340, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~343 , u0|vga_text_mode_controller_0|Mux34~343, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~353 , u0|vga_text_mode_controller_0|Mux34~353, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~361 , u0|vga_text_mode_controller_0|Mux34~361, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~497 , u0|vga_text_mode_controller_0|Mux34~497, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~704 , u0|vga_text_mode_controller_0|Mux34~704, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~705 , u0|vga_text_mode_controller_0|Mux34~705, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~706 , u0|vga_text_mode_controller_0|Mux34~706, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~821 , u0|vga_text_mode_controller_0|Mux34~821, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~948 , u0|vga_text_mode_controller_0|Mux34~948, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~949 , u0|vga_text_mode_controller_0|Mux34~949, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~922 , u0|vga_text_mode_controller_0|Mux34~922, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~923 , u0|vga_text_mode_controller_0|Mux34~923, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~924 , u0|vga_text_mode_controller_0|Mux34~924, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~921 , u0|vga_text_mode_controller_0|Mux34~921, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~925 , u0|vga_text_mode_controller_0|Mux34~925, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~926 , u0|vga_text_mode_controller_0|Mux34~926, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~934 , u0|vga_text_mode_controller_0|Mux34~934, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~935 , u0|vga_text_mode_controller_0|Mux34~935, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~936 , u0|vga_text_mode_controller_0|Mux34~936, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~937 , u0|vga_text_mode_controller_0|Mux34~937, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~933 , u0|vga_text_mode_controller_0|Mux34~933, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~938 , u0|vga_text_mode_controller_0|Mux34~938, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~927 , u0|vga_text_mode_controller_0|Mux34~927, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~931 , u0|vga_text_mode_controller_0|Mux34~931, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~928 , u0|vga_text_mode_controller_0|Mux34~928, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~929 , u0|vga_text_mode_controller_0|Mux34~929, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~930 , u0|vga_text_mode_controller_0|Mux34~930, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~932 , u0|vga_text_mode_controller_0|Mux34~932, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~939 , u0|vga_text_mode_controller_0|Mux34~939, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~944 , u0|vga_text_mode_controller_0|Mux34~944, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~942 , u0|vga_text_mode_controller_0|Mux34~942, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~941 , u0|vga_text_mode_controller_0|Mux34~941, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~943 , u0|vga_text_mode_controller_0|Mux34~943, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~940 , u0|vga_text_mode_controller_0|Mux34~940, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~945 , u0|vga_text_mode_controller_0|Mux34~945, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~946 , u0|vga_text_mode_controller_0|Mux34~946, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~909 , u0|vga_text_mode_controller_0|Mux34~909, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~910 , u0|vga_text_mode_controller_0|Mux34~910, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~912 , u0|vga_text_mode_controller_0|Mux34~912, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~913 , u0|vga_text_mode_controller_0|Mux34~913, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~914 , u0|vga_text_mode_controller_0|Mux34~914, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~915 , u0|vga_text_mode_controller_0|Mux34~915, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~911 , u0|vga_text_mode_controller_0|Mux34~911, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~916 , u0|vga_text_mode_controller_0|Mux34~916, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~917 , u0|vga_text_mode_controller_0|Mux34~917, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~918 , u0|vga_text_mode_controller_0|Mux34~918, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~919 , u0|vga_text_mode_controller_0|Mux34~919, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~907 , u0|vga_text_mode_controller_0|Mux34~907, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~903 , u0|vga_text_mode_controller_0|Mux34~903, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~904 , u0|vga_text_mode_controller_0|Mux34~904, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~905 , u0|vga_text_mode_controller_0|Mux34~905, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~906 , u0|vga_text_mode_controller_0|Mux34~906, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~908 , u0|vga_text_mode_controller_0|Mux34~908, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~920 , u0|vga_text_mode_controller_0|Mux34~920, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~947 , u0|vga_text_mode_controller_0|Mux34~947, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~899 , u0|vga_text_mode_controller_0|Mux34~899, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~900 , u0|vga_text_mode_controller_0|Mux34~900, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~823 , u0|vga_text_mode_controller_0|Mux34~823, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~901 , u0|vga_text_mode_controller_0|Mux34~901, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~902 , u0|vga_text_mode_controller_0|Mux34~902, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~950 , u0|vga_text_mode_controller_0|Mux34~950, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~829 , u0|vga_text_mode_controller_0|Mux34~829, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~830 , u0|vga_text_mode_controller_0|Mux34~830, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~838 , u0|vga_text_mode_controller_0|Mux34~838, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~840 , u0|vga_text_mode_controller_0|Mux34~840, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~839 , u0|vga_text_mode_controller_0|Mux34~839, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~841 , u0|vga_text_mode_controller_0|Mux34~841, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~842 , u0|vga_text_mode_controller_0|Mux34~842, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~843 , u0|vga_text_mode_controller_0|Mux34~843, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~831 , u0|vga_text_mode_controller_0|Mux34~831, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~835 , u0|vga_text_mode_controller_0|Mux34~835, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~832 , u0|vga_text_mode_controller_0|Mux34~832, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~833 , u0|vga_text_mode_controller_0|Mux34~833, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~834 , u0|vga_text_mode_controller_0|Mux34~834, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~836 , u0|vga_text_mode_controller_0|Mux34~836, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~837 , u0|vga_text_mode_controller_0|Mux34~837, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~844 , u0|vga_text_mode_controller_0|Mux34~844, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~884 , u0|vga_text_mode_controller_0|Mux34~884, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~881 , u0|vga_text_mode_controller_0|Mux34~881, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~882 , u0|vga_text_mode_controller_0|Mux34~882, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~883 , u0|vga_text_mode_controller_0|Mux34~883, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~885 , u0|vga_text_mode_controller_0|Mux34~885, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~886 , u0|vga_text_mode_controller_0|Mux34~886, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~887 , u0|vga_text_mode_controller_0|Mux34~887, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~888 , u0|vga_text_mode_controller_0|Mux34~888, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~889 , u0|vga_text_mode_controller_0|Mux34~889, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~879 , u0|vga_text_mode_controller_0|Mux34~879, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~877 , u0|vga_text_mode_controller_0|Mux34~877, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~878 , u0|vga_text_mode_controller_0|Mux34~878, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~876 , u0|vga_text_mode_controller_0|Mux34~876, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~880 , u0|vga_text_mode_controller_0|Mux34~880, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~894 , u0|vga_text_mode_controller_0|Mux34~894, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~892 , u0|vga_text_mode_controller_0|Mux34~892, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~891 , u0|vga_text_mode_controller_0|Mux34~891, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~893 , u0|vga_text_mode_controller_0|Mux34~893, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~890 , u0|vga_text_mode_controller_0|Mux34~890, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~895 , u0|vga_text_mode_controller_0|Mux34~895, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~896 , u0|vga_text_mode_controller_0|Mux34~896, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~981 , u0|vga_text_mode_controller_0|Mux34~981, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~982 , u0|vga_text_mode_controller_0|Mux34~982, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~865 , u0|vga_text_mode_controller_0|Mux34~865, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~866 , u0|vga_text_mode_controller_0|Mux34~866, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~864 , u0|vga_text_mode_controller_0|Mux34~864, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~867 , u0|vga_text_mode_controller_0|Mux34~867, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~868 , u0|vga_text_mode_controller_0|Mux34~868, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~979 , u0|vga_text_mode_controller_0|Mux34~979, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~870 , u0|vga_text_mode_controller_0|Mux34~870, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~871 , u0|vga_text_mode_controller_0|Mux34~871, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~872 , u0|vga_text_mode_controller_0|Mux34~872, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~873 , u0|vga_text_mode_controller_0|Mux34~873, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~869 , u0|vga_text_mode_controller_0|Mux34~869, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~874 , u0|vga_text_mode_controller_0|Mux34~874, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~980 , u0|vga_text_mode_controller_0|Mux34~980, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~846 , u0|vga_text_mode_controller_0|Mux34~846, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~847 , u0|vga_text_mode_controller_0|Mux34~847, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~848 , u0|vga_text_mode_controller_0|Mux34~848, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~845 , u0|vga_text_mode_controller_0|Mux34~845, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~849 , u0|vga_text_mode_controller_0|Mux34~849, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~850 , u0|vga_text_mode_controller_0|Mux34~850, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~858 , u0|vga_text_mode_controller_0|Mux34~858, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~855 , u0|vga_text_mode_controller_0|Mux34~855, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~856 , u0|vga_text_mode_controller_0|Mux34~856, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~857 , u0|vga_text_mode_controller_0|Mux34~857, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~854 , u0|vga_text_mode_controller_0|Mux34~854, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~859 , u0|vga_text_mode_controller_0|Mux34~859, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~851 , u0|vga_text_mode_controller_0|Mux34~851, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~852 , u0|vga_text_mode_controller_0|Mux34~852, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~853 , u0|vga_text_mode_controller_0|Mux34~853, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~860 , u0|vga_text_mode_controller_0|Mux34~860, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~861 , u0|vga_text_mode_controller_0|Mux34~861, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~862 , u0|vga_text_mode_controller_0|Mux34~862, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~863 , u0|vga_text_mode_controller_0|Mux34~863, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~875 , u0|vga_text_mode_controller_0|Mux34~875, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~897 , u0|vga_text_mode_controller_0|Mux34~897, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~798 , u0|vga_text_mode_controller_0|Mux34~798, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~799 , u0|vga_text_mode_controller_0|Mux34~799, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~800 , u0|vga_text_mode_controller_0|Mux34~800, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~801 , u0|vga_text_mode_controller_0|Mux34~801, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~814 , u0|vga_text_mode_controller_0|Mux34~814, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~815 , u0|vga_text_mode_controller_0|Mux34~815, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~816 , u0|vga_text_mode_controller_0|Mux34~816, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~813 , u0|vga_text_mode_controller_0|Mux34~813, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~817 , u0|vga_text_mode_controller_0|Mux34~817, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~818 , u0|vga_text_mode_controller_0|Mux34~818, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~803 , u0|vga_text_mode_controller_0|Mux34~803, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~804 , u0|vga_text_mode_controller_0|Mux34~804, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~805 , u0|vga_text_mode_controller_0|Mux34~805, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~806 , u0|vga_text_mode_controller_0|Mux34~806, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~802 , u0|vga_text_mode_controller_0|Mux34~802, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~807 , u0|vga_text_mode_controller_0|Mux34~807, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~809 , u0|vga_text_mode_controller_0|Mux34~809, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~810 , u0|vga_text_mode_controller_0|Mux34~810, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~808 , u0|vga_text_mode_controller_0|Mux34~808, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~811 , u0|vga_text_mode_controller_0|Mux34~811, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~812 , u0|vga_text_mode_controller_0|Mux34~812, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~819 , u0|vga_text_mode_controller_0|Mux34~819, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~780 , u0|vga_text_mode_controller_0|Mux34~780, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~777 , u0|vga_text_mode_controller_0|Mux34~777, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~778 , u0|vga_text_mode_controller_0|Mux34~778, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~779 , u0|vga_text_mode_controller_0|Mux34~779, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~776 , u0|vga_text_mode_controller_0|Mux34~776, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~781 , u0|vga_text_mode_controller_0|Mux34~781, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~791 , u0|vga_text_mode_controller_0|Mux34~791, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~793 , u0|vga_text_mode_controller_0|Mux34~793, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~792 , u0|vga_text_mode_controller_0|Mux34~792, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~794 , u0|vga_text_mode_controller_0|Mux34~794, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~795 , u0|vga_text_mode_controller_0|Mux34~795, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~796 , u0|vga_text_mode_controller_0|Mux34~796, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~782 , u0|vga_text_mode_controller_0|Mux34~782, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~783 , u0|vga_text_mode_controller_0|Mux34~783, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~973 , u0|vga_text_mode_controller_0|Mux34~973, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~784 , u0|vga_text_mode_controller_0|Mux34~784, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~785 , u0|vga_text_mode_controller_0|Mux34~785, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~786 , u0|vga_text_mode_controller_0|Mux34~786, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~788 , u0|vga_text_mode_controller_0|Mux34~788, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~787 , u0|vga_text_mode_controller_0|Mux34~787, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~789 , u0|vga_text_mode_controller_0|Mux34~789, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~790 , u0|vga_text_mode_controller_0|Mux34~790, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~797 , u0|vga_text_mode_controller_0|Mux34~797, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~820 , u0|vga_text_mode_controller_0|Mux34~820, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~825 , u0|vga_text_mode_controller_0|Mux34~825, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~824 , u0|vga_text_mode_controller_0|Mux34~824, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~826 , u0|vga_text_mode_controller_0|Mux34~826, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~822 , u0|vga_text_mode_controller_0|Mux34~822, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~827 , u0|vga_text_mode_controller_0|Mux34~827, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~828 , u0|vga_text_mode_controller_0|Mux34~828, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~898 , u0|vga_text_mode_controller_0|Mux34~898, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~707 , u0|vga_text_mode_controller_0|Mux34~707, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~711 , u0|vga_text_mode_controller_0|Mux34~711, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~708 , u0|vga_text_mode_controller_0|Mux34~708, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~709 , u0|vga_text_mode_controller_0|Mux34~709, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~710 , u0|vga_text_mode_controller_0|Mux34~710, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~712 , u0|vga_text_mode_controller_0|Mux34~712, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~725 , u0|vga_text_mode_controller_0|Mux34~725, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~726 , u0|vga_text_mode_controller_0|Mux34~726, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~727 , u0|vga_text_mode_controller_0|Mux34~727, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~728 , u0|vga_text_mode_controller_0|Mux34~728, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~729 , u0|vga_text_mode_controller_0|Mux34~729, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~730 , u0|vga_text_mode_controller_0|Mux34~730, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~722 , u0|vga_text_mode_controller_0|Mux34~722, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~719 , u0|vga_text_mode_controller_0|Mux34~719, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~720 , u0|vga_text_mode_controller_0|Mux34~720, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~721 , u0|vga_text_mode_controller_0|Mux34~721, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~723 , u0|vga_text_mode_controller_0|Mux34~723, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~717 , u0|vga_text_mode_controller_0|Mux34~717, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~714 , u0|vga_text_mode_controller_0|Mux34~714, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~715 , u0|vga_text_mode_controller_0|Mux34~715, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~716 , u0|vga_text_mode_controller_0|Mux34~716, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~713 , u0|vga_text_mode_controller_0|Mux34~713, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~718 , u0|vga_text_mode_controller_0|Mux34~718, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~724 , u0|vga_text_mode_controller_0|Mux34~724, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~731 , u0|vga_text_mode_controller_0|Mux34~731, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~748 , u0|vga_text_mode_controller_0|Mux34~748, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~749 , u0|vga_text_mode_controller_0|Mux34~749, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~747 , u0|vga_text_mode_controller_0|Mux34~747, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~750 , u0|vga_text_mode_controller_0|Mux34~750, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~746 , u0|vga_text_mode_controller_0|Mux34~746, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~745 , u0|vga_text_mode_controller_0|Mux34~745, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~983 , u0|vga_text_mode_controller_0|Mux34~983, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~984 , u0|vga_text_mode_controller_0|Mux34~984, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~751 , u0|vga_text_mode_controller_0|Mux34~751, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~740 , u0|vga_text_mode_controller_0|Mux34~740, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~741 , u0|vga_text_mode_controller_0|Mux34~741, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~742 , u0|vga_text_mode_controller_0|Mux34~742, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~743 , u0|vga_text_mode_controller_0|Mux34~743, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~744 , u0|vga_text_mode_controller_0|Mux34~744, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~755 , u0|vga_text_mode_controller_0|Mux34~755, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~752 , u0|vga_text_mode_controller_0|Mux34~752, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~753 , u0|vga_text_mode_controller_0|Mux34~753, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~754 , u0|vga_text_mode_controller_0|Mux34~754, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~756 , u0|vga_text_mode_controller_0|Mux34~756, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~757 , u0|vga_text_mode_controller_0|Mux34~757, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~734 , u0|vga_text_mode_controller_0|Mux34~734, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~735 , u0|vga_text_mode_controller_0|Mux34~735, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~736 , u0|vga_text_mode_controller_0|Mux34~736, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~737 , u0|vga_text_mode_controller_0|Mux34~737, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~738 , u0|vga_text_mode_controller_0|Mux34~738, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~732 , u0|vga_text_mode_controller_0|Mux34~732, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~733 , u0|vga_text_mode_controller_0|Mux34~733, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~739 , u0|vga_text_mode_controller_0|Mux34~739, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~758 , u0|vga_text_mode_controller_0|Mux34~758, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~760 , u0|vga_text_mode_controller_0|Mux34~760, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~759 , u0|vga_text_mode_controller_0|Mux34~759, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~761 , u0|vga_text_mode_controller_0|Mux34~761, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~770 , u0|vga_text_mode_controller_0|Mux34~770, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~771 , u0|vga_text_mode_controller_0|Mux34~771, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~772 , u0|vga_text_mode_controller_0|Mux34~772, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~762 , u0|vga_text_mode_controller_0|Mux34~762, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~766 , u0|vga_text_mode_controller_0|Mux34~766, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~764 , u0|vga_text_mode_controller_0|Mux34~764, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~763 , u0|vga_text_mode_controller_0|Mux34~763, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~765 , u0|vga_text_mode_controller_0|Mux34~765, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~767 , u0|vga_text_mode_controller_0|Mux34~767, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~768 , u0|vga_text_mode_controller_0|Mux34~768, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~769 , u0|vga_text_mode_controller_0|Mux34~769, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~773 , u0|vga_text_mode_controller_0|Mux34~773, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~774 , u0|vga_text_mode_controller_0|Mux34~774, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~775 , u0|vga_text_mode_controller_0|Mux34~775, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~951 , u0|vga_text_mode_controller_0|Mux34~951, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~109 , u0|vga_text_mode_controller_0|Mux34~109, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~108 , u0|vga_text_mode_controller_0|Mux34~108, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~110 , u0|vga_text_mode_controller_0|Mux34~110, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~111 , u0|vga_text_mode_controller_0|Mux34~111, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~113 , u0|vga_text_mode_controller_0|Mux34~113, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~115 , u0|vga_text_mode_controller_0|Mux34~115, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~112 , u0|vga_text_mode_controller_0|Mux34~112, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~114 , u0|vga_text_mode_controller_0|Mux34~114, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~116 , u0|vga_text_mode_controller_0|Mux34~116, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~123 , u0|vga_text_mode_controller_0|Mux34~123, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~122 , u0|vga_text_mode_controller_0|Mux34~122, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~117 , u0|vga_text_mode_controller_0|Mux34~117, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~118 , u0|vga_text_mode_controller_0|Mux34~118, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~120 , u0|vga_text_mode_controller_0|Mux34~120, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~119 , u0|vga_text_mode_controller_0|Mux34~119, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~121 , u0|vga_text_mode_controller_0|Mux34~121, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~124 , u0|vga_text_mode_controller_0|Mux34~124, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~125 , u0|vga_text_mode_controller_0|Mux34~125, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~126 , u0|vga_text_mode_controller_0|Mux34~126, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~91 , u0|vga_text_mode_controller_0|Mux34~91, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~92 , u0|vga_text_mode_controller_0|Mux34~92, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~93 , u0|vga_text_mode_controller_0|Mux34~93, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~90 , u0|vga_text_mode_controller_0|Mux34~90, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~94 , u0|vga_text_mode_controller_0|Mux34~94, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~95 , u0|vga_text_mode_controller_0|Mux34~95, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~96 , u0|vga_text_mode_controller_0|Mux34~96, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~97 , u0|vga_text_mode_controller_0|Mux34~97, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~99 , u0|vga_text_mode_controller_0|Mux34~99, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~100 , u0|vga_text_mode_controller_0|Mux34~100, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~101 , u0|vga_text_mode_controller_0|Mux34~101, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~102 , u0|vga_text_mode_controller_0|Mux34~102, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~98 , u0|vga_text_mode_controller_0|Mux34~98, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~103 , u0|vga_text_mode_controller_0|Mux34~103, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~104 , u0|vga_text_mode_controller_0|Mux34~104, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~105 , u0|vga_text_mode_controller_0|Mux34~105, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~106 , u0|vga_text_mode_controller_0|Mux34~106, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~107 , u0|vga_text_mode_controller_0|Mux34~107, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~130 , u0|vga_text_mode_controller_0|Mux34~130, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~131 , u0|vga_text_mode_controller_0|Mux34~131, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~135 , u0|vga_text_mode_controller_0|Mux34~135, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~133 , u0|vga_text_mode_controller_0|Mux34~133, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~132 , u0|vga_text_mode_controller_0|Mux34~132, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~134 , u0|vga_text_mode_controller_0|Mux34~134, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~136 , u0|vga_text_mode_controller_0|Mux34~136, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~129 , u0|vga_text_mode_controller_0|Mux34~129, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~137 , u0|vga_text_mode_controller_0|Mux34~137, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~127 , u0|vga_text_mode_controller_0|Mux34~127, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~128 , u0|vga_text_mode_controller_0|Mux34~128, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~138 , u0|vga_text_mode_controller_0|Mux34~138, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~139 , u0|vga_text_mode_controller_0|Mux34~139, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~308 , u0|vga_text_mode_controller_0|Mux34~308, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~309 , u0|vga_text_mode_controller_0|Mux34~309, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~310 , u0|vga_text_mode_controller_0|Mux34~310, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~960 , u0|vga_text_mode_controller_0|Mux34~960, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~311 , u0|vga_text_mode_controller_0|Mux34~311, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~303 , u0|vga_text_mode_controller_0|Mux34~303, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~302 , u0|vga_text_mode_controller_0|Mux34~302, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~304 , u0|vga_text_mode_controller_0|Mux34~304, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~959 , u0|vga_text_mode_controller_0|Mux34~959, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~305 , u0|vga_text_mode_controller_0|Mux34~305, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~306 , u0|vga_text_mode_controller_0|Mux34~306, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~299 , u0|vga_text_mode_controller_0|Mux34~299, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~300 , u0|vga_text_mode_controller_0|Mux34~300, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~301 , u0|vga_text_mode_controller_0|Mux34~301, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~307 , u0|vga_text_mode_controller_0|Mux34~307, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~297 , u0|vga_text_mode_controller_0|Mux34~297, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~295 , u0|vga_text_mode_controller_0|Mux34~295, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~296 , u0|vga_text_mode_controller_0|Mux34~296, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~294 , u0|vga_text_mode_controller_0|Mux34~294, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~298 , u0|vga_text_mode_controller_0|Mux34~298, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~312 , u0|vga_text_mode_controller_0|Mux34~312, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~286 , u0|vga_text_mode_controller_0|Mux34~286, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~282 , u0|vga_text_mode_controller_0|Mux34~282, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~284 , u0|vga_text_mode_controller_0|Mux34~284, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~283 , u0|vga_text_mode_controller_0|Mux34~283, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~285 , u0|vga_text_mode_controller_0|Mux34~285, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~287 , u0|vga_text_mode_controller_0|Mux34~287, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~288 , u0|vga_text_mode_controller_0|Mux34~288, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~289 , u0|vga_text_mode_controller_0|Mux34~289, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~290 , u0|vga_text_mode_controller_0|Mux34~290, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~277 , u0|vga_text_mode_controller_0|Mux34~277, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~278 , u0|vga_text_mode_controller_0|Mux34~278, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~279 , u0|vga_text_mode_controller_0|Mux34~279, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~280 , u0|vga_text_mode_controller_0|Mux34~280, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~281 , u0|vga_text_mode_controller_0|Mux34~281, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~292 , u0|vga_text_mode_controller_0|Mux34~292, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~293 , u0|vga_text_mode_controller_0|Mux34~293, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~313 , u0|vga_text_mode_controller_0|Mux34~313, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~995 , u0|vga_text_mode_controller_0|Mux34~995, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~996 , u0|vga_text_mode_controller_0|Mux34~996, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~273 , u0|vga_text_mode_controller_0|Mux34~273, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~274 , u0|vga_text_mode_controller_0|Mux34~274, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~275 , u0|vga_text_mode_controller_0|Mux34~275, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~266 , u0|vga_text_mode_controller_0|Mux34~266, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~265 , u0|vga_text_mode_controller_0|Mux34~265, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~267 , u0|vga_text_mode_controller_0|Mux34~267, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~263 , u0|vga_text_mode_controller_0|Mux34~263, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~264 , u0|vga_text_mode_controller_0|Mux34~264, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~268 , u0|vga_text_mode_controller_0|Mux34~268, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~269 , u0|vga_text_mode_controller_0|Mux34~269, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~958 , u0|vga_text_mode_controller_0|Mux34~958, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~270 , u0|vga_text_mode_controller_0|Mux34~270, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~271 , u0|vga_text_mode_controller_0|Mux34~271, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~272 , u0|vga_text_mode_controller_0|Mux34~272, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~260 , u0|vga_text_mode_controller_0|Mux34~260, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~261 , u0|vga_text_mode_controller_0|Mux34~261, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~259 , u0|vga_text_mode_controller_0|Mux34~259, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~262 , u0|vga_text_mode_controller_0|Mux34~262, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~276 , u0|vga_text_mode_controller_0|Mux34~276, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~961 , u0|vga_text_mode_controller_0|Mux34~961, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~314 , u0|vga_text_mode_controller_0|Mux34~314, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~315 , u0|vga_text_mode_controller_0|Mux34~315, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~316 , u0|vga_text_mode_controller_0|Mux34~316, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~317 , u0|vga_text_mode_controller_0|Mux34~317, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~318 , u0|vga_text_mode_controller_0|Mux34~318, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~319 , u0|vga_text_mode_controller_0|Mux34~319, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~149 , u0|vga_text_mode_controller_0|Mux34~149, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~150 , u0|vga_text_mode_controller_0|Mux34~150, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~955 , u0|vga_text_mode_controller_0|Mux34~955, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~145 , u0|vga_text_mode_controller_0|Mux34~145, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~144 , u0|vga_text_mode_controller_0|Mux34~144, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~147 , u0|vga_text_mode_controller_0|Mux34~147, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~146 , u0|vga_text_mode_controller_0|Mux34~146, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~148 , u0|vga_text_mode_controller_0|Mux34~148, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~151 , u0|vga_text_mode_controller_0|Mux34~151, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~141 , u0|vga_text_mode_controller_0|Mux34~141, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~140 , u0|vga_text_mode_controller_0|Mux34~140, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~142 , u0|vga_text_mode_controller_0|Mux34~142, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~143 , u0|vga_text_mode_controller_0|Mux34~143, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~954 , u0|vga_text_mode_controller_0|Mux34~954, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~155 , u0|vga_text_mode_controller_0|Mux34~155, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~152 , u0|vga_text_mode_controller_0|Mux34~152, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~153 , u0|vga_text_mode_controller_0|Mux34~153, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~154 , u0|vga_text_mode_controller_0|Mux34~154, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~156 , u0|vga_text_mode_controller_0|Mux34~156, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~157 , u0|vga_text_mode_controller_0|Mux34~157, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~997 , u0|vga_text_mode_controller_0|Mux34~997, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~160 , u0|vga_text_mode_controller_0|Mux34~160, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~161 , u0|vga_text_mode_controller_0|Mux34~161, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~140 , u0|vga_text_mode_controller_0|Mux35~140, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~162 , u0|vga_text_mode_controller_0|Mux34~162, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~163 , u0|vga_text_mode_controller_0|Mux34~163, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~164 , u0|vga_text_mode_controller_0|Mux34~164, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~165 , u0|vga_text_mode_controller_0|Mux34~165, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~168 , u0|vga_text_mode_controller_0|Mux34~168, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~166 , u0|vga_text_mode_controller_0|Mux34~166, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~167 , u0|vga_text_mode_controller_0|Mux34~167, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~169 , u0|vga_text_mode_controller_0|Mux34~169, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~158 , u0|vga_text_mode_controller_0|Mux34~158, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~159 , u0|vga_text_mode_controller_0|Mux34~159, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~170 , u0|vga_text_mode_controller_0|Mux34~170, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~174 , u0|vga_text_mode_controller_0|Mux34~174, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~175 , u0|vga_text_mode_controller_0|Mux34~175, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~176 , u0|vga_text_mode_controller_0|Mux34~176, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~177 , u0|vga_text_mode_controller_0|Mux34~177, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~178 , u0|vga_text_mode_controller_0|Mux34~178, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~182 , u0|vga_text_mode_controller_0|Mux34~182, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~179 , u0|vga_text_mode_controller_0|Mux34~179, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~180 , u0|vga_text_mode_controller_0|Mux34~180, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~181 , u0|vga_text_mode_controller_0|Mux34~181, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~183 , u0|vga_text_mode_controller_0|Mux34~183, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~184 , u0|vga_text_mode_controller_0|Mux34~184, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~186 , u0|vga_text_mode_controller_0|Mux34~186, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~185 , u0|vga_text_mode_controller_0|Mux34~185, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~187 , u0|vga_text_mode_controller_0|Mux34~187, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~171 , u0|vga_text_mode_controller_0|Mux34~171, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~172 , u0|vga_text_mode_controller_0|Mux34~172, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~173 , u0|vga_text_mode_controller_0|Mux34~173, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~188 , u0|vga_text_mode_controller_0|Mux34~188, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~189 , u0|vga_text_mode_controller_0|Mux34~189, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~200 , u0|vga_text_mode_controller_0|Mux34~200, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~198 , u0|vga_text_mode_controller_0|Mux34~198, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~199 , u0|vga_text_mode_controller_0|Mux34~199, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~201 , u0|vga_text_mode_controller_0|Mux34~201, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~196 , u0|vga_text_mode_controller_0|Mux34~196, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~193 , u0|vga_text_mode_controller_0|Mux34~193, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~194 , u0|vga_text_mode_controller_0|Mux34~194, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~195 , u0|vga_text_mode_controller_0|Mux34~195, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~197 , u0|vga_text_mode_controller_0|Mux34~197, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~202 , u0|vga_text_mode_controller_0|Mux34~202, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~191 , u0|vga_text_mode_controller_0|Mux34~191, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~190 , u0|vga_text_mode_controller_0|Mux34~190, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~192 , u0|vga_text_mode_controller_0|Mux34~192, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~204 , u0|vga_text_mode_controller_0|Mux34~204, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~205 , u0|vga_text_mode_controller_0|Mux34~205, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~206 , u0|vga_text_mode_controller_0|Mux34~206, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~203 , u0|vga_text_mode_controller_0|Mux34~203, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~207 , u0|vga_text_mode_controller_0|Mux34~207, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~208 , u0|vga_text_mode_controller_0|Mux34~208, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~209 , u0|vga_text_mode_controller_0|Mux34~209, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~234 , u0|vga_text_mode_controller_0|Mux34~234, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~235 , u0|vga_text_mode_controller_0|Mux34~235, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~241 , u0|vga_text_mode_controller_0|Mux34~241, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~240 , u0|vga_text_mode_controller_0|Mux34~240, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~242 , u0|vga_text_mode_controller_0|Mux34~242, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~239 , u0|vga_text_mode_controller_0|Mux34~239, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~243 , u0|vga_text_mode_controller_0|Mux34~243, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~244 , u0|vga_text_mode_controller_0|Mux34~244, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~236 , u0|vga_text_mode_controller_0|Mux34~236, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~237 , u0|vga_text_mode_controller_0|Mux34~237, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~238 , u0|vga_text_mode_controller_0|Mux34~238, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~245 , u0|vga_text_mode_controller_0|Mux34~245, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~247 , u0|vga_text_mode_controller_0|Mux34~247, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~246 , u0|vga_text_mode_controller_0|Mux34~246, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~248 , u0|vga_text_mode_controller_0|Mux34~248, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~249 , u0|vga_text_mode_controller_0|Mux34~249, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~250 , u0|vga_text_mode_controller_0|Mux34~250, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~251 , u0|vga_text_mode_controller_0|Mux34~251, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~252 , u0|vga_text_mode_controller_0|Mux34~252, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~80 , u0|vga_text_mode_controller_0|Mux34~80, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~977 , u0|vga_text_mode_controller_0|Mux34~977, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~254 , u0|vga_text_mode_controller_0|Mux34~254, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~253 , u0|vga_text_mode_controller_0|Mux34~253, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~255 , u0|vga_text_mode_controller_0|Mux34~255, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~256 , u0|vga_text_mode_controller_0|Mux34~256, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~210 , u0|vga_text_mode_controller_0|Mux34~210, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~214 , u0|vga_text_mode_controller_0|Mux34~214, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~212 , u0|vga_text_mode_controller_0|Mux34~212, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~211 , u0|vga_text_mode_controller_0|Mux34~211, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~213 , u0|vga_text_mode_controller_0|Mux34~213, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~215 , u0|vga_text_mode_controller_0|Mux34~215, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~231 , u0|vga_text_mode_controller_0|Mux34~231, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~957 , u0|vga_text_mode_controller_0|Mux34~957, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~229 , u0|vga_text_mode_controller_0|Mux34~229, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~228 , u0|vga_text_mode_controller_0|Mux34~228, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~230 , u0|vga_text_mode_controller_0|Mux34~230, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~232 , u0|vga_text_mode_controller_0|Mux34~232, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~219 , u0|vga_text_mode_controller_0|Mux34~219, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~217 , u0|vga_text_mode_controller_0|Mux34~217, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~216 , u0|vga_text_mode_controller_0|Mux34~216, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~218 , u0|vga_text_mode_controller_0|Mux34~218, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~220 , u0|vga_text_mode_controller_0|Mux34~220, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~222 , u0|vga_text_mode_controller_0|Mux34~222, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~223 , u0|vga_text_mode_controller_0|Mux34~223, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~224 , u0|vga_text_mode_controller_0|Mux34~224, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~221 , u0|vga_text_mode_controller_0|Mux34~221, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~225 , u0|vga_text_mode_controller_0|Mux34~225, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~226 , u0|vga_text_mode_controller_0|Mux34~226, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~227 , u0|vga_text_mode_controller_0|Mux34~227, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~233 , u0|vga_text_mode_controller_0|Mux34~233, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~257 , u0|vga_text_mode_controller_0|Mux34~257, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~258 , u0|vga_text_mode_controller_0|Mux34~258, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~320 , u0|vga_text_mode_controller_0|Mux34~320, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~952 , u0|vga_text_mode_controller_0|Mux34~952, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[18]~17 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[18]~17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[18]~16 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[18]~16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[17]~19 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[17]~19, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[17]~18 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[17]~18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[16]~20 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[16]~20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[16]~21 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[16]~21, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[15]~23 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[15]~23, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[15]~22 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[15]~22, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[22]~24 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[22]~24, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[23]~34 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[23]~34, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[23]~29 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[23]~29, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[22]~33 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[22]~33, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[21]~25 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[21]~25, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[21]~26 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[21]~26, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[20]~28 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[20]~28, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[20]~27 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[20]~27, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[28]~30 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[28]~30, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[27]~31 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[27]~31, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[26]~32 , u0|vga_text_mode_controller_0|Mod0|auto_generated|divider|divider|StageOut[26]~32, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~0 , u0|vga_text_mode_controller_0|Add5~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~2 , u0|vga_text_mode_controller_0|Add5~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~4 , u0|vga_text_mode_controller_0|Add5~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~6 , u0|vga_text_mode_controller_0|Add5~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~8 , u0|vga_text_mode_controller_0|Add5~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~10 , u0|vga_text_mode_controller_0|Add5~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~808 , u0|vga_text_mode_controller_0|Mux35~808, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~810 , u0|vga_text_mode_controller_0|Mux35~810, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~811 , u0|vga_text_mode_controller_0|Mux35~811, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~812 , u0|vga_text_mode_controller_0|Mux35~812, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~809 , u0|vga_text_mode_controller_0|Mux35~809, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~813 , u0|vga_text_mode_controller_0|Mux35~813, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~12 , u0|vga_text_mode_controller_0|Add5~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~807 , u0|vga_text_mode_controller_0|Mux35~807, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~794 , u0|vga_text_mode_controller_0|Mux35~794, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~795 , u0|vga_text_mode_controller_0|Mux35~795, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~796 , u0|vga_text_mode_controller_0|Mux35~796, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~797 , u0|vga_text_mode_controller_0|Mux35~797, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~790 , u0|vga_text_mode_controller_0|Mux35~790, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~789 , u0|vga_text_mode_controller_0|Mux35~789, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~791 , u0|vga_text_mode_controller_0|Mux35~791, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~792 , u0|vga_text_mode_controller_0|Mux35~792, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~788 , u0|vga_text_mode_controller_0|Mux35~788, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~793 , u0|vga_text_mode_controller_0|Mux35~793, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~798 , u0|vga_text_mode_controller_0|Mux35~798, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~786 , u0|vga_text_mode_controller_0|Mux35~786, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~784 , u0|vga_text_mode_controller_0|Mux35~784, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~785 , u0|vga_text_mode_controller_0|Mux35~785, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~787 , u0|vga_text_mode_controller_0|Mux35~787, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~803 , u0|vga_text_mode_controller_0|Mux35~803, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~799 , u0|vga_text_mode_controller_0|Mux35~799, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~801 , u0|vga_text_mode_controller_0|Mux35~801, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~800 , u0|vga_text_mode_controller_0|Mux35~800, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~802 , u0|vga_text_mode_controller_0|Mux35~802, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~804 , u0|vga_text_mode_controller_0|Mux35~804, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~805 , u0|vga_text_mode_controller_0|Mux35~805, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~777 , u0|vga_text_mode_controller_0|Mux35~777, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~781 , u0|vga_text_mode_controller_0|Mux35~781, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~779 , u0|vga_text_mode_controller_0|Mux35~779, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~778 , u0|vga_text_mode_controller_0|Mux35~778, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~780 , u0|vga_text_mode_controller_0|Mux35~780, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~782 , u0|vga_text_mode_controller_0|Mux35~782, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~761 , u0|vga_text_mode_controller_0|Mux35~761, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~763 , u0|vga_text_mode_controller_0|Mux35~763, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~762 , u0|vga_text_mode_controller_0|Mux35~762, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~764 , u0|vga_text_mode_controller_0|Mux35~764, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~765 , u0|vga_text_mode_controller_0|Mux35~765, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~766 , u0|vga_text_mode_controller_0|Mux35~766, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~771 , u0|vga_text_mode_controller_0|Mux35~771, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~772 , u0|vga_text_mode_controller_0|Mux35~772, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~773 , u0|vga_text_mode_controller_0|Mux35~773, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~774 , u0|vga_text_mode_controller_0|Mux35~774, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~775 , u0|vga_text_mode_controller_0|Mux35~775, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~767 , u0|vga_text_mode_controller_0|Mux35~767, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~768 , u0|vga_text_mode_controller_0|Mux35~768, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~769 , u0|vga_text_mode_controller_0|Mux35~769, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~770 , u0|vga_text_mode_controller_0|Mux35~770, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~776 , u0|vga_text_mode_controller_0|Mux35~776, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~783 , u0|vga_text_mode_controller_0|Mux35~783, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~806 , u0|vga_text_mode_controller_0|Mux35~806, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~814 , u0|vga_text_mode_controller_0|Mux35~814, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~815 , u0|vga_text_mode_controller_0|Mux35~815, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~816 , u0|vga_text_mode_controller_0|Mux35~816, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~823 , u0|vga_text_mode_controller_0|Mux35~823, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~827 , u0|vga_text_mode_controller_0|Mux35~827, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~824 , u0|vga_text_mode_controller_0|Mux35~824, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~825 , u0|vga_text_mode_controller_0|Mux35~825, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~826 , u0|vga_text_mode_controller_0|Mux35~826, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~828 , u0|vga_text_mode_controller_0|Mux35~828, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~818 , u0|vga_text_mode_controller_0|Mux35~818, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~819 , u0|vga_text_mode_controller_0|Mux35~819, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~820 , u0|vga_text_mode_controller_0|Mux35~820, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~821 , u0|vga_text_mode_controller_0|Mux35~821, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~817 , u0|vga_text_mode_controller_0|Mux35~817, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~822 , u0|vga_text_mode_controller_0|Mux35~822, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~829 , u0|vga_text_mode_controller_0|Mux35~829, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~875 , u0|vga_text_mode_controller_0|Mux35~875, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~879 , u0|vga_text_mode_controller_0|Mux35~879, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~877 , u0|vga_text_mode_controller_0|Mux35~877, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~876 , u0|vga_text_mode_controller_0|Mux35~876, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~878 , u0|vga_text_mode_controller_0|Mux35~878, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~880 , u0|vga_text_mode_controller_0|Mux35~880, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~872 , u0|vga_text_mode_controller_0|Mux35~872, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~871 , u0|vga_text_mode_controller_0|Mux35~871, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~873 , u0|vga_text_mode_controller_0|Mux35~873, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~866 , u0|vga_text_mode_controller_0|Mux35~866, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~867 , u0|vga_text_mode_controller_0|Mux35~867, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~868 , u0|vga_text_mode_controller_0|Mux35~868, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~869 , u0|vga_text_mode_controller_0|Mux35~869, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~870 , u0|vga_text_mode_controller_0|Mux35~870, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~874 , u0|vga_text_mode_controller_0|Mux35~874, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~862 , u0|vga_text_mode_controller_0|Mux35~862, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~863 , u0|vga_text_mode_controller_0|Mux35~863, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~861 , u0|vga_text_mode_controller_0|Mux35~861, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~864 , u0|vga_text_mode_controller_0|Mux35~864, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~865 , u0|vga_text_mode_controller_0|Mux35~865, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~881 , u0|vga_text_mode_controller_0|Mux35~881, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~846 , u0|vga_text_mode_controller_0|Mux35~846, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~847 , u0|vga_text_mode_controller_0|Mux35~847, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~836 , u0|vga_text_mode_controller_0|Mux35~836, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~837 , u0|vga_text_mode_controller_0|Mux35~837, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~838 , u0|vga_text_mode_controller_0|Mux35~838, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~839 , u0|vga_text_mode_controller_0|Mux35~839, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~840 , u0|vga_text_mode_controller_0|Mux35~840, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~841 , u0|vga_text_mode_controller_0|Mux35~841, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~842 , u0|vga_text_mode_controller_0|Mux35~842, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~843 , u0|vga_text_mode_controller_0|Mux35~843, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~844 , u0|vga_text_mode_controller_0|Mux35~844, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~845 , u0|vga_text_mode_controller_0|Mux35~845, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~830 , u0|vga_text_mode_controller_0|Mux35~830, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~831 , u0|vga_text_mode_controller_0|Mux35~831, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~832 , u0|vga_text_mode_controller_0|Mux35~832, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~834 , u0|vga_text_mode_controller_0|Mux35~834, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~833 , u0|vga_text_mode_controller_0|Mux35~833, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~835 , u0|vga_text_mode_controller_0|Mux35~835, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~848 , u0|vga_text_mode_controller_0|Mux35~848, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~855 , u0|vga_text_mode_controller_0|Mux35~855, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~856 , u0|vga_text_mode_controller_0|Mux35~856, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~857 , u0|vga_text_mode_controller_0|Mux35~857, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~854 , u0|vga_text_mode_controller_0|Mux35~854, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~858 , u0|vga_text_mode_controller_0|Mux35~858, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~859 , u0|vga_text_mode_controller_0|Mux35~859, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~852 , u0|vga_text_mode_controller_0|Mux35~852, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~849 , u0|vga_text_mode_controller_0|Mux35~849, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~850 , u0|vga_text_mode_controller_0|Mux35~850, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~851 , u0|vga_text_mode_controller_0|Mux35~851, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~853 , u0|vga_text_mode_controller_0|Mux35~853, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~968 , u0|vga_text_mode_controller_0|Mux35~968, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~969 , u0|vga_text_mode_controller_0|Mux35~969, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~966 , u0|vga_text_mode_controller_0|Mux35~966, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~967 , u0|vga_text_mode_controller_0|Mux35~967, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~860 , u0|vga_text_mode_controller_0|Mux35~860, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~882 , u0|vga_text_mode_controller_0|Mux35~882, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~883 , u0|vga_text_mode_controller_0|Mux35~883, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~886 , u0|vga_text_mode_controller_0|Mux35~886, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~884 , u0|vga_text_mode_controller_0|Mux35~884, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~885 , u0|vga_text_mode_controller_0|Mux35~885, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~887 , u0|vga_text_mode_controller_0|Mux35~887, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~933 , u0|vga_text_mode_controller_0|Mux35~933, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~934 , u0|vga_text_mode_controller_0|Mux35~934, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~935 , u0|vga_text_mode_controller_0|Mux35~935, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~922 , u0|vga_text_mode_controller_0|Mux35~922, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~918 , u0|vga_text_mode_controller_0|Mux35~918, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~920 , u0|vga_text_mode_controller_0|Mux35~920, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~919 , u0|vga_text_mode_controller_0|Mux35~919, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~921 , u0|vga_text_mode_controller_0|Mux35~921, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~923 , u0|vga_text_mode_controller_0|Mux35~923, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~916 , u0|vga_text_mode_controller_0|Mux35~916, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~912 , u0|vga_text_mode_controller_0|Mux35~912, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~913 , u0|vga_text_mode_controller_0|Mux35~913, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~914 , u0|vga_text_mode_controller_0|Mux35~914, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~915 , u0|vga_text_mode_controller_0|Mux35~915, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~917 , u0|vga_text_mode_controller_0|Mux35~917, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~924 , u0|vga_text_mode_controller_0|Mux35~924, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~927 , u0|vga_text_mode_controller_0|Mux35~927, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~926 , u0|vga_text_mode_controller_0|Mux35~926, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~928 , u0|vga_text_mode_controller_0|Mux35~928, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~929 , u0|vga_text_mode_controller_0|Mux35~929, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~925 , u0|vga_text_mode_controller_0|Mux35~925, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~930 , u0|vga_text_mode_controller_0|Mux35~930, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~910 , u0|vga_text_mode_controller_0|Mux35~910, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~908 , u0|vga_text_mode_controller_0|Mux35~908, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~907 , u0|vga_text_mode_controller_0|Mux35~907, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~909 , u0|vga_text_mode_controller_0|Mux35~909, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~906 , u0|vga_text_mode_controller_0|Mux35~906, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~911 , u0|vga_text_mode_controller_0|Mux35~911, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~931 , u0|vga_text_mode_controller_0|Mux35~931, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~888 , u0|vga_text_mode_controller_0|Mux35~888, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~889 , u0|vga_text_mode_controller_0|Mux35~889, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~890 , u0|vga_text_mode_controller_0|Mux35~890, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~891 , u0|vga_text_mode_controller_0|Mux35~891, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~892 , u0|vga_text_mode_controller_0|Mux35~892, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~893 , u0|vga_text_mode_controller_0|Mux35~893, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~903 , u0|vga_text_mode_controller_0|Mux35~903, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~904 , u0|vga_text_mode_controller_0|Mux35~904, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~894 , u0|vga_text_mode_controller_0|Mux35~894, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~506 , u0|vga_text_mode_controller_0|Mux35~506, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~895 , u0|vga_text_mode_controller_0|Mux35~895, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~897 , u0|vga_text_mode_controller_0|Mux35~897, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~898 , u0|vga_text_mode_controller_0|Mux35~898, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~899 , u0|vga_text_mode_controller_0|Mux35~899, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~900 , u0|vga_text_mode_controller_0|Mux35~900, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~896 , u0|vga_text_mode_controller_0|Mux35~896, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~901 , u0|vga_text_mode_controller_0|Mux35~901, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~902 , u0|vga_text_mode_controller_0|Mux35~902, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~905 , u0|vga_text_mode_controller_0|Mux35~905, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~932 , u0|vga_text_mode_controller_0|Mux35~932, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~936 , u0|vga_text_mode_controller_0|Mux35~936, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~727 , u0|vga_text_mode_controller_0|Mux35~727, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~728 , u0|vga_text_mode_controller_0|Mux35~728, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~729 , u0|vga_text_mode_controller_0|Mux35~729, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~726 , u0|vga_text_mode_controller_0|Mux35~726, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~730 , u0|vga_text_mode_controller_0|Mux35~730, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~731 , u0|vga_text_mode_controller_0|Mux35~731, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~733 , u0|vga_text_mode_controller_0|Mux35~733, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~734 , u0|vga_text_mode_controller_0|Mux35~734, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~732 , u0|vga_text_mode_controller_0|Mux35~732, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~735 , u0|vga_text_mode_controller_0|Mux35~735, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~736 , u0|vga_text_mode_controller_0|Mux35~736, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~737 , u0|vga_text_mode_controller_0|Mux35~737, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~738 , u0|vga_text_mode_controller_0|Mux35~738, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~739 , u0|vga_text_mode_controller_0|Mux35~739, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~740 , u0|vga_text_mode_controller_0|Mux35~740, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~741 , u0|vga_text_mode_controller_0|Mux35~741, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~722 , u0|vga_text_mode_controller_0|Mux35~722, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~721 , u0|vga_text_mode_controller_0|Mux35~721, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~724 , u0|vga_text_mode_controller_0|Mux35~724, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~723 , u0|vga_text_mode_controller_0|Mux35~723, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~725 , u0|vga_text_mode_controller_0|Mux35~725, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~742 , u0|vga_text_mode_controller_0|Mux35~742, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~713 , u0|vga_text_mode_controller_0|Mux35~713, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~714 , u0|vga_text_mode_controller_0|Mux35~714, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~715 , u0|vga_text_mode_controller_0|Mux35~715, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~718 , u0|vga_text_mode_controller_0|Mux35~718, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~716 , u0|vga_text_mode_controller_0|Mux35~716, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~717 , u0|vga_text_mode_controller_0|Mux35~717, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~719 , u0|vga_text_mode_controller_0|Mux35~719, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~720 , u0|vga_text_mode_controller_0|Mux35~720, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~743 , u0|vga_text_mode_controller_0|Mux35~743, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~708 , u0|vga_text_mode_controller_0|Mux35~708, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~707 , u0|vga_text_mode_controller_0|Mux35~707, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~709 , u0|vga_text_mode_controller_0|Mux35~709, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~710 , u0|vga_text_mode_controller_0|Mux35~710, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~706 , u0|vga_text_mode_controller_0|Mux35~706, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~711 , u0|vga_text_mode_controller_0|Mux35~711, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~692 , u0|vga_text_mode_controller_0|Mux35~692, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~690 , u0|vga_text_mode_controller_0|Mux35~690, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~689 , u0|vga_text_mode_controller_0|Mux35~689, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~691 , u0|vga_text_mode_controller_0|Mux35~691, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~688 , u0|vga_text_mode_controller_0|Mux35~688, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~693 , u0|vga_text_mode_controller_0|Mux35~693, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~703 , u0|vga_text_mode_controller_0|Mux35~703, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~701 , u0|vga_text_mode_controller_0|Mux35~701, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~700 , u0|vga_text_mode_controller_0|Mux35~700, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~702 , u0|vga_text_mode_controller_0|Mux35~702, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~704 , u0|vga_text_mode_controller_0|Mux35~704, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~698 , u0|vga_text_mode_controller_0|Mux35~698, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~695 , u0|vga_text_mode_controller_0|Mux35~695, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~696 , u0|vga_text_mode_controller_0|Mux35~696, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~697 , u0|vga_text_mode_controller_0|Mux35~697, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~694 , u0|vga_text_mode_controller_0|Mux35~694, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~699 , u0|vga_text_mode_controller_0|Mux35~699, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~705 , u0|vga_text_mode_controller_0|Mux35~705, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~712 , u0|vga_text_mode_controller_0|Mux35~712, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~748 , u0|vga_text_mode_controller_0|Mux35~748, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~744 , u0|vga_text_mode_controller_0|Mux35~744, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~746 , u0|vga_text_mode_controller_0|Mux35~746, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~745 , u0|vga_text_mode_controller_0|Mux35~745, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~747 , u0|vga_text_mode_controller_0|Mux35~747, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~749 , u0|vga_text_mode_controller_0|Mux35~749, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~751 , u0|vga_text_mode_controller_0|Mux35~751, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~750 , u0|vga_text_mode_controller_0|Mux35~750, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~752 , u0|vga_text_mode_controller_0|Mux35~752, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~753 , u0|vga_text_mode_controller_0|Mux35~753, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~754 , u0|vga_text_mode_controller_0|Mux35~754, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~755 , u0|vga_text_mode_controller_0|Mux35~755, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~757 , u0|vga_text_mode_controller_0|Mux35~757, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~756 , u0|vga_text_mode_controller_0|Mux35~756, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~758 , u0|vga_text_mode_controller_0|Mux35~758, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~759 , u0|vga_text_mode_controller_0|Mux35~759, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~760 , u0|vga_text_mode_controller_0|Mux35~760, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~937 , u0|vga_text_mode_controller_0|Mux35~937, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~246 , u0|vga_text_mode_controller_0|Mux35~246, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~247 , u0|vga_text_mode_controller_0|Mux35~247, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~244 , u0|vga_text_mode_controller_0|Mux35~244, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~245 , u0|vga_text_mode_controller_0|Mux35~245, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~248 , u0|vga_text_mode_controller_0|Mux35~248, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~249 , u0|vga_text_mode_controller_0|Mux35~249, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~250 , u0|vga_text_mode_controller_0|Mux35~250, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~943 , u0|vga_text_mode_controller_0|Mux35~943, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~251 , u0|vga_text_mode_controller_0|Mux35~251, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~252 , u0|vga_text_mode_controller_0|Mux35~252, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~253 , u0|vga_text_mode_controller_0|Mux35~253, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~254 , u0|vga_text_mode_controller_0|Mux35~254, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~984 , u0|vga_text_mode_controller_0|Mux35~984, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~985 , u0|vga_text_mode_controller_0|Mux35~985, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~255 , u0|vga_text_mode_controller_0|Mux35~255, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~256 , u0|vga_text_mode_controller_0|Mux35~256, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~242 , u0|vga_text_mode_controller_0|Mux35~242, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~241 , u0|vga_text_mode_controller_0|Mux35~241, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~243 , u0|vga_text_mode_controller_0|Mux35~243, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~257 , u0|vga_text_mode_controller_0|Mux35~257, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~945 , u0|vga_text_mode_controller_0|Mux35~945, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~292 , u0|vga_text_mode_controller_0|Mux35~292, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~293 , u0|vga_text_mode_controller_0|Mux35~293, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~294 , u0|vga_text_mode_controller_0|Mux35~294, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~295 , u0|vga_text_mode_controller_0|Mux35~295, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~296 , u0|vga_text_mode_controller_0|Mux35~296, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~267 , u0|vga_text_mode_controller_0|Mux35~267, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~264 , u0|vga_text_mode_controller_0|Mux35~264, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~265 , u0|vga_text_mode_controller_0|Mux35~265, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~266 , u0|vga_text_mode_controller_0|Mux35~266, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~263 , u0|vga_text_mode_controller_0|Mux35~263, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~268 , u0|vga_text_mode_controller_0|Mux35~268, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~269 , u0|vga_text_mode_controller_0|Mux35~269, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~270 , u0|vga_text_mode_controller_0|Mux35~270, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~271 , u0|vga_text_mode_controller_0|Mux35~271, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~272 , u0|vga_text_mode_controller_0|Mux35~272, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~273 , u0|vga_text_mode_controller_0|Mux35~273, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~261 , u0|vga_text_mode_controller_0|Mux35~261, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~259 , u0|vga_text_mode_controller_0|Mux35~259, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~260 , u0|vga_text_mode_controller_0|Mux35~260, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~258 , u0|vga_text_mode_controller_0|Mux35~258, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~262 , u0|vga_text_mode_controller_0|Mux35~262, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~274 , u0|vga_text_mode_controller_0|Mux35~274, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~281 , u0|vga_text_mode_controller_0|Mux35~281, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~280 , u0|vga_text_mode_controller_0|Mux35~280, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~282 , u0|vga_text_mode_controller_0|Mux35~282, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~982 , u0|vga_text_mode_controller_0|Mux35~982, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~983 , u0|vga_text_mode_controller_0|Mux35~983, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~283 , u0|vga_text_mode_controller_0|Mux35~283, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~284 , u0|vga_text_mode_controller_0|Mux35~284, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~285 , u0|vga_text_mode_controller_0|Mux35~285, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~944 , u0|vga_text_mode_controller_0|Mux35~944, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~287 , u0|vga_text_mode_controller_0|Mux35~287, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~941 , u0|vga_text_mode_controller_0|Mux35~941, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~288 , u0|vga_text_mode_controller_0|Mux35~288, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~286 , u0|vga_text_mode_controller_0|Mux35~286, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~289 , u0|vga_text_mode_controller_0|Mux35~289, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~276 , u0|vga_text_mode_controller_0|Mux35~276, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~277 , u0|vga_text_mode_controller_0|Mux35~277, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~275 , u0|vga_text_mode_controller_0|Mux35~275, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~278 , u0|vga_text_mode_controller_0|Mux35~278, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~279 , u0|vga_text_mode_controller_0|Mux35~279, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~290 , u0|vga_text_mode_controller_0|Mux35~290, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~291 , u0|vga_text_mode_controller_0|Mux35~291, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~297 , u0|vga_text_mode_controller_0|Mux35~297, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~233 , u0|vga_text_mode_controller_0|Mux35~233, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~234 , u0|vga_text_mode_controller_0|Mux35~234, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~235 , u0|vga_text_mode_controller_0|Mux35~235, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~236 , u0|vga_text_mode_controller_0|Mux35~236, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~237 , u0|vga_text_mode_controller_0|Mux35~237, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~230 , u0|vga_text_mode_controller_0|Mux35~230, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~231 , u0|vga_text_mode_controller_0|Mux35~231, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~238 , u0|vga_text_mode_controller_0|Mux35~238, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~227 , u0|vga_text_mode_controller_0|Mux35~227, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~226 , u0|vga_text_mode_controller_0|Mux35~226, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~228 , u0|vga_text_mode_controller_0|Mux35~228, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~219 , u0|vga_text_mode_controller_0|Mux35~219, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~220 , u0|vga_text_mode_controller_0|Mux35~220, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~221 , u0|vga_text_mode_controller_0|Mux35~221, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~222 , u0|vga_text_mode_controller_0|Mux35~222, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~223 , u0|vga_text_mode_controller_0|Mux35~223, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~224 , u0|vga_text_mode_controller_0|Mux35~224, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~217 , u0|vga_text_mode_controller_0|Mux35~217, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~216 , u0|vga_text_mode_controller_0|Mux35~216, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~218 , u0|vga_text_mode_controller_0|Mux35~218, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~225 , u0|vga_text_mode_controller_0|Mux35~225, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~214 , u0|vga_text_mode_controller_0|Mux35~214, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~215 , u0|vga_text_mode_controller_0|Mux35~215, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~229 , u0|vga_text_mode_controller_0|Mux35~229, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~232 , u0|vga_text_mode_controller_0|Mux35~232, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~197 , u0|vga_text_mode_controller_0|Mux35~197, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~196 , u0|vga_text_mode_controller_0|Mux35~196, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~198 , u0|vga_text_mode_controller_0|Mux35~198, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~199 , u0|vga_text_mode_controller_0|Mux35~199, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~200 , u0|vga_text_mode_controller_0|Mux35~200, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~203 , u0|vga_text_mode_controller_0|Mux35~203, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~202 , u0|vga_text_mode_controller_0|Mux35~202, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~204 , u0|vga_text_mode_controller_0|Mux35~204, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~201 , u0|vga_text_mode_controller_0|Mux35~201, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~205 , u0|vga_text_mode_controller_0|Mux35~205, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~206 , u0|vga_text_mode_controller_0|Mux35~206, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~207 , u0|vga_text_mode_controller_0|Mux35~207, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~191 , u0|vga_text_mode_controller_0|Mux35~191, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~192 , u0|vga_text_mode_controller_0|Mux35~192, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~193 , u0|vga_text_mode_controller_0|Mux35~193, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~190 , u0|vga_text_mode_controller_0|Mux35~190, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~194 , u0|vga_text_mode_controller_0|Mux35~194, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~195 , u0|vga_text_mode_controller_0|Mux35~195, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~942 , u0|vga_text_mode_controller_0|Mux35~942, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~211 , u0|vga_text_mode_controller_0|Mux35~211, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~208 , u0|vga_text_mode_controller_0|Mux35~208, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~209 , u0|vga_text_mode_controller_0|Mux35~209, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~210 , u0|vga_text_mode_controller_0|Mux35~210, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~212 , u0|vga_text_mode_controller_0|Mux35~212, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~213 , u0|vga_text_mode_controller_0|Mux35~213, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~239 , u0|vga_text_mode_controller_0|Mux35~239, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~125 , u0|vga_text_mode_controller_0|Mux35~125, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~124 , u0|vga_text_mode_controller_0|Mux35~124, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~127 , u0|vga_text_mode_controller_0|Mux35~127, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~126 , u0|vga_text_mode_controller_0|Mux35~126, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~128 , u0|vga_text_mode_controller_0|Mux35~128, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~130 , u0|vga_text_mode_controller_0|Mux35~130, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~129 , u0|vga_text_mode_controller_0|Mux35~129, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~940 , u0|vga_text_mode_controller_0|Mux35~940, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~131 , u0|vga_text_mode_controller_0|Mux35~131, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~133 , u0|vga_text_mode_controller_0|Mux35~133, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~134 , u0|vga_text_mode_controller_0|Mux35~134, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~132 , u0|vga_text_mode_controller_0|Mux35~132, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~135 , u0|vga_text_mode_controller_0|Mux35~135, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~136 , u0|vga_text_mode_controller_0|Mux35~136, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~120 , u0|vga_text_mode_controller_0|Mux35~120, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~121 , u0|vga_text_mode_controller_0|Mux35~121, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~122 , u0|vga_text_mode_controller_0|Mux35~122, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~123 , u0|vga_text_mode_controller_0|Mux35~123, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~939 , u0|vga_text_mode_controller_0|Mux35~939, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~137 , u0|vga_text_mode_controller_0|Mux35~137, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~165 , u0|vga_text_mode_controller_0|Mux35~165, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~166 , u0|vga_text_mode_controller_0|Mux35~166, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~167 , u0|vga_text_mode_controller_0|Mux35~167, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~160 , u0|vga_text_mode_controller_0|Mux35~160, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~159 , u0|vga_text_mode_controller_0|Mux35~159, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~161 , u0|vga_text_mode_controller_0|Mux35~161, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~162 , u0|vga_text_mode_controller_0|Mux35~162, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~163 , u0|vga_text_mode_controller_0|Mux35~163, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~154 , u0|vga_text_mode_controller_0|Mux35~154, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~155 , u0|vga_text_mode_controller_0|Mux35~155, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~156 , u0|vga_text_mode_controller_0|Mux35~156, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~157 , u0|vga_text_mode_controller_0|Mux35~157, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~158 , u0|vga_text_mode_controller_0|Mux35~158, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~164 , u0|vga_text_mode_controller_0|Mux35~164, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~151 , u0|vga_text_mode_controller_0|Mux35~151, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~152 , u0|vga_text_mode_controller_0|Mux35~152, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~153 , u0|vga_text_mode_controller_0|Mux35~153, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~168 , u0|vga_text_mode_controller_0|Mux35~168, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~148 , u0|vga_text_mode_controller_0|Mux35~148, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~147 , u0|vga_text_mode_controller_0|Mux35~147, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~149 , u0|vga_text_mode_controller_0|Mux35~149, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~141 , u0|vga_text_mode_controller_0|Mux35~141, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~142 , u0|vga_text_mode_controller_0|Mux35~142, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~986 , u0|vga_text_mode_controller_0|Mux35~986, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~143 , u0|vga_text_mode_controller_0|Mux35~143, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~144 , u0|vga_text_mode_controller_0|Mux35~144, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~145 , u0|vga_text_mode_controller_0|Mux35~145, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~146 , u0|vga_text_mode_controller_0|Mux35~146, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~138 , u0|vga_text_mode_controller_0|Mux35~138, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~139 , u0|vga_text_mode_controller_0|Mux35~139, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~150 , u0|vga_text_mode_controller_0|Mux35~150, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~169 , u0|vga_text_mode_controller_0|Mux35~169, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~183 , u0|vga_text_mode_controller_0|Mux35~183, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~186 , u0|vga_text_mode_controller_0|Mux35~186, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~184 , u0|vga_text_mode_controller_0|Mux35~184, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~185 , u0|vga_text_mode_controller_0|Mux35~185, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~187 , u0|vga_text_mode_controller_0|Mux35~187, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~174 , u0|vga_text_mode_controller_0|Mux35~174, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~175 , u0|vga_text_mode_controller_0|Mux35~175, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~176 , u0|vga_text_mode_controller_0|Mux35~176, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~173 , u0|vga_text_mode_controller_0|Mux35~173, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~177 , u0|vga_text_mode_controller_0|Mux35~177, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~180 , u0|vga_text_mode_controller_0|Mux35~180, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~178 , u0|vga_text_mode_controller_0|Mux35~178, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~179 , u0|vga_text_mode_controller_0|Mux35~179, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~181 , u0|vga_text_mode_controller_0|Mux35~181, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~182 , u0|vga_text_mode_controller_0|Mux35~182, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~171 , u0|vga_text_mode_controller_0|Mux35~171, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~170 , u0|vga_text_mode_controller_0|Mux35~170, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~172 , u0|vga_text_mode_controller_0|Mux35~172, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~188 , u0|vga_text_mode_controller_0|Mux35~188, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~189 , u0|vga_text_mode_controller_0|Mux35~189, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~240 , u0|vga_text_mode_controller_0|Mux35~240, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~96 , u0|vga_text_mode_controller_0|Mux35~96, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~97 , u0|vga_text_mode_controller_0|Mux35~97, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~98 , u0|vga_text_mode_controller_0|Mux35~98, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~99 , u0|vga_text_mode_controller_0|Mux35~99, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~100 , u0|vga_text_mode_controller_0|Mux35~100, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~101 , u0|vga_text_mode_controller_0|Mux35~101, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~102 , u0|vga_text_mode_controller_0|Mux35~102, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~104 , u0|vga_text_mode_controller_0|Mux35~104, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~103 , u0|vga_text_mode_controller_0|Mux35~103, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~105 , u0|vga_text_mode_controller_0|Mux35~105, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~987 , u0|vga_text_mode_controller_0|Mux35~987, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~988 , u0|vga_text_mode_controller_0|Mux35~988, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~92 , u0|vga_text_mode_controller_0|Mux35~92, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~93 , u0|vga_text_mode_controller_0|Mux35~93, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~94 , u0|vga_text_mode_controller_0|Mux35~94, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~95 , u0|vga_text_mode_controller_0|Mux35~95, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~106 , u0|vga_text_mode_controller_0|Mux35~106, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~74 , u0|vga_text_mode_controller_0|Mux35~74, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~78 , u0|vga_text_mode_controller_0|Mux35~78, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~76 , u0|vga_text_mode_controller_0|Mux35~76, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~75 , u0|vga_text_mode_controller_0|Mux35~75, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~77 , u0|vga_text_mode_controller_0|Mux35~77, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~79 , u0|vga_text_mode_controller_0|Mux35~79, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~89 , u0|vga_text_mode_controller_0|Mux35~89, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~90 , u0|vga_text_mode_controller_0|Mux35~90, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~83 , u0|vga_text_mode_controller_0|Mux35~83, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~84 , u0|vga_text_mode_controller_0|Mux35~84, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~85 , u0|vga_text_mode_controller_0|Mux35~85, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~86 , u0|vga_text_mode_controller_0|Mux35~86, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~82 , u0|vga_text_mode_controller_0|Mux35~82, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~87 , u0|vga_text_mode_controller_0|Mux35~87, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~80 , u0|vga_text_mode_controller_0|Mux35~80, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~81 , u0|vga_text_mode_controller_0|Mux35~81, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~88 , u0|vga_text_mode_controller_0|Mux35~88, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~91 , u0|vga_text_mode_controller_0|Mux35~91, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~107 , u0|vga_text_mode_controller_0|Mux35~107, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~108 , u0|vga_text_mode_controller_0|Mux35~108, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~109 , u0|vga_text_mode_controller_0|Mux35~109, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~110 , u0|vga_text_mode_controller_0|Mux35~110, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~112 , u0|vga_text_mode_controller_0|Mux35~112, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~113 , u0|vga_text_mode_controller_0|Mux35~113, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~114 , u0|vga_text_mode_controller_0|Mux35~114, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~115 , u0|vga_text_mode_controller_0|Mux35~115, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~111 , u0|vga_text_mode_controller_0|Mux35~111, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~116 , u0|vga_text_mode_controller_0|Mux35~116, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~117 , u0|vga_text_mode_controller_0|Mux35~117, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~118 , u0|vga_text_mode_controller_0|Mux35~118, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~119 , u0|vga_text_mode_controller_0|Mux35~119, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~298 , u0|vga_text_mode_controller_0|Mux35~298, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~313 , u0|vga_text_mode_controller_0|Mux35~313, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~311 , u0|vga_text_mode_controller_0|Mux35~311, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~310 , u0|vga_text_mode_controller_0|Mux35~310, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~312 , u0|vga_text_mode_controller_0|Mux35~312, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~314 , u0|vga_text_mode_controller_0|Mux35~314, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~304 , u0|vga_text_mode_controller_0|Mux35~304, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~308 , u0|vga_text_mode_controller_0|Mux35~308, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~305 , u0|vga_text_mode_controller_0|Mux35~305, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~306 , u0|vga_text_mode_controller_0|Mux35~306, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~307 , u0|vga_text_mode_controller_0|Mux35~307, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~309 , u0|vga_text_mode_controller_0|Mux35~309, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~315 , u0|vga_text_mode_controller_0|Mux35~315, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~317 , u0|vga_text_mode_controller_0|Mux35~317, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~316 , u0|vga_text_mode_controller_0|Mux35~316, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~318 , u0|vga_text_mode_controller_0|Mux35~318, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~300 , u0|vga_text_mode_controller_0|Mux35~300, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~299 , u0|vga_text_mode_controller_0|Mux35~299, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~302 , u0|vga_text_mode_controller_0|Mux35~302, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~301 , u0|vga_text_mode_controller_0|Mux35~301, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~303 , u0|vga_text_mode_controller_0|Mux35~303, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~319 , u0|vga_text_mode_controller_0|Mux35~319, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~345 , u0|vga_text_mode_controller_0|Mux35~345, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~346 , u0|vga_text_mode_controller_0|Mux35~346, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~347 , u0|vga_text_mode_controller_0|Mux35~347, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~352 , u0|vga_text_mode_controller_0|Mux35~352, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~353 , u0|vga_text_mode_controller_0|Mux35~353, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~980 , u0|vga_text_mode_controller_0|Mux35~980, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~981 , u0|vga_text_mode_controller_0|Mux35~981, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~350 , u0|vga_text_mode_controller_0|Mux35~350, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~348 , u0|vga_text_mode_controller_0|Mux35~348, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~349 , u0|vga_text_mode_controller_0|Mux35~349, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~351 , u0|vga_text_mode_controller_0|Mux35~351, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~354 , u0|vga_text_mode_controller_0|Mux35~354, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~356 , u0|vga_text_mode_controller_0|Mux35~356, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~355 , u0|vga_text_mode_controller_0|Mux35~355, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~357 , u0|vga_text_mode_controller_0|Mux35~357, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~358 , u0|vga_text_mode_controller_0|Mux35~358, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~321 , u0|vga_text_mode_controller_0|Mux35~321, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~322 , u0|vga_text_mode_controller_0|Mux35~322, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~323 , u0|vga_text_mode_controller_0|Mux35~323, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~324 , u0|vga_text_mode_controller_0|Mux35~324, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~325 , u0|vga_text_mode_controller_0|Mux35~325, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~320 , u0|vga_text_mode_controller_0|Mux35~320, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~326 , u0|vga_text_mode_controller_0|Mux35~326, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~327 , u0|vga_text_mode_controller_0|Mux35~327, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~328 , u0|vga_text_mode_controller_0|Mux35~328, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~329 , u0|vga_text_mode_controller_0|Mux35~329, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~330 , u0|vga_text_mode_controller_0|Mux35~330, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~331 , u0|vga_text_mode_controller_0|Mux35~331, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~332 , u0|vga_text_mode_controller_0|Mux35~332, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~333 , u0|vga_text_mode_controller_0|Mux35~333, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~946 , u0|vga_text_mode_controller_0|Mux35~946, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~341 , u0|vga_text_mode_controller_0|Mux35~341, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~947 , u0|vga_text_mode_controller_0|Mux35~947, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~342 , u0|vga_text_mode_controller_0|Mux35~342, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~338 , u0|vga_text_mode_controller_0|Mux35~338, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~339 , u0|vga_text_mode_controller_0|Mux35~339, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~335 , u0|vga_text_mode_controller_0|Mux35~335, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~334 , u0|vga_text_mode_controller_0|Mux35~334, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~336 , u0|vga_text_mode_controller_0|Mux35~336, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~337 , u0|vga_text_mode_controller_0|Mux35~337, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~340 , u0|vga_text_mode_controller_0|Mux35~340, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~343 , u0|vga_text_mode_controller_0|Mux35~343, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~344 , u0|vga_text_mode_controller_0|Mux35~344, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~359 , u0|vga_text_mode_controller_0|Mux35~359, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~507 , u0|vga_text_mode_controller_0|Mux35~507, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~449 , u0|vga_text_mode_controller_0|Mux35~449, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~450 , u0|vga_text_mode_controller_0|Mux35~450, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~451 , u0|vga_text_mode_controller_0|Mux35~451, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~452 , u0|vga_text_mode_controller_0|Mux35~452, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~951 , u0|vga_text_mode_controller_0|Mux35~951, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~461 , u0|vga_text_mode_controller_0|Mux35~461, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~462 , u0|vga_text_mode_controller_0|Mux35~462, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~463 , u0|vga_text_mode_controller_0|Mux35~463, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~464 , u0|vga_text_mode_controller_0|Mux35~464, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~465 , u0|vga_text_mode_controller_0|Mux35~465, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~453 , u0|vga_text_mode_controller_0|Mux35~453, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~454 , u0|vga_text_mode_controller_0|Mux35~454, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~976 , u0|vga_text_mode_controller_0|Mux35~976, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~977 , u0|vga_text_mode_controller_0|Mux35~977, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~456 , u0|vga_text_mode_controller_0|Mux35~456, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~455 , u0|vga_text_mode_controller_0|Mux35~455, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~457 , u0|vga_text_mode_controller_0|Mux35~457, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~458 , u0|vga_text_mode_controller_0|Mux35~458, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~459 , u0|vga_text_mode_controller_0|Mux35~459, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~460 , u0|vga_text_mode_controller_0|Mux35~460, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~466 , u0|vga_text_mode_controller_0|Mux35~466, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~488 , u0|vga_text_mode_controller_0|Mux35~488, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~487 , u0|vga_text_mode_controller_0|Mux35~487, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~489 , u0|vga_text_mode_controller_0|Mux35~489, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~394 , u0|vga_text_mode_controller_0|Mux35~394, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~486 , u0|vga_text_mode_controller_0|Mux35~486, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~490 , u0|vga_text_mode_controller_0|Mux35~490, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~492 , u0|vga_text_mode_controller_0|Mux35~492, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~493 , u0|vga_text_mode_controller_0|Mux35~493, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~494 , u0|vga_text_mode_controller_0|Mux35~494, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~495 , u0|vga_text_mode_controller_0|Mux35~495, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~491 , u0|vga_text_mode_controller_0|Mux35~491, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~496 , u0|vga_text_mode_controller_0|Mux35~496, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~497 , u0|vga_text_mode_controller_0|Mux35~497, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~484 , u0|vga_text_mode_controller_0|Mux35~484, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~485 , u0|vga_text_mode_controller_0|Mux35~485, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~974 , u0|vga_text_mode_controller_0|Mux35~974, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~975 , u0|vga_text_mode_controller_0|Mux35~975, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~500 , u0|vga_text_mode_controller_0|Mux35~500, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~501 , u0|vga_text_mode_controller_0|Mux35~501, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~498 , u0|vga_text_mode_controller_0|Mux35~498, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~499 , u0|vga_text_mode_controller_0|Mux35~499, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~502 , u0|vga_text_mode_controller_0|Mux35~502, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~503 , u0|vga_text_mode_controller_0|Mux35~503, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~476 , u0|vga_text_mode_controller_0|Mux35~476, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~479 , u0|vga_text_mode_controller_0|Mux35~479, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~477 , u0|vga_text_mode_controller_0|Mux35~477, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~478 , u0|vga_text_mode_controller_0|Mux35~478, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~480 , u0|vga_text_mode_controller_0|Mux35~480, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~481 , u0|vga_text_mode_controller_0|Mux35~481, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~482 , u0|vga_text_mode_controller_0|Mux35~482, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~467 , u0|vga_text_mode_controller_0|Mux35~467, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~468 , u0|vga_text_mode_controller_0|Mux35~468, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~471 , u0|vga_text_mode_controller_0|Mux35~471, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~73 , u0|vga_text_mode_controller_0|Mux35~73, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~72 , u0|vga_text_mode_controller_0|Mux35~72, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~965 , u0|vga_text_mode_controller_0|Mux35~965, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~472 , u0|vga_text_mode_controller_0|Mux35~472, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~473 , u0|vga_text_mode_controller_0|Mux35~473, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~474 , u0|vga_text_mode_controller_0|Mux35~474, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~475 , u0|vga_text_mode_controller_0|Mux35~475, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~483 , u0|vga_text_mode_controller_0|Mux35~483, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~504 , u0|vga_text_mode_controller_0|Mux35~504, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~366 , u0|vga_text_mode_controller_0|Mux35~366, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~949 , u0|vga_text_mode_controller_0|Mux35~949, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~964 , u0|vga_text_mode_controller_0|Mux35~964, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~365 , u0|vga_text_mode_controller_0|Mux35~365, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~950 , u0|vga_text_mode_controller_0|Mux35~950, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~367 , u0|vga_text_mode_controller_0|Mux35~367, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~368 , u0|vga_text_mode_controller_0|Mux35~368, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~978 , u0|vga_text_mode_controller_0|Mux35~978, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~979 , u0|vga_text_mode_controller_0|Mux35~979, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~948 , u0|vga_text_mode_controller_0|Mux35~948, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~364 , u0|vga_text_mode_controller_0|Mux35~364, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~369 , u0|vga_text_mode_controller_0|Mux35~369, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~372 , u0|vga_text_mode_controller_0|Mux35~372, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~370 , u0|vga_text_mode_controller_0|Mux35~370, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~371 , u0|vga_text_mode_controller_0|Mux35~371, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~373 , u0|vga_text_mode_controller_0|Mux35~373, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~361 , u0|vga_text_mode_controller_0|Mux35~361, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~362 , u0|vga_text_mode_controller_0|Mux35~362, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~360 , u0|vga_text_mode_controller_0|Mux35~360, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~363 , u0|vga_text_mode_controller_0|Mux35~363, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~374 , u0|vga_text_mode_controller_0|Mux35~374, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~428 , u0|vga_text_mode_controller_0|Mux35~428, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~429 , u0|vga_text_mode_controller_0|Mux35~429, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~430 , u0|vga_text_mode_controller_0|Mux35~430, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~431 , u0|vga_text_mode_controller_0|Mux35~431, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~432 , u0|vga_text_mode_controller_0|Mux35~432, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~433 , u0|vga_text_mode_controller_0|Mux35~433, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~435 , u0|vga_text_mode_controller_0|Mux35~435, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~436 , u0|vga_text_mode_controller_0|Mux35~436, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~434 , u0|vga_text_mode_controller_0|Mux35~434, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~437 , u0|vga_text_mode_controller_0|Mux35~437, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~438 , u0|vga_text_mode_controller_0|Mux35~438, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~442 , u0|vga_text_mode_controller_0|Mux35~442, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~440 , u0|vga_text_mode_controller_0|Mux35~440, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~439 , u0|vga_text_mode_controller_0|Mux35~439, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~441 , u0|vga_text_mode_controller_0|Mux35~441, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~443 , u0|vga_text_mode_controller_0|Mux35~443, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~444 , u0|vga_text_mode_controller_0|Mux35~444, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~445 , u0|vga_text_mode_controller_0|Mux35~445, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~446 , u0|vga_text_mode_controller_0|Mux35~446, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~447 , u0|vga_text_mode_controller_0|Mux35~447, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~383 , u0|vga_text_mode_controller_0|Mux35~383, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~382 , u0|vga_text_mode_controller_0|Mux35~382, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~384 , u0|vga_text_mode_controller_0|Mux35~384, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~385 , u0|vga_text_mode_controller_0|Mux35~385, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~381 , u0|vga_text_mode_controller_0|Mux35~381, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~386 , u0|vga_text_mode_controller_0|Mux35~386, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~389 , u0|vga_text_mode_controller_0|Mux35~389, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~388 , u0|vga_text_mode_controller_0|Mux35~388, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~390 , u0|vga_text_mode_controller_0|Mux35~390, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~391 , u0|vga_text_mode_controller_0|Mux35~391, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~387 , u0|vga_text_mode_controller_0|Mux35~387, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~392 , u0|vga_text_mode_controller_0|Mux35~392, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~393 , u0|vga_text_mode_controller_0|Mux35~393, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~375 , u0|vga_text_mode_controller_0|Mux35~375, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~379 , u0|vga_text_mode_controller_0|Mux35~379, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~376 , u0|vga_text_mode_controller_0|Mux35~376, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~377 , u0|vga_text_mode_controller_0|Mux35~377, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~378 , u0|vga_text_mode_controller_0|Mux35~378, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~380 , u0|vga_text_mode_controller_0|Mux35~380, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~395 , u0|vga_text_mode_controller_0|Mux35~395, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~396 , u0|vga_text_mode_controller_0|Mux35~396, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~397 , u0|vga_text_mode_controller_0|Mux35~397, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~398 , u0|vga_text_mode_controller_0|Mux35~398, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~399 , u0|vga_text_mode_controller_0|Mux35~399, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~400 , u0|vga_text_mode_controller_0|Mux35~400, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~409 , u0|vga_text_mode_controller_0|Mux35~409, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~407 , u0|vga_text_mode_controller_0|Mux35~407, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~410 , u0|vga_text_mode_controller_0|Mux35~410, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~411 , u0|vga_text_mode_controller_0|Mux35~411, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~412 , u0|vga_text_mode_controller_0|Mux35~412, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~413 , u0|vga_text_mode_controller_0|Mux35~413, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~415 , u0|vga_text_mode_controller_0|Mux35~415, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~414 , u0|vga_text_mode_controller_0|Mux35~414, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~416 , u0|vga_text_mode_controller_0|Mux35~416, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~417 , u0|vga_text_mode_controller_0|Mux35~417, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~418 , u0|vga_text_mode_controller_0|Mux35~418, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~419 , u0|vga_text_mode_controller_0|Mux35~419, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~420 , u0|vga_text_mode_controller_0|Mux35~420, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~422 , u0|vga_text_mode_controller_0|Mux35~422, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~423 , u0|vga_text_mode_controller_0|Mux35~423, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~424 , u0|vga_text_mode_controller_0|Mux35~424, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~421 , u0|vga_text_mode_controller_0|Mux35~421, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~425 , u0|vga_text_mode_controller_0|Mux35~425, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~401 , u0|vga_text_mode_controller_0|Mux35~401, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~404 , u0|vga_text_mode_controller_0|Mux35~404, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~405 , u0|vga_text_mode_controller_0|Mux35~405, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~402 , u0|vga_text_mode_controller_0|Mux35~402, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~403 , u0|vga_text_mode_controller_0|Mux35~403, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~406 , u0|vga_text_mode_controller_0|Mux35~406, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~426 , u0|vga_text_mode_controller_0|Mux35~426, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~427 , u0|vga_text_mode_controller_0|Mux35~427, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~448 , u0|vga_text_mode_controller_0|Mux35~448, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~505 , u0|vga_text_mode_controller_0|Mux35~505, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~508 , u0|vga_text_mode_controller_0|Mux35~508, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~647 , u0|vga_text_mode_controller_0|Mux35~647, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~646 , u0|vga_text_mode_controller_0|Mux35~646, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~648 , u0|vga_text_mode_controller_0|Mux35~648, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~649 , u0|vga_text_mode_controller_0|Mux35~649, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~652 , u0|vga_text_mode_controller_0|Mux35~652, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~963 , u0|vga_text_mode_controller_0|Mux35~963, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~653 , u0|vga_text_mode_controller_0|Mux35~653, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~650 , u0|vga_text_mode_controller_0|Mux35~650, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~651 , u0|vga_text_mode_controller_0|Mux35~651, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~654 , u0|vga_text_mode_controller_0|Mux35~654, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~655 , u0|vga_text_mode_controller_0|Mux35~655, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~656 , u0|vga_text_mode_controller_0|Mux35~656, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~657 , u0|vga_text_mode_controller_0|Mux35~657, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~658 , u0|vga_text_mode_controller_0|Mux35~658, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~668 , u0|vga_text_mode_controller_0|Mux35~668, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~669 , u0|vga_text_mode_controller_0|Mux35~669, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~661 , u0|vga_text_mode_controller_0|Mux35~661, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~659 , u0|vga_text_mode_controller_0|Mux35~659, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~660 , u0|vga_text_mode_controller_0|Mux35~660, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~662 , u0|vga_text_mode_controller_0|Mux35~662, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~665 , u0|vga_text_mode_controller_0|Mux35~665, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~666 , u0|vga_text_mode_controller_0|Mux35~666, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~663 , u0|vga_text_mode_controller_0|Mux35~663, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~664 , u0|vga_text_mode_controller_0|Mux35~664, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~667 , u0|vga_text_mode_controller_0|Mux35~667, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~670 , u0|vga_text_mode_controller_0|Mux35~670, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~671 , u0|vga_text_mode_controller_0|Mux35~671, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~672 , u0|vga_text_mode_controller_0|Mux35~672, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~673 , u0|vga_text_mode_controller_0|Mux35~673, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~683 , u0|vga_text_mode_controller_0|Mux35~683, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~961 , u0|vga_text_mode_controller_0|Mux35~961, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~674 , u0|vga_text_mode_controller_0|Mux35~674, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~675 , u0|vga_text_mode_controller_0|Mux35~675, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~676 , u0|vga_text_mode_controller_0|Mux35~676, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~677 , u0|vga_text_mode_controller_0|Mux35~677, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~678 , u0|vga_text_mode_controller_0|Mux35~678, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~679 , u0|vga_text_mode_controller_0|Mux35~679, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~680 , u0|vga_text_mode_controller_0|Mux35~680, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~681 , u0|vga_text_mode_controller_0|Mux35~681, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~682 , u0|vga_text_mode_controller_0|Mux35~682, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~684 , u0|vga_text_mode_controller_0|Mux35~684, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~640 , u0|vga_text_mode_controller_0|Mux35~640, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~641 , u0|vga_text_mode_controller_0|Mux35~641, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~960 , u0|vga_text_mode_controller_0|Mux35~960, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~638 , u0|vga_text_mode_controller_0|Mux35~638, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~639 , u0|vga_text_mode_controller_0|Mux35~639, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~959 , u0|vga_text_mode_controller_0|Mux35~959, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~642 , u0|vga_text_mode_controller_0|Mux35~642, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~636 , u0|vga_text_mode_controller_0|Mux35~636, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~637 , u0|vga_text_mode_controller_0|Mux35~637, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~643 , u0|vga_text_mode_controller_0|Mux35~643, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~644 , u0|vga_text_mode_controller_0|Mux35~644, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~645 , u0|vga_text_mode_controller_0|Mux35~645, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~685 , u0|vga_text_mode_controller_0|Mux35~685, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~566 , u0|vga_text_mode_controller_0|Mux35~566, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~564 , u0|vga_text_mode_controller_0|Mux35~564, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~565 , u0|vga_text_mode_controller_0|Mux35~565, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~567 , u0|vga_text_mode_controller_0|Mux35~567, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~559 , u0|vga_text_mode_controller_0|Mux35~559, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~558 , u0|vga_text_mode_controller_0|Mux35~558, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~560 , u0|vga_text_mode_controller_0|Mux35~560, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~561 , u0|vga_text_mode_controller_0|Mux35~561, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~562 , u0|vga_text_mode_controller_0|Mux35~562, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~556 , u0|vga_text_mode_controller_0|Mux35~556, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~557 , u0|vga_text_mode_controller_0|Mux35~557, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~563 , u0|vga_text_mode_controller_0|Mux35~563, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~555 , u0|vga_text_mode_controller_0|Mux35~555, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~568 , u0|vga_text_mode_controller_0|Mux35~568, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~570 , u0|vga_text_mode_controller_0|Mux35~570, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~569 , u0|vga_text_mode_controller_0|Mux35~569, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~571 , u0|vga_text_mode_controller_0|Mux35~571, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~577 , u0|vga_text_mode_controller_0|Mux35~577, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~573 , u0|vga_text_mode_controller_0|Mux35~573, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~574 , u0|vga_text_mode_controller_0|Mux35~574, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~575 , u0|vga_text_mode_controller_0|Mux35~575, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~572 , u0|vga_text_mode_controller_0|Mux35~572, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~576 , u0|vga_text_mode_controller_0|Mux35~576, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~578 , u0|vga_text_mode_controller_0|Mux35~578, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~579 , u0|vga_text_mode_controller_0|Mux35~579, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~580 , u0|vga_text_mode_controller_0|Mux35~580, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~581 , u0|vga_text_mode_controller_0|Mux35~581, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~582 , u0|vga_text_mode_controller_0|Mux35~582, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~583 , u0|vga_text_mode_controller_0|Mux35~583, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~584 , u0|vga_text_mode_controller_0|Mux35~584, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~585 , u0|vga_text_mode_controller_0|Mux35~585, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~586 , u0|vga_text_mode_controller_0|Mux35~586, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~587 , u0|vga_text_mode_controller_0|Mux35~587, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~588 , u0|vga_text_mode_controller_0|Mux35~588, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~589 , u0|vga_text_mode_controller_0|Mux35~589, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~550 , u0|vga_text_mode_controller_0|Mux35~550, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~549 , u0|vga_text_mode_controller_0|Mux35~549, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~551 , u0|vga_text_mode_controller_0|Mux35~551, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~552 , u0|vga_text_mode_controller_0|Mux35~552, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~553 , u0|vga_text_mode_controller_0|Mux35~553, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~554 , u0|vga_text_mode_controller_0|Mux35~554, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~590 , u0|vga_text_mode_controller_0|Mux35~590, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~616 , u0|vga_text_mode_controller_0|Mux35~616, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~617 , u0|vga_text_mode_controller_0|Mux35~617, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~612 , u0|vga_text_mode_controller_0|Mux35~612, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~613 , u0|vga_text_mode_controller_0|Mux35~613, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~957 , u0|vga_text_mode_controller_0|Mux35~957, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~614 , u0|vga_text_mode_controller_0|Mux35~614, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~615 , u0|vga_text_mode_controller_0|Mux35~615, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~618 , u0|vga_text_mode_controller_0|Mux35~618, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~609 , u0|vga_text_mode_controller_0|Mux35~609, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~610 , u0|vga_text_mode_controller_0|Mux35~610, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~601 , u0|vga_text_mode_controller_0|Mux35~601, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~603 , u0|vga_text_mode_controller_0|Mux35~603, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~602 , u0|vga_text_mode_controller_0|Mux35~602, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~604 , u0|vga_text_mode_controller_0|Mux35~604, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~605 , u0|vga_text_mode_controller_0|Mux35~605, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~606 , u0|vga_text_mode_controller_0|Mux35~606, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~607 , u0|vga_text_mode_controller_0|Mux35~607, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~608 , u0|vga_text_mode_controller_0|Mux35~608, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~611 , u0|vga_text_mode_controller_0|Mux35~611, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~619 , u0|vga_text_mode_controller_0|Mux35~619, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~630 , u0|vga_text_mode_controller_0|Mux35~630, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~629 , u0|vga_text_mode_controller_0|Mux35~629, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~631 , u0|vga_text_mode_controller_0|Mux35~631, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~632 , u0|vga_text_mode_controller_0|Mux35~632, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~620 , u0|vga_text_mode_controller_0|Mux35~620, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~621 , u0|vga_text_mode_controller_0|Mux35~621, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~626 , u0|vga_text_mode_controller_0|Mux35~626, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~627 , u0|vga_text_mode_controller_0|Mux35~627, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~622 , u0|vga_text_mode_controller_0|Mux35~622, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~958 , u0|vga_text_mode_controller_0|Mux35~958, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~623 , u0|vga_text_mode_controller_0|Mux35~623, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~624 , u0|vga_text_mode_controller_0|Mux35~624, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~625 , u0|vga_text_mode_controller_0|Mux35~625, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~628 , u0|vga_text_mode_controller_0|Mux35~628, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~633 , u0|vga_text_mode_controller_0|Mux35~633, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~599 , u0|vga_text_mode_controller_0|Mux35~599, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~596 , u0|vga_text_mode_controller_0|Mux35~596, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~595 , u0|vga_text_mode_controller_0|Mux35~595, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~597 , u0|vga_text_mode_controller_0|Mux35~597, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~594 , u0|vga_text_mode_controller_0|Mux35~594, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~598 , u0|vga_text_mode_controller_0|Mux35~598, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~592 , u0|vga_text_mode_controller_0|Mux35~592, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~591 , u0|vga_text_mode_controller_0|Mux35~591, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~593 , u0|vga_text_mode_controller_0|Mux35~593, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~600 , u0|vga_text_mode_controller_0|Mux35~600, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~634 , u0|vga_text_mode_controller_0|Mux35~634, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~635 , u0|vga_text_mode_controller_0|Mux35~635, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~953 , u0|vga_text_mode_controller_0|Mux35~953, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~511 , u0|vga_text_mode_controller_0|Mux35~511, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~510 , u0|vga_text_mode_controller_0|Mux35~510, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~512 , u0|vga_text_mode_controller_0|Mux35~512, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~513 , u0|vga_text_mode_controller_0|Mux35~513, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~514 , u0|vga_text_mode_controller_0|Mux35~514, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~516 , u0|vga_text_mode_controller_0|Mux35~516, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~954 , u0|vga_text_mode_controller_0|Mux35~954, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~962 , u0|vga_text_mode_controller_0|Mux35~962, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~515 , u0|vga_text_mode_controller_0|Mux35~515, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~517 , u0|vga_text_mode_controller_0|Mux35~517, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~518 , u0|vga_text_mode_controller_0|Mux35~518, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~519 , u0|vga_text_mode_controller_0|Mux35~519, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~521 , u0|vga_text_mode_controller_0|Mux35~521, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~520 , u0|vga_text_mode_controller_0|Mux35~520, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~522 , u0|vga_text_mode_controller_0|Mux35~522, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~523 , u0|vga_text_mode_controller_0|Mux35~523, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~509 , u0|vga_text_mode_controller_0|Mux35~509, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~952 , u0|vga_text_mode_controller_0|Mux35~952, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~524 , u0|vga_text_mode_controller_0|Mux35~524, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~530 , u0|vga_text_mode_controller_0|Mux35~530, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~531 , u0|vga_text_mode_controller_0|Mux35~531, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~532 , u0|vga_text_mode_controller_0|Mux35~532, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~525 , u0|vga_text_mode_controller_0|Mux35~525, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~526 , u0|vga_text_mode_controller_0|Mux35~526, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~527 , u0|vga_text_mode_controller_0|Mux35~527, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~528 , u0|vga_text_mode_controller_0|Mux35~528, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~529 , u0|vga_text_mode_controller_0|Mux35~529, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~955 , u0|vga_text_mode_controller_0|Mux35~955, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~533 , u0|vga_text_mode_controller_0|Mux35~533, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~972 , u0|vga_text_mode_controller_0|Mux35~972, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~973 , u0|vga_text_mode_controller_0|Mux35~973, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~536 , u0|vga_text_mode_controller_0|Mux35~536, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~537 , u0|vga_text_mode_controller_0|Mux35~537, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~956 , u0|vga_text_mode_controller_0|Mux35~956, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~535 , u0|vga_text_mode_controller_0|Mux35~535, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~538 , u0|vga_text_mode_controller_0|Mux35~538, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~539 , u0|vga_text_mode_controller_0|Mux35~539, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~534 , u0|vga_text_mode_controller_0|Mux35~534, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~970 , u0|vga_text_mode_controller_0|Mux35~970, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~971 , u0|vga_text_mode_controller_0|Mux35~971, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~540 , u0|vga_text_mode_controller_0|Mux35~540, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~543 , u0|vga_text_mode_controller_0|Mux35~543, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~544 , u0|vga_text_mode_controller_0|Mux35~544, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~541 , u0|vga_text_mode_controller_0|Mux35~541, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~542 , u0|vga_text_mode_controller_0|Mux35~542, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~545 , u0|vga_text_mode_controller_0|Mux35~545, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~546 , u0|vga_text_mode_controller_0|Mux35~546, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~547 , u0|vga_text_mode_controller_0|Mux35~547, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~548 , u0|vga_text_mode_controller_0|Mux35~548, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~686 , u0|vga_text_mode_controller_0|Mux35~686, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~687 , u0|vga_text_mode_controller_0|Mux35~687, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux35~938 , u0|vga_text_mode_controller_0|Mux35~938, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~40 , u0|vga_text_mode_controller_0|red[0]~40, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~41 , u0|vga_text_mode_controller_0|red[0]~41, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr5~2 , u0|vga_text_mode_controller_0|colon|WideOr5~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr5~0 , u0|vga_text_mode_controller_0|colon|WideOr5~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr5~1 , u0|vga_text_mode_controller_0|colon|WideOr5~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr5~3 , u0|vga_text_mode_controller_0|colon|WideOr5~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux33~10 , u0|vga_text_mode_controller_0|Mux33~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux33~11 , u0|vga_text_mode_controller_0|Mux33~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux33~9 , u0|vga_text_mode_controller_0|Mux33~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr4~5 , u0|vga_text_mode_controller_0|colon|WideOr4~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr4~6 , u0|vga_text_mode_controller_0|colon|WideOr4~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr4~7 , u0|vga_text_mode_controller_0|colon|WideOr4~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr4~0 , u0|vga_text_mode_controller_0|colon|WideOr4~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr4~1 , u0|vga_text_mode_controller_0|colon|WideOr4~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr4~2 , u0|vga_text_mode_controller_0|colon|WideOr4~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr4~3 , u0|vga_text_mode_controller_0|colon|WideOr4~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr4~4 , u0|vga_text_mode_controller_0|colon|WideOr4~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux33~2 , u0|vga_text_mode_controller_0|Mux33~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux33~3 , u0|vga_text_mode_controller_0|Mux33~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr6~10 , u0|vga_text_mode_controller_0|colon|WideOr6~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux33~4 , u0|vga_text_mode_controller_0|Mux33~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr6~11 , u0|vga_text_mode_controller_0|colon|WideOr6~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr6~13 , u0|vga_text_mode_controller_0|colon|WideOr6~13, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr6~14 , u0|vga_text_mode_controller_0|colon|WideOr6~14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr6~12 , u0|vga_text_mode_controller_0|colon|WideOr6~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux33~5 , u0|vga_text_mode_controller_0|Mux33~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux33~6 , u0|vga_text_mode_controller_0|Mux33~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr0~1 , u0|vga_text_mode_controller_0|colon|WideOr0~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr0~2 , u0|vga_text_mode_controller_0|colon|WideOr0~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr0~0 , u0|vga_text_mode_controller_0|colon|WideOr0~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr0~3 , u0|vga_text_mode_controller_0|colon|WideOr0~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr1~6 , u0|vga_text_mode_controller_0|colon|WideOr1~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr1~7 , u0|vga_text_mode_controller_0|colon|WideOr1~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr1~8 , u0|vga_text_mode_controller_0|colon|WideOr1~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr1~9 , u0|vga_text_mode_controller_0|colon|WideOr1~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr1~5 , u0|vga_text_mode_controller_0|colon|WideOr1~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr1~10 , u0|vga_text_mode_controller_0|colon|WideOr1~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr1~11 , u0|vga_text_mode_controller_0|colon|WideOr1~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux33~7 , u0|vga_text_mode_controller_0|Mux33~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~10 , u0|vga_text_mode_controller_0|colon|WideOr2~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~11 , u0|vga_text_mode_controller_0|colon|WideOr2~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~5 , u0|vga_text_mode_controller_0|colon|WideOr2~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~6 , u0|vga_text_mode_controller_0|colon|WideOr2~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~7 , u0|vga_text_mode_controller_0|colon|WideOr2~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~4 , u0|vga_text_mode_controller_0|colon|WideOr2~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~8 , u0|vga_text_mode_controller_0|colon|WideOr2~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~9 , u0|vga_text_mode_controller_0|colon|WideOr2~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~13 , u0|vga_text_mode_controller_0|colon|WideOr2~13, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr2~12 , u0|vga_text_mode_controller_0|colon|WideOr2~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr3~1 , u0|vga_text_mode_controller_0|colon|WideOr3~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr3~0 , u0|vga_text_mode_controller_0|colon|WideOr3~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr3~2 , u0|vga_text_mode_controller_0|colon|WideOr3~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr3~6 , u0|vga_text_mode_controller_0|colon|WideOr3~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr3~7 , u0|vga_text_mode_controller_0|colon|WideOr3~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr3~3 , u0|vga_text_mode_controller_0|colon|WideOr3~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr3~4 , u0|vga_text_mode_controller_0|colon|WideOr3~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr3~5 , u0|vga_text_mode_controller_0|colon|WideOr3~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|colon|WideOr3~8 , u0|vga_text_mode_controller_0|colon|WideOr3~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux33~8 , u0|vga_text_mode_controller_0|Mux33~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~36 , u0|vga_text_mode_controller_0|red[0]~36, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~57 , u0|vga_text_mode_controller_0|red[0]~57, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|from_addr[5]~3 , u0|vga_text_mode_controller_0|from_addr[5]~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|from_addr[8]~0 , u0|vga_text_mode_controller_0|from_addr[8]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|from_addr[6]~4 , u0|vga_text_mode_controller_0|from_addr[6]~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|from_addr[4]~5 , u0|vga_text_mode_controller_0|from_addr[4]~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~993 , u0|vga_text_mode_controller_0|Mux36~993, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~994 , u0|vga_text_mode_controller_0|Mux36~994, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~995 , u0|vga_text_mode_controller_0|Mux36~995, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~996 , u0|vga_text_mode_controller_0|Mux36~996, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~997 , u0|vga_text_mode_controller_0|Mux36~997, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|from_addr[10]~2 , u0|vga_text_mode_controller_0|from_addr[10]~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~933 , u0|vga_text_mode_controller_0|Mux36~933, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~999 , u0|vga_text_mode_controller_0|Mux36~999, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~998 , u0|vga_text_mode_controller_0|Mux36~998, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1000 , u0|vga_text_mode_controller_0|Mux36~1000, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1001 , u0|vga_text_mode_controller_0|Mux36~1001, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1004 , u0|vga_text_mode_controller_0|Mux36~1004, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1003 , u0|vga_text_mode_controller_0|Mux36~1003, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1005 , u0|vga_text_mode_controller_0|Mux36~1005, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1006 , u0|vga_text_mode_controller_0|Mux36~1006, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1002 , u0|vga_text_mode_controller_0|Mux36~1002, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1007 , u0|vga_text_mode_controller_0|Mux36~1007, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~991 , u0|vga_text_mode_controller_0|Mux36~991, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~988 , u0|vga_text_mode_controller_0|Mux36~988, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~989 , u0|vga_text_mode_controller_0|Mux36~989, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~990 , u0|vga_text_mode_controller_0|Mux36~990, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~992 , u0|vga_text_mode_controller_0|Mux36~992, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1008 , u0|vga_text_mode_controller_0|Mux36~1008, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|from_addr[7]~1 , u0|vga_text_mode_controller_0|from_addr[7]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~956 , u0|vga_text_mode_controller_0|Mux36~956, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~957 , u0|vga_text_mode_controller_0|Mux36~957, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~959 , u0|vga_text_mode_controller_0|Mux36~959, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~958 , u0|vga_text_mode_controller_0|Mux36~958, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~960 , u0|vga_text_mode_controller_0|Mux36~960, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~971 , u0|vga_text_mode_controller_0|Mux36~971, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~972 , u0|vga_text_mode_controller_0|Mux36~972, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~965 , u0|vga_text_mode_controller_0|Mux36~965, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~966 , u0|vga_text_mode_controller_0|Mux36~966, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~967 , u0|vga_text_mode_controller_0|Mux36~967, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~964 , u0|vga_text_mode_controller_0|Mux36~964, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~968 , u0|vga_text_mode_controller_0|Mux36~968, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~969 , u0|vga_text_mode_controller_0|Mux36~969, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~962 , u0|vga_text_mode_controller_0|Mux36~962, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~961 , u0|vga_text_mode_controller_0|Mux36~961, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~963 , u0|vga_text_mode_controller_0|Mux36~963, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~970 , u0|vga_text_mode_controller_0|Mux36~970, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~973 , u0|vga_text_mode_controller_0|Mux36~973, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1097 , u0|vga_text_mode_controller_0|Mux36~1097, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1098 , u0|vga_text_mode_controller_0|Mux36~1098, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~981 , u0|vga_text_mode_controller_0|Mux36~981, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~980 , u0|vga_text_mode_controller_0|Mux36~980, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~982 , u0|vga_text_mode_controller_0|Mux36~982, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~983 , u0|vga_text_mode_controller_0|Mux36~983, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~979 , u0|vga_text_mode_controller_0|Mux36~979, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~984 , u0|vga_text_mode_controller_0|Mux36~984, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~975 , u0|vga_text_mode_controller_0|Mux36~975, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~976 , u0|vga_text_mode_controller_0|Mux36~976, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~977 , u0|vga_text_mode_controller_0|Mux36~977, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~974 , u0|vga_text_mode_controller_0|Mux36~974, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~978 , u0|vga_text_mode_controller_0|Mux36~978, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~985 , u0|vga_text_mode_controller_0|Mux36~985, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~204 , u0|vga_text_mode_controller_0|Mux36~204, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~986 , u0|vga_text_mode_controller_0|Mux36~986, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~987 , u0|vga_text_mode_controller_0|Mux36~987, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~953 , u0|vga_text_mode_controller_0|Mux36~953, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~951 , u0|vga_text_mode_controller_0|Mux36~951, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~950 , u0|vga_text_mode_controller_0|Mux36~950, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~952 , u0|vga_text_mode_controller_0|Mux36~952, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~949 , u0|vga_text_mode_controller_0|Mux36~949, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~954 , u0|vga_text_mode_controller_0|Mux36~954, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~942 , u0|vga_text_mode_controller_0|Mux36~942, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~946 , u0|vga_text_mode_controller_0|Mux36~946, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~944 , u0|vga_text_mode_controller_0|Mux36~944, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~943 , u0|vga_text_mode_controller_0|Mux36~943, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~945 , u0|vga_text_mode_controller_0|Mux36~945, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~947 , u0|vga_text_mode_controller_0|Mux36~947, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~948 , u0|vga_text_mode_controller_0|Mux36~948, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~940 , u0|vga_text_mode_controller_0|Mux36~940, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~941 , u0|vga_text_mode_controller_0|Mux36~941, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~955 , u0|vga_text_mode_controller_0|Mux36~955, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1009 , u0|vga_text_mode_controller_0|Mux36~1009, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~499 , u0|vga_text_mode_controller_0|Mux36~499, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~891 , u0|vga_text_mode_controller_0|Mux36~891, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~887 , u0|vga_text_mode_controller_0|Mux36~887, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~888 , u0|vga_text_mode_controller_0|Mux36~888, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~889 , u0|vga_text_mode_controller_0|Mux36~889, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~890 , u0|vga_text_mode_controller_0|Mux36~890, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~892 , u0|vga_text_mode_controller_0|Mux36~892, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~907 , u0|vga_text_mode_controller_0|Mux36~907, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~903 , u0|vga_text_mode_controller_0|Mux36~903, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~905 , u0|vga_text_mode_controller_0|Mux36~905, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~904 , u0|vga_text_mode_controller_0|Mux36~904, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~906 , u0|vga_text_mode_controller_0|Mux36~906, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~908 , u0|vga_text_mode_controller_0|Mux36~908, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~893 , u0|vga_text_mode_controller_0|Mux36~893, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1093 , u0|vga_text_mode_controller_0|Mux36~1093, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~894 , u0|vga_text_mode_controller_0|Mux36~894, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~226 , u0|vga_text_mode_controller_0|Mux36~226, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~895 , u0|vga_text_mode_controller_0|Mux36~895, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~896 , u0|vga_text_mode_controller_0|Mux36~896, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~897 , u0|vga_text_mode_controller_0|Mux36~897, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~898 , u0|vga_text_mode_controller_0|Mux36~898, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~899 , u0|vga_text_mode_controller_0|Mux36~899, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~900 , u0|vga_text_mode_controller_0|Mux36~900, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~901 , u0|vga_text_mode_controller_0|Mux36~901, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~902 , u0|vga_text_mode_controller_0|Mux36~902, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~909 , u0|vga_text_mode_controller_0|Mux36~909, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~912 , u0|vga_text_mode_controller_0|Mux36~912, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~910 , u0|vga_text_mode_controller_0|Mux36~910, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~911 , u0|vga_text_mode_controller_0|Mux36~911, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~913 , u0|vga_text_mode_controller_0|Mux36~913, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~927 , u0|vga_text_mode_controller_0|Mux36~927, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~926 , u0|vga_text_mode_controller_0|Mux36~926, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~928 , u0|vga_text_mode_controller_0|Mux36~928, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~925 , u0|vga_text_mode_controller_0|Mux36~925, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~929 , u0|vga_text_mode_controller_0|Mux36~929, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~930 , u0|vga_text_mode_controller_0|Mux36~930, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~920 , u0|vga_text_mode_controller_0|Mux36~920, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~921 , u0|vga_text_mode_controller_0|Mux36~921, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~922 , u0|vga_text_mode_controller_0|Mux36~922, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~923 , u0|vga_text_mode_controller_0|Mux36~923, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~915 , u0|vga_text_mode_controller_0|Mux36~915, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~916 , u0|vga_text_mode_controller_0|Mux36~916, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~917 , u0|vga_text_mode_controller_0|Mux36~917, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~918 , u0|vga_text_mode_controller_0|Mux36~918, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~914 , u0|vga_text_mode_controller_0|Mux36~914, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~919 , u0|vga_text_mode_controller_0|Mux36~919, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~924 , u0|vga_text_mode_controller_0|Mux36~924, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~931 , u0|vga_text_mode_controller_0|Mux36~931, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~932 , u0|vga_text_mode_controller_0|Mux36~932, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~934 , u0|vga_text_mode_controller_0|Mux36~934, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~935 , u0|vga_text_mode_controller_0|Mux36~935, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~936 , u0|vga_text_mode_controller_0|Mux36~936, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~937 , u0|vga_text_mode_controller_0|Mux36~937, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~938 , u0|vga_text_mode_controller_0|Mux36~938, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~939 , u0|vga_text_mode_controller_0|Mux36~939, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1010 , u0|vga_text_mode_controller_0|Mux36~1010, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~844 , u0|vga_text_mode_controller_0|Mux36~844, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~845 , u0|vga_text_mode_controller_0|Mux36~845, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~846 , u0|vga_text_mode_controller_0|Mux36~846, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~847 , u0|vga_text_mode_controller_0|Mux36~847, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~848 , u0|vga_text_mode_controller_0|Mux36~848, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~842 , u0|vga_text_mode_controller_0|Mux36~842, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~843 , u0|vga_text_mode_controller_0|Mux36~843, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~849 , u0|vga_text_mode_controller_0|Mux36~849, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~866 , u0|vga_text_mode_controller_0|Mux36~866, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~863 , u0|vga_text_mode_controller_0|Mux36~863, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~864 , u0|vga_text_mode_controller_0|Mux36~864, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~865 , u0|vga_text_mode_controller_0|Mux36~865, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~867 , u0|vga_text_mode_controller_0|Mux36~867, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~859 , u0|vga_text_mode_controller_0|Mux36~859, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~858 , u0|vga_text_mode_controller_0|Mux36~858, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~860 , u0|vga_text_mode_controller_0|Mux36~860, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~861 , u0|vga_text_mode_controller_0|Mux36~861, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~855 , u0|vga_text_mode_controller_0|Mux36~855, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~856 , u0|vga_text_mode_controller_0|Mux36~856, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~857 , u0|vga_text_mode_controller_0|Mux36~857, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~532 , u0|vga_text_mode_controller_0|Mux36~532, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1099 , u0|vga_text_mode_controller_0|Mux36~1099, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1100 , u0|vga_text_mode_controller_0|Mux36~1100, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~862 , u0|vga_text_mode_controller_0|Mux36~862, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~850 , u0|vga_text_mode_controller_0|Mux36~850, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~851 , u0|vga_text_mode_controller_0|Mux36~851, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~853 , u0|vga_text_mode_controller_0|Mux36~853, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~852 , u0|vga_text_mode_controller_0|Mux36~852, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~854 , u0|vga_text_mode_controller_0|Mux36~854, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~868 , u0|vga_text_mode_controller_0|Mux36~868, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~869 , u0|vga_text_mode_controller_0|Mux36~869, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~817 , u0|vga_text_mode_controller_0|Mux36~817, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~821 , u0|vga_text_mode_controller_0|Mux36~821, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~818 , u0|vga_text_mode_controller_0|Mux36~818, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~819 , u0|vga_text_mode_controller_0|Mux36~819, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~820 , u0|vga_text_mode_controller_0|Mux36~820, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~822 , u0|vga_text_mode_controller_0|Mux36~822, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~835 , u0|vga_text_mode_controller_0|Mux36~835, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~836 , u0|vga_text_mode_controller_0|Mux36~836, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~837 , u0|vga_text_mode_controller_0|Mux36~837, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~838 , u0|vga_text_mode_controller_0|Mux36~838, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~839 , u0|vga_text_mode_controller_0|Mux36~839, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~840 , u0|vga_text_mode_controller_0|Mux36~840, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~827 , u0|vga_text_mode_controller_0|Mux36~827, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~823 , u0|vga_text_mode_controller_0|Mux36~823, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~825 , u0|vga_text_mode_controller_0|Mux36~825, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~824 , u0|vga_text_mode_controller_0|Mux36~824, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~826 , u0|vga_text_mode_controller_0|Mux36~826, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~828 , u0|vga_text_mode_controller_0|Mux36~828, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~832 , u0|vga_text_mode_controller_0|Mux36~832, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~830 , u0|vga_text_mode_controller_0|Mux36~830, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~829 , u0|vga_text_mode_controller_0|Mux36~829, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~831 , u0|vga_text_mode_controller_0|Mux36~831, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~833 , u0|vga_text_mode_controller_0|Mux36~833, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~834 , u0|vga_text_mode_controller_0|Mux36~834, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~841 , u0|vga_text_mode_controller_0|Mux36~841, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~883 , u0|vga_text_mode_controller_0|Mux36~883, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~882 , u0|vga_text_mode_controller_0|Mux36~882, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~884 , u0|vga_text_mode_controller_0|Mux36~884, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~879 , u0|vga_text_mode_controller_0|Mux36~879, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~877 , u0|vga_text_mode_controller_0|Mux36~877, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~876 , u0|vga_text_mode_controller_0|Mux36~876, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~878 , u0|vga_text_mode_controller_0|Mux36~878, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~880 , u0|vga_text_mode_controller_0|Mux36~880, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~871 , u0|vga_text_mode_controller_0|Mux36~871, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~872 , u0|vga_text_mode_controller_0|Mux36~872, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~873 , u0|vga_text_mode_controller_0|Mux36~873, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~874 , u0|vga_text_mode_controller_0|Mux36~874, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~870 , u0|vga_text_mode_controller_0|Mux36~870, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~875 , u0|vga_text_mode_controller_0|Mux36~875, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~881 , u0|vga_text_mode_controller_0|Mux36~881, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~885 , u0|vga_text_mode_controller_0|Mux36~885, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~886 , u0|vga_text_mode_controller_0|Mux36~886, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1019 , u0|vga_text_mode_controller_0|Mux36~1019, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1017 , u0|vga_text_mode_controller_0|Mux36~1017, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1016 , u0|vga_text_mode_controller_0|Mux36~1016, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1018 , u0|vga_text_mode_controller_0|Mux36~1018, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1015 , u0|vga_text_mode_controller_0|Mux36~1015, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1020 , u0|vga_text_mode_controller_0|Mux36~1020, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1077 , u0|vga_text_mode_controller_0|Mux36~1077, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~779 , u0|vga_text_mode_controller_0|Mux36~779, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1021 , u0|vga_text_mode_controller_0|Mux36~1021, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1024 , u0|vga_text_mode_controller_0|Mux36~1024, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1023 , u0|vga_text_mode_controller_0|Mux36~1023, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1025 , u0|vga_text_mode_controller_0|Mux36~1025, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1026 , u0|vga_text_mode_controller_0|Mux36~1026, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1022 , u0|vga_text_mode_controller_0|Mux36~1022, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1027 , u0|vga_text_mode_controller_0|Mux36~1027, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1028 , u0|vga_text_mode_controller_0|Mux36~1028, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1029 , u0|vga_text_mode_controller_0|Mux36~1029, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1094 , u0|vga_text_mode_controller_0|Mux36~1094, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1030 , u0|vga_text_mode_controller_0|Mux36~1030, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1035 , u0|vga_text_mode_controller_0|Mux36~1035, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1033 , u0|vga_text_mode_controller_0|Mux36~1033, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1032 , u0|vga_text_mode_controller_0|Mux36~1032, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1034 , u0|vga_text_mode_controller_0|Mux36~1034, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1031 , u0|vga_text_mode_controller_0|Mux36~1031, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1036 , u0|vga_text_mode_controller_0|Mux36~1036, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1047 , u0|vga_text_mode_controller_0|Mux36~1047, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1043 , u0|vga_text_mode_controller_0|Mux36~1043, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1045 , u0|vga_text_mode_controller_0|Mux36~1045, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1044 , u0|vga_text_mode_controller_0|Mux36~1044, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1046 , u0|vga_text_mode_controller_0|Mux36~1046, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1048 , u0|vga_text_mode_controller_0|Mux36~1048, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1041 , u0|vga_text_mode_controller_0|Mux36~1041, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1037 , u0|vga_text_mode_controller_0|Mux36~1037, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1038 , u0|vga_text_mode_controller_0|Mux36~1038, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1039 , u0|vga_text_mode_controller_0|Mux36~1039, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1040 , u0|vga_text_mode_controller_0|Mux36~1040, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1042 , u0|vga_text_mode_controller_0|Mux36~1042, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1049 , u0|vga_text_mode_controller_0|Mux36~1049, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1050 , u0|vga_text_mode_controller_0|Mux36~1050, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1051 , u0|vga_text_mode_controller_0|Mux36~1051, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1052 , u0|vga_text_mode_controller_0|Mux36~1052, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1053 , u0|vga_text_mode_controller_0|Mux36~1053, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1054 , u0|vga_text_mode_controller_0|Mux36~1054, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1055 , u0|vga_text_mode_controller_0|Mux36~1055, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1056 , u0|vga_text_mode_controller_0|Mux36~1056, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1057 , u0|vga_text_mode_controller_0|Mux36~1057, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1011 , u0|vga_text_mode_controller_0|Mux36~1011, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1012 , u0|vga_text_mode_controller_0|Mux36~1012, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1013 , u0|vga_text_mode_controller_0|Mux36~1013, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1014 , u0|vga_text_mode_controller_0|Mux36~1014, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1058 , u0|vga_text_mode_controller_0|Mux36~1058, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1059 , u0|vga_text_mode_controller_0|Mux36~1059, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1060 , u0|vga_text_mode_controller_0|Mux36~1060, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1061 , u0|vga_text_mode_controller_0|Mux36~1061, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|from_addr[9]~6 , u0|vga_text_mode_controller_0|from_addr[9]~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1074 , u0|vga_text_mode_controller_0|Mux36~1074, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~417 , u0|vga_text_mode_controller_0|Mux36~417, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~415 , u0|vga_text_mode_controller_0|Mux36~415, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~414 , u0|vga_text_mode_controller_0|Mux36~414, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~416 , u0|vga_text_mode_controller_0|Mux36~416, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~418 , u0|vga_text_mode_controller_0|Mux36~418, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~372 , u0|vga_text_mode_controller_0|Mux36~372, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1096 , u0|vga_text_mode_controller_0|Mux36~1096, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~373 , u0|vga_text_mode_controller_0|Mux36~373, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~370 , u0|vga_text_mode_controller_0|Mux36~370, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~368 , u0|vga_text_mode_controller_0|Mux36~368, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~367 , u0|vga_text_mode_controller_0|Mux36~367, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~369 , u0|vga_text_mode_controller_0|Mux36~369, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1071 , u0|vga_text_mode_controller_0|Mux36~1071, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~371 , u0|vga_text_mode_controller_0|Mux36~371, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~374 , u0|vga_text_mode_controller_0|Mux36~374, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1070 , u0|vga_text_mode_controller_0|Mux36~1070, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~365 , u0|vga_text_mode_controller_0|Mux36~365, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~364 , u0|vga_text_mode_controller_0|Mux36~364, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~366 , u0|vga_text_mode_controller_0|Mux36~366, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~376 , u0|vga_text_mode_controller_0|Mux36~376, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1109 , u0|vga_text_mode_controller_0|Mux36~1109, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1110 , u0|vga_text_mode_controller_0|Mux36~1110, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~375 , u0|vga_text_mode_controller_0|Mux36~375, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~377 , u0|vga_text_mode_controller_0|Mux36~377, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~378 , u0|vga_text_mode_controller_0|Mux36~378, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~399 , u0|vga_text_mode_controller_0|Mux36~399, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~400 , u0|vga_text_mode_controller_0|Mux36~400, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~401 , u0|vga_text_mode_controller_0|Mux36~401, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~405 , u0|vga_text_mode_controller_0|Mux36~405, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1072 , u0|vga_text_mode_controller_0|Mux36~1072, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~403 , u0|vga_text_mode_controller_0|Mux36~403, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~402 , u0|vga_text_mode_controller_0|Mux36~402, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~404 , u0|vga_text_mode_controller_0|Mux36~404, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~406 , u0|vga_text_mode_controller_0|Mux36~406, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~407 , u0|vga_text_mode_controller_0|Mux36~407, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~397 , u0|vga_text_mode_controller_0|Mux36~397, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~394 , u0|vga_text_mode_controller_0|Mux36~394, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~395 , u0|vga_text_mode_controller_0|Mux36~395, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~396 , u0|vga_text_mode_controller_0|Mux36~396, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~398 , u0|vga_text_mode_controller_0|Mux36~398, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1073 , u0|vga_text_mode_controller_0|Mux36~1073, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1067 , u0|vga_text_mode_controller_0|Mux36~1067, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~409 , u0|vga_text_mode_controller_0|Mux36~409, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~410 , u0|vga_text_mode_controller_0|Mux36~410, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~408 , u0|vga_text_mode_controller_0|Mux36~408, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~411 , u0|vga_text_mode_controller_0|Mux36~411, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~412 , u0|vga_text_mode_controller_0|Mux36~412, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~382 , u0|vga_text_mode_controller_0|Mux36~382, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~379 , u0|vga_text_mode_controller_0|Mux36~379, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~380 , u0|vga_text_mode_controller_0|Mux36~380, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~381 , u0|vga_text_mode_controller_0|Mux36~381, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~383 , u0|vga_text_mode_controller_0|Mux36~383, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~390 , u0|vga_text_mode_controller_0|Mux36~390, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~391 , u0|vga_text_mode_controller_0|Mux36~391, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~386 , u0|vga_text_mode_controller_0|Mux36~386, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~385 , u0|vga_text_mode_controller_0|Mux36~385, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~387 , u0|vga_text_mode_controller_0|Mux36~387, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~388 , u0|vga_text_mode_controller_0|Mux36~388, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~384 , u0|vga_text_mode_controller_0|Mux36~384, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~389 , u0|vga_text_mode_controller_0|Mux36~389, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~392 , u0|vga_text_mode_controller_0|Mux36~392, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1066 , u0|vga_text_mode_controller_0|Mux36~1066, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~353 , u0|vga_text_mode_controller_0|Mux36~353, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~393 , u0|vga_text_mode_controller_0|Mux36~393, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~413 , u0|vga_text_mode_controller_0|Mux36~413, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~419 , u0|vga_text_mode_controller_0|Mux36~419, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~168 , u0|vga_text_mode_controller_0|Mux36~168, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~169 , u0|vga_text_mode_controller_0|Mux36~169, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~170 , u0|vga_text_mode_controller_0|Mux36~170, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~178 , u0|vga_text_mode_controller_0|Mux36~178, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~179 , u0|vga_text_mode_controller_0|Mux36~179, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~180 , u0|vga_text_mode_controller_0|Mux36~180, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~171 , u0|vga_text_mode_controller_0|Mux36~171, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~172 , u0|vga_text_mode_controller_0|Mux36~172, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~173 , u0|vga_text_mode_controller_0|Mux36~173, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~174 , u0|vga_text_mode_controller_0|Mux36~174, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~175 , u0|vga_text_mode_controller_0|Mux36~175, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~176 , u0|vga_text_mode_controller_0|Mux36~176, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~177 , u0|vga_text_mode_controller_0|Mux36~177, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~181 , u0|vga_text_mode_controller_0|Mux36~181, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~202 , u0|vga_text_mode_controller_0|Mux36~202, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~203 , u0|vga_text_mode_controller_0|Mux36~203, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1063 , u0|vga_text_mode_controller_0|Mux36~1063, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~182 , u0|vga_text_mode_controller_0|Mux36~182, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~183 , u0|vga_text_mode_controller_0|Mux36~183, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~184 , u0|vga_text_mode_controller_0|Mux36~184, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~185 , u0|vga_text_mode_controller_0|Mux36~185, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~186 , u0|vga_text_mode_controller_0|Mux36~186, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~190 , u0|vga_text_mode_controller_0|Mux36~190, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~191 , u0|vga_text_mode_controller_0|Mux36~191, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~192 , u0|vga_text_mode_controller_0|Mux36~192, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~193 , u0|vga_text_mode_controller_0|Mux36~193, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~194 , u0|vga_text_mode_controller_0|Mux36~194, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~195 , u0|vga_text_mode_controller_0|Mux36~195, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~196 , u0|vga_text_mode_controller_0|Mux36~196, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~197 , u0|vga_text_mode_controller_0|Mux36~197, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~198 , u0|vga_text_mode_controller_0|Mux36~198, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~199 , u0|vga_text_mode_controller_0|Mux36~199, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~187 , u0|vga_text_mode_controller_0|Mux36~187, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~188 , u0|vga_text_mode_controller_0|Mux36~188, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~189 , u0|vga_text_mode_controller_0|Mux36~189, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~200 , u0|vga_text_mode_controller_0|Mux36~200, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~201 , u0|vga_text_mode_controller_0|Mux36~201, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~205 , u0|vga_text_mode_controller_0|Mux36~205, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~231 , u0|vga_text_mode_controller_0|Mux36~231, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~232 , u0|vga_text_mode_controller_0|Mux36~232, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~235 , u0|vga_text_mode_controller_0|Mux36~235, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~234 , u0|vga_text_mode_controller_0|Mux36~234, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~236 , u0|vga_text_mode_controller_0|Mux36~236, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~233 , u0|vga_text_mode_controller_0|Mux36~233, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~237 , u0|vga_text_mode_controller_0|Mux36~237, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~238 , u0|vga_text_mode_controller_0|Mux36~238, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~239 , u0|vga_text_mode_controller_0|Mux36~239, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~241 , u0|vga_text_mode_controller_0|Mux36~241, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~240 , u0|vga_text_mode_controller_0|Mux36~240, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~242 , u0|vga_text_mode_controller_0|Mux36~242, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~206 , u0|vga_text_mode_controller_0|Mux36~206, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~207 , u0|vga_text_mode_controller_0|Mux36~207, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~208 , u0|vga_text_mode_controller_0|Mux36~208, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~210 , u0|vga_text_mode_controller_0|Mux36~210, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~209 , u0|vga_text_mode_controller_0|Mux36~209, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~211 , u0|vga_text_mode_controller_0|Mux36~211, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~212 , u0|vga_text_mode_controller_0|Mux36~212, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~213 , u0|vga_text_mode_controller_0|Mux36~213, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~218 , u0|vga_text_mode_controller_0|Mux36~218, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~216 , u0|vga_text_mode_controller_0|Mux36~216, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~215 , u0|vga_text_mode_controller_0|Mux36~215, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~217 , u0|vga_text_mode_controller_0|Mux36~217, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~214 , u0|vga_text_mode_controller_0|Mux36~214, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~219 , u0|vga_text_mode_controller_0|Mux36~219, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~220 , u0|vga_text_mode_controller_0|Mux36~220, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~222 , u0|vga_text_mode_controller_0|Mux36~222, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~221 , u0|vga_text_mode_controller_0|Mux36~221, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~223 , u0|vga_text_mode_controller_0|Mux36~223, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~224 , u0|vga_text_mode_controller_0|Mux36~224, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~225 , u0|vga_text_mode_controller_0|Mux36~225, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~227 , u0|vga_text_mode_controller_0|Mux36~227, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~228 , u0|vga_text_mode_controller_0|Mux36~228, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~229 , u0|vga_text_mode_controller_0|Mux36~229, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~230 , u0|vga_text_mode_controller_0|Mux36~230, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~243 , u0|vga_text_mode_controller_0|Mux36~243, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1069 , u0|vga_text_mode_controller_0|Mux36~1069, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~348 , u0|vga_text_mode_controller_0|Mux36~348, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~349 , u0|vga_text_mode_controller_0|Mux36~349, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~350 , u0|vga_text_mode_controller_0|Mux36~350, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~351 , u0|vga_text_mode_controller_0|Mux36~351, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~339 , u0|vga_text_mode_controller_0|Mux36~339, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~338 , u0|vga_text_mode_controller_0|Mux36~338, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~340 , u0|vga_text_mode_controller_0|Mux36~340, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~345 , u0|vga_text_mode_controller_0|Mux36~345, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~341 , u0|vga_text_mode_controller_0|Mux36~341, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~343 , u0|vga_text_mode_controller_0|Mux36~343, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~342 , u0|vga_text_mode_controller_0|Mux36~342, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~344 , u0|vga_text_mode_controller_0|Mux36~344, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~346 , u0|vga_text_mode_controller_0|Mux36~346, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~347 , u0|vga_text_mode_controller_0|Mux36~347, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~336 , u0|vga_text_mode_controller_0|Mux36~336, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~337 , u0|vga_text_mode_controller_0|Mux36~337, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~352 , u0|vga_text_mode_controller_0|Mux36~352, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~354 , u0|vga_text_mode_controller_0|Mux36~354, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~355 , u0|vga_text_mode_controller_0|Mux36~355, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~356 , u0|vga_text_mode_controller_0|Mux36~356, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~357 , u0|vga_text_mode_controller_0|Mux36~357, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~358 , u0|vga_text_mode_controller_0|Mux36~358, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~359 , u0|vga_text_mode_controller_0|Mux36~359, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~360 , u0|vga_text_mode_controller_0|Mux36~360, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~361 , u0|vga_text_mode_controller_0|Mux36~361, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~314 , u0|vga_text_mode_controller_0|Mux36~314, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~313 , u0|vga_text_mode_controller_0|Mux36~313, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~315 , u0|vga_text_mode_controller_0|Mux36~315, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~316 , u0|vga_text_mode_controller_0|Mux36~316, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~312 , u0|vga_text_mode_controller_0|Mux36~312, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~317 , u0|vga_text_mode_controller_0|Mux36~317, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~324 , u0|vga_text_mode_controller_0|Mux36~324, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~325 , u0|vga_text_mode_controller_0|Mux36~325, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~326 , u0|vga_text_mode_controller_0|Mux36~326, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~323 , u0|vga_text_mode_controller_0|Mux36~323, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~327 , u0|vga_text_mode_controller_0|Mux36~327, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~328 , u0|vga_text_mode_controller_0|Mux36~328, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~321 , u0|vga_text_mode_controller_0|Mux36~321, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~319 , u0|vga_text_mode_controller_0|Mux36~319, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~318 , u0|vga_text_mode_controller_0|Mux36~318, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~320 , u0|vga_text_mode_controller_0|Mux36~320, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~322 , u0|vga_text_mode_controller_0|Mux36~322, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~329 , u0|vga_text_mode_controller_0|Mux36~329, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1068 , u0|vga_text_mode_controller_0|Mux36~1068, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~333 , u0|vga_text_mode_controller_0|Mux36~333, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~331 , u0|vga_text_mode_controller_0|Mux36~331, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~330 , u0|vga_text_mode_controller_0|Mux36~330, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~332 , u0|vga_text_mode_controller_0|Mux36~332, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~334 , u0|vga_text_mode_controller_0|Mux36~334, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~335 , u0|vga_text_mode_controller_0|Mux36~335, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~362 , u0|vga_text_mode_controller_0|Mux36~362, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~288 , u0|vga_text_mode_controller_0|Mux36~288, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~287 , u0|vga_text_mode_controller_0|Mux36~287, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~289 , u0|vga_text_mode_controller_0|Mux36~289, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~281 , u0|vga_text_mode_controller_0|Mux36~281, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~282 , u0|vga_text_mode_controller_0|Mux36~282, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~283 , u0|vga_text_mode_controller_0|Mux36~283, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~284 , u0|vga_text_mode_controller_0|Mux36~284, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~285 , u0|vga_text_mode_controller_0|Mux36~285, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~278 , u0|vga_text_mode_controller_0|Mux36~278, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~277 , u0|vga_text_mode_controller_0|Mux36~277, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~279 , u0|vga_text_mode_controller_0|Mux36~279, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~280 , u0|vga_text_mode_controller_0|Mux36~280, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~286 , u0|vga_text_mode_controller_0|Mux36~286, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~275 , u0|vga_text_mode_controller_0|Mux36~275, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~274 , u0|vga_text_mode_controller_0|Mux36~274, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~276 , u0|vga_text_mode_controller_0|Mux36~276, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~290 , u0|vga_text_mode_controller_0|Mux36~290, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~262 , u0|vga_text_mode_controller_0|Mux36~262, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~263 , u0|vga_text_mode_controller_0|Mux36~263, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1111 , u0|vga_text_mode_controller_0|Mux36~1111, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1112 , u0|vga_text_mode_controller_0|Mux36~1112, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~265 , u0|vga_text_mode_controller_0|Mux36~265, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~266 , u0|vga_text_mode_controller_0|Mux36~266, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~264 , u0|vga_text_mode_controller_0|Mux36~264, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~267 , u0|vga_text_mode_controller_0|Mux36~267, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~268 , u0|vga_text_mode_controller_0|Mux36~268, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~269 , u0|vga_text_mode_controller_0|Mux36~269, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~270 , u0|vga_text_mode_controller_0|Mux36~270, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~271 , u0|vga_text_mode_controller_0|Mux36~271, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~272 , u0|vga_text_mode_controller_0|Mux36~272, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~273 , u0|vga_text_mode_controller_0|Mux36~273, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~291 , u0|vga_text_mode_controller_0|Mux36~291, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~247 , u0|vga_text_mode_controller_0|Mux36~247, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~245 , u0|vga_text_mode_controller_0|Mux36~245, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~244 , u0|vga_text_mode_controller_0|Mux36~244, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~246 , u0|vga_text_mode_controller_0|Mux36~246, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1064 , u0|vga_text_mode_controller_0|Mux36~1064, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~259 , u0|vga_text_mode_controller_0|Mux36~259, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~257 , u0|vga_text_mode_controller_0|Mux36~257, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~258 , u0|vga_text_mode_controller_0|Mux36~258, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~256 , u0|vga_text_mode_controller_0|Mux36~256, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~260 , u0|vga_text_mode_controller_0|Mux36~260, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~253 , u0|vga_text_mode_controller_0|Mux36~253, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~254 , u0|vga_text_mode_controller_0|Mux36~254, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1065 , u0|vga_text_mode_controller_0|Mux36~1065, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~249 , u0|vga_text_mode_controller_0|Mux36~249, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~248 , u0|vga_text_mode_controller_0|Mux36~248, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~251 , u0|vga_text_mode_controller_0|Mux36~251, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~250 , u0|vga_text_mode_controller_0|Mux36~250, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~252 , u0|vga_text_mode_controller_0|Mux36~252, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~255 , u0|vga_text_mode_controller_0|Mux36~255, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~261 , u0|vga_text_mode_controller_0|Mux36~261, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~293 , u0|vga_text_mode_controller_0|Mux36~293, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~292 , u0|vga_text_mode_controller_0|Mux36~292, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~294 , u0|vga_text_mode_controller_0|Mux36~294, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~308 , u0|vga_text_mode_controller_0|Mux36~308, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~305 , u0|vga_text_mode_controller_0|Mux36~305, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~306 , u0|vga_text_mode_controller_0|Mux36~306, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~307 , u0|vga_text_mode_controller_0|Mux36~307, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~309 , u0|vga_text_mode_controller_0|Mux36~309, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~302 , u0|vga_text_mode_controller_0|Mux36~302, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~300 , u0|vga_text_mode_controller_0|Mux36~300, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~301 , u0|vga_text_mode_controller_0|Mux36~301, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~303 , u0|vga_text_mode_controller_0|Mux36~303, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~298 , u0|vga_text_mode_controller_0|Mux36~298, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~296 , u0|vga_text_mode_controller_0|Mux36~296, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~297 , u0|vga_text_mode_controller_0|Mux36~297, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~295 , u0|vga_text_mode_controller_0|Mux36~295, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~299 , u0|vga_text_mode_controller_0|Mux36~299, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~304 , u0|vga_text_mode_controller_0|Mux36~304, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~310 , u0|vga_text_mode_controller_0|Mux36~310, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~311 , u0|vga_text_mode_controller_0|Mux36~311, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~363 , u0|vga_text_mode_controller_0|Mux36~363, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~420 , u0|vga_text_mode_controller_0|Mux36~420, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~613 , u0|vga_text_mode_controller_0|Mux36~613, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~523 , u0|vga_text_mode_controller_0|Mux36~523, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~615 , u0|vga_text_mode_controller_0|Mux36~615, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~614 , u0|vga_text_mode_controller_0|Mux36~614, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~616 , u0|vga_text_mode_controller_0|Mux36~616, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~617 , u0|vga_text_mode_controller_0|Mux36~617, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~622 , u0|vga_text_mode_controller_0|Mux36~622, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~620 , u0|vga_text_mode_controller_0|Mux36~620, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~619 , u0|vga_text_mode_controller_0|Mux36~619, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~621 , u0|vga_text_mode_controller_0|Mux36~621, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~618 , u0|vga_text_mode_controller_0|Mux36~618, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~623 , u0|vga_text_mode_controller_0|Mux36~623, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~624 , u0|vga_text_mode_controller_0|Mux36~624, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~609 , u0|vga_text_mode_controller_0|Mux36~609, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~610 , u0|vga_text_mode_controller_0|Mux36~610, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~608 , u0|vga_text_mode_controller_0|Mux36~608, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~611 , u0|vga_text_mode_controller_0|Mux36~611, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~612 , u0|vga_text_mode_controller_0|Mux36~612, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~625 , u0|vga_text_mode_controller_0|Mux36~625, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~626 , u0|vga_text_mode_controller_0|Mux36~626, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~627 , u0|vga_text_mode_controller_0|Mux36~627, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~628 , u0|vga_text_mode_controller_0|Mux36~628, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~576 , u0|vga_text_mode_controller_0|Mux36~576, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~575 , u0|vga_text_mode_controller_0|Mux36~575, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1103 , u0|vga_text_mode_controller_0|Mux36~1103, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1104 , u0|vga_text_mode_controller_0|Mux36~1104, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~578 , u0|vga_text_mode_controller_0|Mux36~578, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~577 , u0|vga_text_mode_controller_0|Mux36~577, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~580 , u0|vga_text_mode_controller_0|Mux36~580, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~579 , u0|vga_text_mode_controller_0|Mux36~579, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~581 , u0|vga_text_mode_controller_0|Mux36~581, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~582 , u0|vga_text_mode_controller_0|Mux36~582, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~573 , u0|vga_text_mode_controller_0|Mux36~573, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~570 , u0|vga_text_mode_controller_0|Mux36~570, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~571 , u0|vga_text_mode_controller_0|Mux36~571, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~572 , u0|vga_text_mode_controller_0|Mux36~572, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~574 , u0|vga_text_mode_controller_0|Mux36~574, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1081 , u0|vga_text_mode_controller_0|Mux36~1081, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~583 , u0|vga_text_mode_controller_0|Mux36~583, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~584 , u0|vga_text_mode_controller_0|Mux36~584, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~585 , u0|vga_text_mode_controller_0|Mux36~585, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~586 , u0|vga_text_mode_controller_0|Mux36~586, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~587 , u0|vga_text_mode_controller_0|Mux36~587, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~588 , u0|vga_text_mode_controller_0|Mux36~588, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~592 , u0|vga_text_mode_controller_0|Mux36~592, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~593 , u0|vga_text_mode_controller_0|Mux36~593, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~594 , u0|vga_text_mode_controller_0|Mux36~594, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~595 , u0|vga_text_mode_controller_0|Mux36~595, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~591 , u0|vga_text_mode_controller_0|Mux36~591, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~596 , u0|vga_text_mode_controller_0|Mux36~596, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~590 , u0|vga_text_mode_controller_0|Mux36~590, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~597 , u0|vga_text_mode_controller_0|Mux36~597, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~589 , u0|vga_text_mode_controller_0|Mux36~589, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~598 , u0|vga_text_mode_controller_0|Mux36~598, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~599 , u0|vga_text_mode_controller_0|Mux36~599, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~600 , u0|vga_text_mode_controller_0|Mux36~600, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~603 , u0|vga_text_mode_controller_0|Mux36~603, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~601 , u0|vga_text_mode_controller_0|Mux36~601, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~602 , u0|vga_text_mode_controller_0|Mux36~602, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~604 , u0|vga_text_mode_controller_0|Mux36~604, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~605 , u0|vga_text_mode_controller_0|Mux36~605, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~606 , u0|vga_text_mode_controller_0|Mux36~606, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~607 , u0|vga_text_mode_controller_0|Mux36~607, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~629 , u0|vga_text_mode_controller_0|Mux36~629, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~551 , u0|vga_text_mode_controller_0|Mux36~551, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~550 , u0|vga_text_mode_controller_0|Mux36~550, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~552 , u0|vga_text_mode_controller_0|Mux36~552, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~553 , u0|vga_text_mode_controller_0|Mux36~553, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~554 , u0|vga_text_mode_controller_0|Mux36~554, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~567 , u0|vga_text_mode_controller_0|Mux36~567, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1080 , u0|vga_text_mode_controller_0|Mux36~1080, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~558 , u0|vga_text_mode_controller_0|Mux36~558, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~556 , u0|vga_text_mode_controller_0|Mux36~556, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~555 , u0|vga_text_mode_controller_0|Mux36~555, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~557 , u0|vga_text_mode_controller_0|Mux36~557, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~559 , u0|vga_text_mode_controller_0|Mux36~559, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~560 , u0|vga_text_mode_controller_0|Mux36~560, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~564 , u0|vga_text_mode_controller_0|Mux36~564, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~562 , u0|vga_text_mode_controller_0|Mux36~562, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~561 , u0|vga_text_mode_controller_0|Mux36~561, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~563 , u0|vga_text_mode_controller_0|Mux36~563, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~565 , u0|vga_text_mode_controller_0|Mux36~565, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~566 , u0|vga_text_mode_controller_0|Mux36~566, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~568 , u0|vga_text_mode_controller_0|Mux36~568, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~497 , u0|vga_text_mode_controller_0|Mux36~497, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~496 , u0|vga_text_mode_controller_0|Mux36~496, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~498 , u0|vga_text_mode_controller_0|Mux36~498, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~500 , u0|vga_text_mode_controller_0|Mux36~500, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~484 , u0|vga_text_mode_controller_0|Mux36~484, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~482 , u0|vga_text_mode_controller_0|Mux36~482, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~481 , u0|vga_text_mode_controller_0|Mux36~481, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~483 , u0|vga_text_mode_controller_0|Mux36~483, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~485 , u0|vga_text_mode_controller_0|Mux36~485, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1076 , u0|vga_text_mode_controller_0|Mux36~1076, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~487 , u0|vga_text_mode_controller_0|Mux36~487, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~488 , u0|vga_text_mode_controller_0|Mux36~488, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~486 , u0|vga_text_mode_controller_0|Mux36~486, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~489 , u0|vga_text_mode_controller_0|Mux36~489, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~492 , u0|vga_text_mode_controller_0|Mux36~492, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~491 , u0|vga_text_mode_controller_0|Mux36~491, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~493 , u0|vga_text_mode_controller_0|Mux36~493, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~490 , u0|vga_text_mode_controller_0|Mux36~490, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~494 , u0|vga_text_mode_controller_0|Mux36~494, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~495 , u0|vga_text_mode_controller_0|Mux36~495, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~501 , u0|vga_text_mode_controller_0|Mux36~501, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~514 , u0|vga_text_mode_controller_0|Mux36~514, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1078 , u0|vga_text_mode_controller_0|Mux36~1078, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~515 , u0|vga_text_mode_controller_0|Mux36~515, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~516 , u0|vga_text_mode_controller_0|Mux36~516, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~517 , u0|vga_text_mode_controller_0|Mux36~517, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~518 , u0|vga_text_mode_controller_0|Mux36~518, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~510 , u0|vga_text_mode_controller_0|Mux36~510, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~509 , u0|vga_text_mode_controller_0|Mux36~509, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~511 , u0|vga_text_mode_controller_0|Mux36~511, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~508 , u0|vga_text_mode_controller_0|Mux36~508, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~512 , u0|vga_text_mode_controller_0|Mux36~512, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~513 , u0|vga_text_mode_controller_0|Mux36~513, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~519 , u0|vga_text_mode_controller_0|Mux36~519, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~520 , u0|vga_text_mode_controller_0|Mux36~520, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~521 , u0|vga_text_mode_controller_0|Mux36~521, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~522 , u0|vga_text_mode_controller_0|Mux36~522, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~524 , u0|vga_text_mode_controller_0|Mux36~524, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~504 , u0|vga_text_mode_controller_0|Mux36~504, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~503 , u0|vga_text_mode_controller_0|Mux36~503, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~505 , u0|vga_text_mode_controller_0|Mux36~505, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~506 , u0|vga_text_mode_controller_0|Mux36~506, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~502 , u0|vga_text_mode_controller_0|Mux36~502, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~507 , u0|vga_text_mode_controller_0|Mux36~507, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~525 , u0|vga_text_mode_controller_0|Mux36~525, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~526 , u0|vga_text_mode_controller_0|Mux36~526, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~530 , u0|vga_text_mode_controller_0|Mux36~530, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~528 , u0|vga_text_mode_controller_0|Mux36~528, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~527 , u0|vga_text_mode_controller_0|Mux36~527, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~529 , u0|vga_text_mode_controller_0|Mux36~529, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~531 , u0|vga_text_mode_controller_0|Mux36~531, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~543 , u0|vga_text_mode_controller_0|Mux36~543, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~544 , u0|vga_text_mode_controller_0|Mux36~544, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~545 , u0|vga_text_mode_controller_0|Mux36~545, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~546 , u0|vga_text_mode_controller_0|Mux36~546, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~547 , u0|vga_text_mode_controller_0|Mux36~547, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~538 , u0|vga_text_mode_controller_0|Mux36~538, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~537 , u0|vga_text_mode_controller_0|Mux36~537, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~539 , u0|vga_text_mode_controller_0|Mux36~539, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~540 , u0|vga_text_mode_controller_0|Mux36~540, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~541 , u0|vga_text_mode_controller_0|Mux36~541, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~535 , u0|vga_text_mode_controller_0|Mux36~535, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~533 , u0|vga_text_mode_controller_0|Mux36~533, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1079 , u0|vga_text_mode_controller_0|Mux36~1079, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~534 , u0|vga_text_mode_controller_0|Mux36~534, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~536 , u0|vga_text_mode_controller_0|Mux36~536, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~542 , u0|vga_text_mode_controller_0|Mux36~542, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~548 , u0|vga_text_mode_controller_0|Mux36~548, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~549 , u0|vga_text_mode_controller_0|Mux36~549, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~569 , u0|vga_text_mode_controller_0|Mux36~569, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~630 , u0|vga_text_mode_controller_0|Mux36~630, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~448 , u0|vga_text_mode_controller_0|Mux36~448, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~449 , u0|vga_text_mode_controller_0|Mux36~449, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~445 , u0|vga_text_mode_controller_0|Mux36~445, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~446 , u0|vga_text_mode_controller_0|Mux36~446, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~443 , u0|vga_text_mode_controller_0|Mux36~443, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~444 , u0|vga_text_mode_controller_0|Mux36~444, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~447 , u0|vga_text_mode_controller_0|Mux36~447, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~442 , u0|vga_text_mode_controller_0|Mux36~442, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~450 , u0|vga_text_mode_controller_0|Mux36~450, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1075 , u0|vga_text_mode_controller_0|Mux36~1075, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~459 , u0|vga_text_mode_controller_0|Mux36~459, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~460 , u0|vga_text_mode_controller_0|Mux36~460, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~461 , u0|vga_text_mode_controller_0|Mux36~461, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~458 , u0|vga_text_mode_controller_0|Mux36~458, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~462 , u0|vga_text_mode_controller_0|Mux36~462, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~455 , u0|vga_text_mode_controller_0|Mux36~455, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~456 , u0|vga_text_mode_controller_0|Mux36~456, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~454 , u0|vga_text_mode_controller_0|Mux36~454, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~457 , u0|vga_text_mode_controller_0|Mux36~457, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~451 , u0|vga_text_mode_controller_0|Mux36~451, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~452 , u0|vga_text_mode_controller_0|Mux36~452, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~453 , u0|vga_text_mode_controller_0|Mux36~453, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1107 , u0|vga_text_mode_controller_0|Mux36~1107, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1108 , u0|vga_text_mode_controller_0|Mux36~1108, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~463 , u0|vga_text_mode_controller_0|Mux36~463, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~464 , u0|vga_text_mode_controller_0|Mux36~464, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~465 , u0|vga_text_mode_controller_0|Mux36~465, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~466 , u0|vga_text_mode_controller_0|Mux36~466, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~467 , u0|vga_text_mode_controller_0|Mux36~467, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~476 , u0|vga_text_mode_controller_0|Mux36~476, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~477 , u0|vga_text_mode_controller_0|Mux36~477, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~478 , u0|vga_text_mode_controller_0|Mux36~478, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~469 , u0|vga_text_mode_controller_0|Mux36~469, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~468 , u0|vga_text_mode_controller_0|Mux36~468, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~471 , u0|vga_text_mode_controller_0|Mux36~471, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~470 , u0|vga_text_mode_controller_0|Mux36~470, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~472 , u0|vga_text_mode_controller_0|Mux36~472, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~474 , u0|vga_text_mode_controller_0|Mux36~474, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1105 , u0|vga_text_mode_controller_0|Mux36~1105, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~473 , u0|vga_text_mode_controller_0|Mux36~473, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1106 , u0|vga_text_mode_controller_0|Mux36~1106, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~475 , u0|vga_text_mode_controller_0|Mux36~475, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~479 , u0|vga_text_mode_controller_0|Mux36~479, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~438 , u0|vga_text_mode_controller_0|Mux36~438, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~439 , u0|vga_text_mode_controller_0|Mux36~439, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~440 , u0|vga_text_mode_controller_0|Mux36~440, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~428 , u0|vga_text_mode_controller_0|Mux36~428, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~427 , u0|vga_text_mode_controller_0|Mux36~427, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~429 , u0|vga_text_mode_controller_0|Mux36~429, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~426 , u0|vga_text_mode_controller_0|Mux36~426, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~430 , u0|vga_text_mode_controller_0|Mux36~430, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~431 , u0|vga_text_mode_controller_0|Mux36~431, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~432 , u0|vga_text_mode_controller_0|Mux36~432, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~433 , u0|vga_text_mode_controller_0|Mux36~433, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~434 , u0|vga_text_mode_controller_0|Mux36~434, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~435 , u0|vga_text_mode_controller_0|Mux36~435, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~436 , u0|vga_text_mode_controller_0|Mux36~436, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~437 , u0|vga_text_mode_controller_0|Mux36~437, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~421 , u0|vga_text_mode_controller_0|Mux36~421, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~422 , u0|vga_text_mode_controller_0|Mux36~422, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~423 , u0|vga_text_mode_controller_0|Mux36~423, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~424 , u0|vga_text_mode_controller_0|Mux36~424, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~425 , u0|vga_text_mode_controller_0|Mux36~425, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~441 , u0|vga_text_mode_controller_0|Mux36~441, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~480 , u0|vga_text_mode_controller_0|Mux36~480, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~631 , u0|vga_text_mode_controller_0|Mux36~631, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~632 , u0|vga_text_mode_controller_0|Mux36~632, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~637 , u0|vga_text_mode_controller_0|Mux36~637, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1083 , u0|vga_text_mode_controller_0|Mux36~1083, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~634 , u0|vga_text_mode_controller_0|Mux36~634, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~635 , u0|vga_text_mode_controller_0|Mux36~635, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~636 , u0|vga_text_mode_controller_0|Mux36~636, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~638 , u0|vga_text_mode_controller_0|Mux36~638, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~640 , u0|vga_text_mode_controller_0|Mux36~640, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1084 , u0|vga_text_mode_controller_0|Mux36~1084, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1095 , u0|vga_text_mode_controller_0|Mux36~1095, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~639 , u0|vga_text_mode_controller_0|Mux36~639, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~641 , u0|vga_text_mode_controller_0|Mux36~641, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~642 , u0|vga_text_mode_controller_0|Mux36~642, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~643 , u0|vga_text_mode_controller_0|Mux36~643, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~645 , u0|vga_text_mode_controller_0|Mux36~645, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~644 , u0|vga_text_mode_controller_0|Mux36~644, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~646 , u0|vga_text_mode_controller_0|Mux36~646, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~647 , u0|vga_text_mode_controller_0|Mux36~647, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~633 , u0|vga_text_mode_controller_0|Mux36~633, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1082 , u0|vga_text_mode_controller_0|Mux36~1082, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~648 , u0|vga_text_mode_controller_0|Mux36~648, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~650 , u0|vga_text_mode_controller_0|Mux36~650, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1086 , u0|vga_text_mode_controller_0|Mux36~1086, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~649 , u0|vga_text_mode_controller_0|Mux36~649, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1085 , u0|vga_text_mode_controller_0|Mux36~1085, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~651 , u0|vga_text_mode_controller_0|Mux36~651, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~652 , u0|vga_text_mode_controller_0|Mux36~652, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~653 , u0|vga_text_mode_controller_0|Mux36~653, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~654 , u0|vga_text_mode_controller_0|Mux36~654, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1087 , u0|vga_text_mode_controller_0|Mux36~1087, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~656 , u0|vga_text_mode_controller_0|Mux36~656, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~658 , u0|vga_text_mode_controller_0|Mux36~658, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~659 , u0|vga_text_mode_controller_0|Mux36~659, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~657 , u0|vga_text_mode_controller_0|Mux36~657, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~660 , u0|vga_text_mode_controller_0|Mux36~660, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~661 , u0|vga_text_mode_controller_0|Mux36~661, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~655 , u0|vga_text_mode_controller_0|Mux36~655, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1101 , u0|vga_text_mode_controller_0|Mux36~1101, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~662 , u0|vga_text_mode_controller_0|Mux36~662, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1102 , u0|vga_text_mode_controller_0|Mux36~1102, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~663 , u0|vga_text_mode_controller_0|Mux36~663, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~668 , u0|vga_text_mode_controller_0|Mux36~668, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~669 , u0|vga_text_mode_controller_0|Mux36~669, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~666 , u0|vga_text_mode_controller_0|Mux36~666, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~667 , u0|vga_text_mode_controller_0|Mux36~667, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~664 , u0|vga_text_mode_controller_0|Mux36~664, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~665 , u0|vga_text_mode_controller_0|Mux36~665, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~670 , u0|vga_text_mode_controller_0|Mux36~670, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~671 , u0|vga_text_mode_controller_0|Mux36~671, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~707 , u0|vga_text_mode_controller_0|Mux36~707, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~709 , u0|vga_text_mode_controller_0|Mux36~709, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~708 , u0|vga_text_mode_controller_0|Mux36~708, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~710 , u0|vga_text_mode_controller_0|Mux36~710, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~711 , u0|vga_text_mode_controller_0|Mux36~711, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~712 , u0|vga_text_mode_controller_0|Mux36~712, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~672 , u0|vga_text_mode_controller_0|Mux36~672, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~673 , u0|vga_text_mode_controller_0|Mux36~673, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~674 , u0|vga_text_mode_controller_0|Mux36~674, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~675 , u0|vga_text_mode_controller_0|Mux36~675, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~676 , u0|vga_text_mode_controller_0|Mux36~676, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~677 , u0|vga_text_mode_controller_0|Mux36~677, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~693 , u0|vga_text_mode_controller_0|Mux36~693, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~692 , u0|vga_text_mode_controller_0|Mux36~692, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~694 , u0|vga_text_mode_controller_0|Mux36~694, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~700 , u0|vga_text_mode_controller_0|Mux36~700, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~698 , u0|vga_text_mode_controller_0|Mux36~698, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~696 , u0|vga_text_mode_controller_0|Mux36~696, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~695 , u0|vga_text_mode_controller_0|Mux36~695, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~697 , u0|vga_text_mode_controller_0|Mux36~697, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~699 , u0|vga_text_mode_controller_0|Mux36~699, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~701 , u0|vga_text_mode_controller_0|Mux36~701, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~703 , u0|vga_text_mode_controller_0|Mux36~703, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~702 , u0|vga_text_mode_controller_0|Mux36~702, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~704 , u0|vga_text_mode_controller_0|Mux36~704, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~705 , u0|vga_text_mode_controller_0|Mux36~705, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~687 , u0|vga_text_mode_controller_0|Mux36~687, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~688 , u0|vga_text_mode_controller_0|Mux36~688, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~689 , u0|vga_text_mode_controller_0|Mux36~689, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~690 , u0|vga_text_mode_controller_0|Mux36~690, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~678 , u0|vga_text_mode_controller_0|Mux36~678, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~679 , u0|vga_text_mode_controller_0|Mux36~679, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~680 , u0|vga_text_mode_controller_0|Mux36~680, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~684 , u0|vga_text_mode_controller_0|Mux36~684, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~681 , u0|vga_text_mode_controller_0|Mux36~681, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~682 , u0|vga_text_mode_controller_0|Mux36~682, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~683 , u0|vga_text_mode_controller_0|Mux36~683, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~685 , u0|vga_text_mode_controller_0|Mux36~685, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~686 , u0|vga_text_mode_controller_0|Mux36~686, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~691 , u0|vga_text_mode_controller_0|Mux36~691, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~706 , u0|vga_text_mode_controller_0|Mux36~706, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~713 , u0|vga_text_mode_controller_0|Mux36~713, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~722 , u0|vga_text_mode_controller_0|Mux36~722, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~721 , u0|vga_text_mode_controller_0|Mux36~721, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~723 , u0|vga_text_mode_controller_0|Mux36~723, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~714 , u0|vga_text_mode_controller_0|Mux36~714, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~715 , u0|vga_text_mode_controller_0|Mux36~715, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~716 , u0|vga_text_mode_controller_0|Mux36~716, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~718 , u0|vga_text_mode_controller_0|Mux36~718, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~717 , u0|vga_text_mode_controller_0|Mux36~717, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~719 , u0|vga_text_mode_controller_0|Mux36~719, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1088 , u0|vga_text_mode_controller_0|Mux36~1088, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~720 , u0|vga_text_mode_controller_0|Mux36~720, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~724 , u0|vga_text_mode_controller_0|Mux36~724, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~750 , u0|vga_text_mode_controller_0|Mux36~750, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~751 , u0|vga_text_mode_controller_0|Mux36~751, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~746 , u0|vga_text_mode_controller_0|Mux36~746, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1089 , u0|vga_text_mode_controller_0|Mux36~1089, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~747 , u0|vga_text_mode_controller_0|Mux36~747, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~748 , u0|vga_text_mode_controller_0|Mux36~748, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~749 , u0|vga_text_mode_controller_0|Mux36~749, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~752 , u0|vga_text_mode_controller_0|Mux36~752, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~744 , u0|vga_text_mode_controller_0|Mux36~744, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~745 , u0|vga_text_mode_controller_0|Mux36~745, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~755 , u0|vga_text_mode_controller_0|Mux36~755, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~753 , u0|vga_text_mode_controller_0|Mux36~753, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~754 , u0|vga_text_mode_controller_0|Mux36~754, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~756 , u0|vga_text_mode_controller_0|Mux36~756, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~757 , u0|vga_text_mode_controller_0|Mux36~757, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~737 , u0|vga_text_mode_controller_0|Mux36~737, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~738 , u0|vga_text_mode_controller_0|Mux36~738, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~739 , u0|vga_text_mode_controller_0|Mux36~739, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~740 , u0|vga_text_mode_controller_0|Mux36~740, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~741 , u0|vga_text_mode_controller_0|Mux36~741, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~742 , u0|vga_text_mode_controller_0|Mux36~742, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~728 , u0|vga_text_mode_controller_0|Mux36~728, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~727 , u0|vga_text_mode_controller_0|Mux36~727, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~729 , u0|vga_text_mode_controller_0|Mux36~729, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~731 , u0|vga_text_mode_controller_0|Mux36~731, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~730 , u0|vga_text_mode_controller_0|Mux36~730, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~732 , u0|vga_text_mode_controller_0|Mux36~732, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~733 , u0|vga_text_mode_controller_0|Mux36~733, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~725 , u0|vga_text_mode_controller_0|Mux36~725, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~726 , u0|vga_text_mode_controller_0|Mux36~726, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~734 , u0|vga_text_mode_controller_0|Mux36~734, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~735 , u0|vga_text_mode_controller_0|Mux36~735, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~736 , u0|vga_text_mode_controller_0|Mux36~736, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~743 , u0|vga_text_mode_controller_0|Mux36~743, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~758 , u0|vga_text_mode_controller_0|Mux36~758, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~759 , u0|vga_text_mode_controller_0|Mux36~759, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~812 , u0|vga_text_mode_controller_0|Mux36~812, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1092 , u0|vga_text_mode_controller_0|Mux36~1092, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~802 , u0|vga_text_mode_controller_0|Mux36~802, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~803 , u0|vga_text_mode_controller_0|Mux36~803, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~804 , u0|vga_text_mode_controller_0|Mux36~804, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~805 , u0|vga_text_mode_controller_0|Mux36~805, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~806 , u0|vga_text_mode_controller_0|Mux36~806, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~807 , u0|vga_text_mode_controller_0|Mux36~807, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~808 , u0|vga_text_mode_controller_0|Mux36~808, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~809 , u0|vga_text_mode_controller_0|Mux36~809, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~810 , u0|vga_text_mode_controller_0|Mux36~810, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~811 , u0|vga_text_mode_controller_0|Mux36~811, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~800 , u0|vga_text_mode_controller_0|Mux36~800, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~801 , u0|vga_text_mode_controller_0|Mux36~801, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~813 , u0|vga_text_mode_controller_0|Mux36~813, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~766 , u0|vga_text_mode_controller_0|Mux36~766, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~767 , u0|vga_text_mode_controller_0|Mux36~767, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1091 , u0|vga_text_mode_controller_0|Mux36~1091, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~764 , u0|vga_text_mode_controller_0|Mux36~764, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~765 , u0|vga_text_mode_controller_0|Mux36~765, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1090 , u0|vga_text_mode_controller_0|Mux36~1090, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~768 , u0|vga_text_mode_controller_0|Mux36~768, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~760 , u0|vga_text_mode_controller_0|Mux36~760, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~761 , u0|vga_text_mode_controller_0|Mux36~761, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~762 , u0|vga_text_mode_controller_0|Mux36~762, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~763 , u0|vga_text_mode_controller_0|Mux36~763, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~770 , u0|vga_text_mode_controller_0|Mux36~770, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~769 , u0|vga_text_mode_controller_0|Mux36~769, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~771 , u0|vga_text_mode_controller_0|Mux36~771, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~772 , u0|vga_text_mode_controller_0|Mux36~772, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~777 , u0|vga_text_mode_controller_0|Mux36~777, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~778 , u0|vga_text_mode_controller_0|Mux36~778, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~780 , u0|vga_text_mode_controller_0|Mux36~780, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~781 , u0|vga_text_mode_controller_0|Mux36~781, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~782 , u0|vga_text_mode_controller_0|Mux36~782, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~775 , u0|vga_text_mode_controller_0|Mux36~775, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~774 , u0|vga_text_mode_controller_0|Mux36~774, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~773 , u0|vga_text_mode_controller_0|Mux36~773, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~776 , u0|vga_text_mode_controller_0|Mux36~776, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~783 , u0|vga_text_mode_controller_0|Mux36~783, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~784 , u0|vga_text_mode_controller_0|Mux36~784, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~785 , u0|vga_text_mode_controller_0|Mux36~785, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~786 , u0|vga_text_mode_controller_0|Mux36~786, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~796 , u0|vga_text_mode_controller_0|Mux36~796, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~797 , u0|vga_text_mode_controller_0|Mux36~797, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~793 , u0|vga_text_mode_controller_0|Mux36~793, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~794 , u0|vga_text_mode_controller_0|Mux36~794, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~791 , u0|vga_text_mode_controller_0|Mux36~791, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~792 , u0|vga_text_mode_controller_0|Mux36~792, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~795 , u0|vga_text_mode_controller_0|Mux36~795, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~789 , u0|vga_text_mode_controller_0|Mux36~789, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~787 , u0|vga_text_mode_controller_0|Mux36~787, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~788 , u0|vga_text_mode_controller_0|Mux36~788, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~790 , u0|vga_text_mode_controller_0|Mux36~790, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~798 , u0|vga_text_mode_controller_0|Mux36~798, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~799 , u0|vga_text_mode_controller_0|Mux36~799, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~814 , u0|vga_text_mode_controller_0|Mux36~814, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~815 , u0|vga_text_mode_controller_0|Mux36~815, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~816 , u0|vga_text_mode_controller_0|Mux36~816, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1062 , u0|vga_text_mode_controller_0|Mux36~1062, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|always3~15 , u0|vga_text_mode_controller_0|always3~15, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~37 , u0|vga_text_mode_controller_0|red[0]~37, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~38 , u0|vga_text_mode_controller_0|red[0]~38, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~42 , u0|vga_text_mode_controller_0|red~42, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0]~25 , u0|vga_text_mode_controller_0|red[0]~25, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~26 , u0|vga_text_mode_controller_0|red~26, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~43 , u0|vga_text_mode_controller_0|red~43, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~44 , u0|vga_text_mode_controller_0|red~44, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0] , u0|vga_text_mode_controller_0|red[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~48 , u0|vga_text_mode_controller_0|red~48, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~49 , u0|vga_text_mode_controller_0|red~49, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector2~6 , u0|vga_text_mode_controller_0|bar|Selector2~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector2~9 , u0|vga_text_mode_controller_0|bar|Selector2~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector2~4 , u0|vga_text_mode_controller_0|bar|Selector2~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector2~0 , u0|vga_text_mode_controller_0|bar|Selector2~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector2~1 , u0|vga_text_mode_controller_0|bar|Selector2~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector10~0 , u0|vga_text_mode_controller_0|bar|Selector10~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector2~2 , u0|vga_text_mode_controller_0|bar|Selector2~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector2~3 , u0|vga_text_mode_controller_0|bar|Selector2~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector2~5 , u0|vga_text_mode_controller_0|bar|Selector2~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector2~10 , u0|vga_text_mode_controller_0|bar|Selector2~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|red~0 , u0|vga_text_mode_controller_0|bar|red~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|red[1] , u0|vga_text_mode_controller_0|bar|red[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a56 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a56, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a58 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a58, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~48 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~48, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a62 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a62, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a60 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a60, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~49 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~49, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a36 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a36, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a38 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a38, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~46 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~46, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a50 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a50, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a48 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a48, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~42 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~42, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a52 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a52, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a54 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a54, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~43 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~43, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~44 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~44, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a34 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a34, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a32 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a32, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~45 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~45, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~47 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~47, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~50 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~50, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a14 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a14, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a12 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~59 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~59, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a8 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a10 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~58 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~58, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~73 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~73, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a6 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a4 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~64 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~64, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a2 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~63 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~63, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~74 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~74, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a20 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a20, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a22 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a22, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~66 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~66, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a18 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a18, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a16 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a16, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~65 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~65, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~67 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~67, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a28 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a28, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a30 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a30, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~61 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~61, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a24 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a24, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a26 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a26, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~60 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~60, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~62 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~62, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~68 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~68, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a68 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a68, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a70 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a70, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~54 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~54, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a64 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a64, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a66 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a66, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~53 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~53, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~55 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~55, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a75 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a75, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a72 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a72, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~56 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~56, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~57 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~57, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~69 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~69, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a46 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a46, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a44 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a44, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~52 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~52, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a40 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a40, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a42 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|ram_block1a42, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~51 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~51, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~72 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|_~72, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~1 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|result_node[0]~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~0 , u0|vga_text_mode_controller_0|menu|menu_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|blue~0 , u0|vga_text_mode_controller_0|menu|blue~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|blue[1] , u0|vga_text_mode_controller_0|menu|blue[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a73 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a73, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~53 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~53, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a71 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a71, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a69 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a69, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~55 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~55, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a65 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a65, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a67 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a67, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~54 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~54, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~56 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~56, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~57 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~57, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a59 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a59, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a57 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a57, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~29 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~29, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a61 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a61, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a63 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a63, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~30 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~30, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a45 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a45, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a47 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a47, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~28 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~28, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~31 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~31, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a41 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a41, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a43 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a43, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~36 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~36, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a51 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a51, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a49 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a49, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~37 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~37, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~38 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~38, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a55 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a55, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a53 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a53, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~34 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~34, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a39 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a39, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a37 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a37, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~33 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~33, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a33 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a33, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a35 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a35, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~32 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~32, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~35 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~35, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~39 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~39, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a17 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a17, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a19 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a19, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~45 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~45, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a21 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a21, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a23 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a23, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~46 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~46, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a25 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a25, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a27 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a27, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~44 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~44, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~47 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~47, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a7 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a5 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~42 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~42, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a1 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a3 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~41 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~41, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a29 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a29, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a31 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a31, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~40 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~40, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~43 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~43, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~48 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~48, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a13 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a13, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a15 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a15, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~50 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~50, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a11 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a9 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|ram_block1a9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~49 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~49, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~51 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~51, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~52 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|_~52, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~3 , u0|vga_text_mode_controller_0|game|game_rom|memory_rtl_0|auto_generated|mux2|result_node[1]~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|blue~0 , u0|vga_text_mode_controller_0|game|blue~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|blue[1] , u0|vga_text_mode_controller_0|game|blue[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~45 , u0|vga_text_mode_controller_0|red~45, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~46 , u0|vga_text_mode_controller_0|red~46, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~47 , u0|vga_text_mode_controller_0|red~47, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~50 , u0|vga_text_mode_controller_0|red~50, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[1] , u0|vga_text_mode_controller_0|red[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~52 , u0|vga_text_mode_controller_0|red~52, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|red~1 , u0|vga_text_mode_controller_0|game|red~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|red[2] , u0|vga_text_mode_controller_0|game|red[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|blue~1 , u0|vga_text_mode_controller_0|menu|blue~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|blue[3] , u0|vga_text_mode_controller_0|menu|blue[3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~51 , u0|vga_text_mode_controller_0|red~51, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~53 , u0|vga_text_mode_controller_0|red~53, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[2] , u0|vga_text_mode_controller_0|red[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|red~1 , u0|vga_text_mode_controller_0|menu|red~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|red[3] , u0|vga_text_mode_controller_0|menu|red[3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~54 , u0|vga_text_mode_controller_0|red~54, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|blue~1 , u0|vga_text_mode_controller_0|game|blue~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|blue[3] , u0|vga_text_mode_controller_0|game|blue[3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~55 , u0|vga_text_mode_controller_0|red~55, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red~56 , u0|vga_text_mode_controller_0|red~56, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|red[3] , u0|vga_text_mode_controller_0|red[3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|blue~2 , u0|vga_text_mode_controller_0|game|blue~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|blue[0] , u0|vga_text_mode_controller_0|game|blue[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~0 , u0|vga_text_mode_controller_0|green~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~1 , u0|vga_text_mode_controller_0|green~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|green~0 , u0|vga_text_mode_controller_0|menu|green~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|green[0] , u0|vga_text_mode_controller_0|menu|green[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~2 , u0|vga_text_mode_controller_0|green~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green[0] , u0|vga_text_mode_controller_0|green[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~4 , u0|vga_text_mode_controller_0|green~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|green~0 , u0|vga_text_mode_controller_0|game|green~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|green[1] , u0|vga_text_mode_controller_0|game|green[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector2~7 , u0|vga_text_mode_controller_0|bar|Selector2~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector6~1 , u0|vga_text_mode_controller_0|bar|Selector6~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector6~2 , u0|vga_text_mode_controller_0|bar|Selector6~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector6~4 , u0|vga_text_mode_controller_0|bar|Selector6~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector6~3 , u0|vga_text_mode_controller_0|bar|Selector6~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector6~0 , u0|vga_text_mode_controller_0|bar|Selector6~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector6~5 , u0|vga_text_mode_controller_0|bar|Selector6~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|green[1]~0 , u0|vga_text_mode_controller_0|bar|green[1]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|green~1 , u0|vga_text_mode_controller_0|bar|green~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|green[1] , u0|vga_text_mode_controller_0|bar|green[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~3 , u0|vga_text_mode_controller_0|green~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~5 , u0|vga_text_mode_controller_0|green~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green[1] , u0|vga_text_mode_controller_0|green[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|blue~2 , u0|vga_text_mode_controller_0|menu|blue~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|blue[2] , u0|vga_text_mode_controller_0|menu|blue[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~6 , u0|vga_text_mode_controller_0|green~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|green~1 , u0|vga_text_mode_controller_0|game|green~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|game|green[2] , u0|vga_text_mode_controller_0|game|green[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~7 , u0|vga_text_mode_controller_0|green~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~8 , u0|vga_text_mode_controller_0|green~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green[2] , u0|vga_text_mode_controller_0|green[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~9 , u0|vga_text_mode_controller_0|green~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~10 , u0|vga_text_mode_controller_0|green~10, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~11 , u0|vga_text_mode_controller_0|green~11, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green~12 , u0|vga_text_mode_controller_0|green~12, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3] , u0|vga_text_mode_controller_0|green[3], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|blue~3 , u0|vga_text_mode_controller_0|menu|blue~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|menu|blue[0] , u0|vga_text_mode_controller_0|menu|blue[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~0 , u0|vga_text_mode_controller_0|blue~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~1 , u0|vga_text_mode_controller_0|blue~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~2 , u0|vga_text_mode_controller_0|blue~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0] , u0|vga_text_mode_controller_0|blue[0], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector10~4 , u0|vga_text_mode_controller_0|bar|Selector10~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector10~5 , u0|vga_text_mode_controller_0|bar|Selector10~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector10~2 , u0|vga_text_mode_controller_0|bar|Selector10~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector10~3 , u0|vga_text_mode_controller_0|bar|Selector10~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector10~1 , u0|vga_text_mode_controller_0|bar|Selector10~1, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector10~6 , u0|vga_text_mode_controller_0|bar|Selector10~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|blue~2 , u0|vga_text_mode_controller_0|bar|blue~2, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|Selector2~8 , u0|vga_text_mode_controller_0|bar|Selector2~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|blue[1]~0 , u0|vga_text_mode_controller_0|bar|blue[1]~0, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|bar|blue[1] , u0|vga_text_mode_controller_0|bar|blue[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~3 , u0|vga_text_mode_controller_0|blue~3, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~4 , u0|vga_text_mode_controller_0|blue~4, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[1] , u0|vga_text_mode_controller_0|blue[1], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~5 , u0|vga_text_mode_controller_0|blue~5, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~6 , u0|vga_text_mode_controller_0|blue~6, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~7 , u0|vga_text_mode_controller_0|blue~7, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[2] , u0|vga_text_mode_controller_0|blue[2], HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~8 , u0|vga_text_mode_controller_0|blue~8, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~9 , u0|vga_text_mode_controller_0|blue~9, HexaQuiz, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[3] , u0|vga_text_mode_controller_0|blue[3], HexaQuiz, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, HexaQuiz, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, HexaQuiz, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, HexaQuiz, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, HexaQuiz, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, HexaQuiz, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, HexaQuiz, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, HexaQuiz, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, HexaQuiz, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, HexaQuiz, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, HexaQuiz, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, HexaQuiz, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, HexaQuiz, 1
