+-----------------------------------------------------------------------+
; QoR Summary                                                           ;
+-------------------------------------+---------------------------------+
; Logic Utilization (in ALMs)         ; 37,793.2 / 251,680 (15.0 %)     ;
; Total Combinational ALUTs           ; 35352                           ;
; Total Registers                     ; 91109                           ;
; Total DSP Blocks                    ; 84 / 1,687 (4.98 %)             ;
; Total Block Memory Bits             ; 7,415,040 / 43,642,880 (17.0 %) ;
; Total RAM Blocks                    ; 429 / 2,131 (20.1 %)            ;
; Total MLABs                         ; 180.0                           ;
; AI Suite IP Fmax                    ; 235.46 MHz                      ;
; Actual AI Suite IPs Clock Frequency ; 200.0 MHz                       ;
+-------------------------------------+---------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+----------------------------------------------------------------+
; Instance Name                                                                                                                                    ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; Entity Name                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+----------------------------------------------------------------+
; top                                                                                                                                              ; 35204               ; 93848        ; 84         ; 7418368           ; Total                                                          ;
; Total non AI Suite IPs                                                                                                                           ; 17373 (49%)         ; 50736 (54%)  ; 4 (5%)     ; 2668288 (36%)     ; Total non AI Suite IPs                                         ;
; Total AI Suite IPs                                                                                                                               ; 17831 (51%)         ; 43112 (46%)  ; 80 (95%)   ; 4750080 (64%)     ; Total AI Suite IPs                                             ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst                                                                                  ; 17831 (100%)        ; 43112 (100%) ; 80 (100%)  ; 4750080 (100%)    ; dla_top_wrapper_16x16_i4x1_fp11_sb17600_poolk1_actk16_relu_A10 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst                                                                     ; 17831 (100%)        ; 43112 (100%) ; 80 (100%)  ; 4750080 (100%)    ; dla_top                                                        ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|aux_activation_inst                                                 ; 301 (2%)            ; 1308 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_top                                         ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 301 (2%)            ; 1302 (3%)    ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_group                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network                                                      ; 810 (5%)            ; 1388 (3%)    ; 0 (0%)     ; 131584 (3%)       ; dla_config_network                                             ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 36 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 63 (0%)             ; 68 (0%)      ; 0 (0%)     ; 8192 (0%)         ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 63 (0%)             ; 68 (0%)      ; 0 (0%)     ; 13312 (0%)        ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 103 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 103 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 103 (1%)            ; 151 (0%)     ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser                                        ; 60 (0%)             ; 372 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dla_platform_reset_inst                                             ; 38 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                             ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 12 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                    ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 12 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                    ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 12 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                    ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                            ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma                                                                 ; 4611 (26%)          ; 11808 (27%)  ; 0 (0%)     ; 1086464 (23%)     ; dla_dma                                                        ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|config_reader                                                   ; 964 (5%)            ; 2079 (5%)    ; 0 (0%)     ; 173056 (4%)       ; dla_dma_reader                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|feature_reader                                                  ; 1007 (6%)           ; 3321 (8%)    ; 0 (0%)     ; 278528 (6%)       ; dla_dma_reader                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|filter_reader                                                   ; 519 (3%)            ; 2689 (6%)    ; 0 (0%)     ; 254976 (5%)       ; dla_dma_reader                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|csr                                                             ; 854 (5%)            ; 1022 (2%)    ; 0 (0%)     ; 33280 (1%)        ; dla_dma_csr                                                    ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|feature_writer                                                  ; 1180 (7%)           ; 2589 (6%)    ; 0 (0%)     ; 346624 (7%)       ; dla_dma_writer                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|read_arb                                                        ; 82 (0%)             ; 101 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                               ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 256 (1%)     ; 0 (0%)     ; 0 (0%)            ; altdpram                                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 0 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                              ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system                                                     ; 8848 (50%)          ; 21950 (51%)  ; 80 (100%)  ; 3457792 (73%)     ; dla_pe_array_system                                            ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0 (0%)              ; 468 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_delay                                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 82 (0%)      ; 0 (0%)     ; 262144 (6%)       ; dla_exit_fifo                                                  ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|input_feeder                                        ; 2902 (16%)          ; 6195 (14%)   ; 0 (0%)     ; 2096640 (44%)     ; dla_input_feeder                                               ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|pe_array                                            ; 5709 (32%)          ; 11011 (26%)  ; 80 (100%)  ; 1280 (0%)         ; dla_pe_array                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|scratchpad                                          ; 17 (0%)             ; 4058 (9%)    ; 0 (0%)     ; 1097728 (23%)     ; dla_filter_bias_scale_scratchpad                               ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|sequencer                                           ; 151 (1%)            ; 136 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                  ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pool_inst                                                           ; 703 (4%)            ; 855 (2%)     ; 0 (0%)     ; 74240 (2%)        ; dla_aux_pool_top                                               ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 6 (0%)              ; 175 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                    ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 697 (4%)            ; 671 (2%)     ; 0 (0%)     ; 74240 (2%)        ; dla_aux_pool_group                                             ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_input_inst                                                  ; 271 (2%)            ; 782 (2%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                              ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_output_inst                                                 ; 27 (0%)             ; 313 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                              ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 262 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst                                                           ; 2162 (12%)          ; 4288 (10%)   ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 7 (0%)              ; 91 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+------------+-------------------+----------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+----------------------------------------------------------------+
; Instance Name                                                                                                                                    ; ALMs           ; Combinational ALUTs ; Registers    ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks      ; Entity Name                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+----------------------------------------------------------------+
; top                                                                                                                                              ; 37793.2        ; 35352               ; 91109        ; 84         ; 7415040           ; 180.0        ; 429        ; Total                                                          ;
; Total non AI Suite IPs                                                                                                                           ; 22157.5 (59%)  ; 17407 (49%)         ; 50295 (55%)  ; 4 (5%)     ; 2666240 (36%)     ; 10.0 (6%)    ; 173 (40%)  ; Total non AI Suite IPs                                         ;
; Total AI Suite IPs                                                                                                                               ; 15635.7 (41%)  ; 17945 (51%)         ; 40814 (45%)  ; 80 (95%)   ; 4748800 (64%)     ; 170.0 (94%)  ; 256 (60%)  ; Total AI Suite IPs                                             ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst                                                                                  ; 15635.7 (100%) ; 17945 (100%)        ; 40814 (100%) ; 80 (100%)  ; 4748800 (100%)    ; 170.0 (100%) ; 256 (100%) ; dla_top_wrapper_16x16_i4x1_fp11_sb17600_poolk1_actk16_relu_A10 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst                                                                     ; 15635.7 (100%) ; 17945 (100%)        ; 40814 (100%) ; 80 (100%)  ; 4748800 (100%)    ; 170.0 (100%) ; 256 (100%) ; dla_top                                                        ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|aux_activation_inst                                                 ; 402.7 (3%)     ; 301 (2%)            ; 1056 (3%)    ; 0 (0%)     ; 0 (0%)            ; 13.0 (8%)    ; 0 (0%)     ; dla_aux_activation_top                                         ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 402.1 (3%)     ; 301 (2%)            ; 1050 (3%)    ; 0 (0%)     ; 0 (0%)            ; 13.0 (8%)    ; 0 (0%)     ; dla_aux_activation_group                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 0.6 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.5 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 0.8 (0%)       ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0.2 (0%)       ; 0 (0%)              ; 9 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 0.2 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 0.3 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.3 (0%)       ; 0 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_reset_handler_simple                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network                                                      ; 522.8 (3%)     ; 810 (5%)            ; 1409 (3%)    ; 0 (0%)     ; 131584 (3%)       ; 0.0 (0%)     ; 10 (4%)    ; dla_config_network                                             ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 20.0 (0%)      ; 36 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 37.2 (0%)      ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 33.0 (0%)      ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 33.5 (0%)      ; 64 (0%)             ; 68 (0%)      ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 33.0 (0%)      ; 64 (0%)             ; 69 (0%)      ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 37.6 (0%)      ; 64 (0%)             ; 69 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 38.0 (0%)      ; 63 (0%)             ; 68 (0%)      ; 0 (0%)     ; 8192 (0%)         ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 37.8 (0%)      ; 63 (0%)             ; 69 (0%)      ; 0 (0%)     ; 13312 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_hld_fifo                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 56.5 (0%)      ; 103 (1%)            ; 155 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 59.2 (0%)      ; 103 (1%)            ; 155 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 58.5 (0%)      ; 103 (1%)            ; 154 (0%)     ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)     ; dla_acl_dcfifo                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser                                        ; 165.3 (1%)     ; 60 (0%)             ; 119 (0%)     ; 0 (0%)     ; 0 (0%)            ; 13.0 (8%)    ; 0 (0%)     ; dla_acl_dcfifo                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dla_platform_reset_inst                                             ; 18.8 (0%)      ; 38 (0%)             ; 48 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset                                             ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 6.0 (0%)       ; 12 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                    ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 6.0 (0%)       ; 12 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                    ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 6.2 (0%)       ; 12 (0%)             ; 15 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_platform_reset_internal                                    ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0.0 (0%)       ; 0 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_cdc_reset_async                                            ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma                                                                 ; 4674.8 (30%)   ; 4691 (26%)          ; 10089 (25%)  ; 0 (0%)     ; 1086464 (23%)     ; 110.0 (65%)  ; 60 (23%)   ; dla_dma                                                        ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|config_reader                                                   ; 805.2 (5%)     ; 964 (5%)            ; 2003 (5%)    ; 0 (0%)     ; 173056 (4%)       ; 7.0 (4%)     ; 10 (4%)    ; dla_dma_reader                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|feature_reader                                                  ; 1206.0 (8%)    ; 1015 (6%)           ; 2823 (7%)    ; 0 (0%)     ; 278528 (6%)       ; 29.0 (17%)   ; 15 (6%)    ; dla_dma_reader                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|filter_reader                                                   ; 924.0 (6%)     ; 519 (3%)            ; 1748 (4%)    ; 0 (0%)     ; 254976 (5%)       ; 50.0 (29%)   ; 13 (5%)    ; dla_dma_reader                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|csr                                                             ; 588.4 (4%)     ; 886 (5%)            ; 1077 (3%)    ; 0 (0%)     ; 33280 (1%)        ; 2.0 (1%)     ; 2 (1%)     ; dla_dma_csr                                                    ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|feature_writer                                                  ; 1086.0 (7%)    ; 1220 (7%)           ; 2355 (6%)    ; 0 (0%)     ; 346624 (7%)       ; 20.0 (12%)   ; 20 (8%)    ; dla_dma_writer                                                 ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|dma|read_arb                                                        ; 62.6 (0%)      ; 82 (0%)             ; 72 (0%)      ; 0 (0%)     ; 0 (0%)            ; 2.0 (1%)     ; 0 (0%)     ; dla_dma_read_arb                                               ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 130.0 (1%)     ; 0 (0%)              ; 0 (0%)       ; 0 (0%)     ; 0 (0%)            ; 13.0 (8%)    ; 0 (0%)     ; altdpram                                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 3.3 (0%)       ; 0 (0%)              ; 29 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_reset_synchronizer                              ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 4.5 (0%)       ; 7 (0%)              ; 6 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.5 (0%)       ; 7 (0%)              ; 8 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_acl_dcfifo_addr_incr                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 0.7 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 0.7 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 0.7 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; -0.2 (-0%)     ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; -0.2 (-0%)     ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0.1 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 0.8 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 0.6 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 0.8 (0%)       ; 1 (0%)              ; 3 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0.0 (0%)       ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; -0.1 (-0%)     ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; -0.2 (-0%)     ; 0 (0%)              ; 4 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_clock_cross_full_sync                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system                                                     ; 7246.9 (46%)   ; 8848 (49%)          ; 21709 (53%)  ; 80 (100%)  ; 3456512 (73%)     ; 34.0 (20%)   ; 180 (70%)  ; dla_pe_array_system                                            ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 60.6 (0%)      ; 0 (0%)              ; 468 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_delay                                                      ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|exit_fifo                                           ; 38.3 (0%)      ; 69 (0%)             ; 85 (0%)      ; 0 (0%)     ; 262144 (6%)       ; 0.0 (0%)     ; 13 (5%)    ; dla_exit_fifo                                                  ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|input_feeder                                        ; 2369.8 (15%)   ; 2902 (16%)          ; 5945 (15%)   ; 0 (0%)     ; 2096640 (44%)     ; 20.0 (12%)   ; 103 (40%)  ; dla_input_feeder                                               ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|pe_array                                            ; 4188.1 (27%)   ; 5709 (32%)          ; 10977 (27%)  ; 80 (100%)  ; 0 (0%)            ; 14.0 (8%)    ; 0 (0%)     ; dla_pe_array                                                   ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|scratchpad                                          ; 498.7 (3%)     ; 17 (0%)             ; 4087 (10%)   ; 0 (0%)     ; 1097728 (23%)     ; 0.0 (0%)     ; 64 (25%)   ; dla_filter_bias_scale_scratchpad                               ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pe_array_system|sequencer                                           ; 91.5 (1%)      ; 151 (1%)            ; 147 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_sequencer                                                  ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pool_inst                                                           ; 501.5 (3%)     ; 713 (4%)            ; 888 (2%)     ; 0 (0%)     ; 74240 (2%)        ; 0.0 (0%)     ; 6 (2%)     ; dla_aux_pool_top                                               ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 38.5 (0%)      ; 6 (0%)              ; 178 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_aux_pool_config_decoder                                    ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 462.8 (3%)     ; 707 (4%)            ; 701 (2%)     ; 0 (0%)     ; 74240 (2%)        ; 0.0 (0%)     ; 6 (2%)     ; dla_aux_pool_group                                             ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_input_inst                                                  ; 315.2 (2%)     ; 271 (2%)            ; 783 (2%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                              ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_output_inst                                                 ; 60.2 (0%)      ; 27 (0%)             ; 318 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_width_adapter                                              ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 184.9 (1%)     ; 260 (1%)            ; 516 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 16.9 (0%)      ; 20 (0%)             ; 35 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 181.7 (1%)     ; 259 (1%)            ; 524 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 179.4 (1%)     ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 178.2 (1%)     ; 259 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 284.7 (2%)     ; 262 (1%)            ; 536 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 166.8 (1%)     ; 260 (1%)            ; 516 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 293.0 (2%)     ; 260 (1%)            ; 516 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 192.0 (1%)     ; 260 (1%)            ; 515 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 191.4 (1%)     ; 260 (1%)            ; 516 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_st_pipeline_stage                                          ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst                                                           ; 1727.5 (11%)   ; 2186 (12%)          ; 4395 (11%)   ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar                                                       ;
; system|dla_0|dla_a10_altera_ai_ip_0|altera_ai_ip_0|dla_top_inst|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 11.8 (0%)      ; 7 (0%)              ; 91 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)     ; dla_xbar_config_handler                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------------------+--------------+------------+-------------------+--------------+------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Clocks                                                                                         ;
+------------+----------------------------------------------------+-----------------------+------+
; Fmax       ; Clock Name                                         ; Corner Delay Model    ; Note ;
+------------+----------------------------------------------------+-----------------------+------+
; 19.74 MHz  ; altera_reserved_tck                                ; Slow 900mV 0C Model   ;      ;
; 118.96 MHz ; clk_100                                            ; Slow 900mV 100C Model ;      ;
; 235.46 MHz ; system|dla_pll_0|iopll_0|clk_dla                   ; Slow 900mV 100C Model ;      ;
; 264.83 MHz ; system|emif_0|ddr4_emif|emif_0_core_cal_master_clk ; Slow 900mV 100C Model ;      ;
; 282.09 MHz ; system|emif_0|ddr4_emif|emif_0_core_usr_clk        ; Slow 900mV 100C Model ;      ;
; 353.61 MHz ; system|emif_0|ddr4_emif|emif_0_core_cal_slave_clk  ; Slow 900mV 0C Model   ;      ;
; 578.37 MHz ; system|emif_0|ddr4_emif|emif_0_ref_clock           ; Slow 900mV 0C Model   ;      ;
+------------+----------------------------------------------------+-----------------------+------+
