

================================================================
== Vivado HLS Report for 'dut_reshape'
================================================================
* Date:           Tue Oct 25 16:03:04 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1345|  1345|  1345|  1345|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1344|  1344|        42|          -|          -|    32|    no    |
        | + Loop 1.1      |    40|    40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     8|     8|         2|          -|          -|     4|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	2  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	3  / (exitcond)
	5  / (!exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 1.57ns
:0  br label %.loopexit


 <State 2>: 3.51ns
ST_2: c [1/1] 0.00ns
.loopexit:0  %c = phi i6 [ 0, %0 ], [ %c_1, %.preheader3 ]

ST_2: c_cast2 [1/1] 0.00ns
.loopexit:1  %c_cast2 = zext i6 %c to i9

ST_2: exitcond2 [1/1] 1.94ns
.loopexit:2  %exitcond2 = icmp eq i6 %c, -32

ST_2: empty [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: c_1 [1/1] 1.72ns
.loopexit:4  %c_1 = add i6 %c, 1

ST_2: stg_12 [1/1] 1.57ns
.loopexit:5  br i1 %exitcond2, label %2, label %.preheader3

ST_2: stg_13 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.62ns
ST_3: y [1/1] 0.00ns
.preheader3:0  %y = phi i3 [ 0, %.loopexit ], [ %y_1, %.preheader ]

ST_3: exitcond1 [1/1] 1.62ns
.preheader3:1  %exitcond1 = icmp eq i3 %y, -4

ST_3: empty_8 [1/1] 0.00ns
.preheader3:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: y_1 [1/1] 0.80ns
.preheader3:3  %y_1 = add i3 %y, 1

ST_3: stg_18 [1/1] 0.00ns
.preheader3:4  br i1 %exitcond1, label %.loopexit, label %.preheader.preheader

ST_3: tmp [1/1] 0.00ns
.preheader.preheader:0  %tmp = trunc i3 %y to i2

ST_3: tmp_2 [1/1] 0.00ns
.preheader.preheader:1  %tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp, i2 0)

ST_3: stg_21 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader


 <State 4>: 3.51ns
ST_4: x [1/1] 0.00ns
.preheader:0  %x = phi i3 [ %x_1, %1 ], [ 0, %.preheader.preheader ]

ST_4: x_cast [1/1] 0.00ns
.preheader:1  %x_cast = zext i3 %x to i4

ST_4: exitcond [1/1] 1.62ns
.preheader:2  %exitcond = icmp eq i3 %x, -4

ST_4: empty_9 [1/1] 0.00ns
.preheader:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: x_1 [1/1] 0.80ns
.preheader:4  %x_1 = add i3 %x, 1

ST_4: stg_27 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.preheader3, label %1

ST_4: tmp_4 [1/1] 0.80ns
:0  %tmp_4 = add i4 %x_cast, %tmp_2

ST_4: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_4, i5 0)

ST_4: o_index [1/1] 1.84ns
:2  %o_index = add i9 %tmp_5, %c_cast2

ST_4: tmp_1 [1/1] 0.00ns
:3  %tmp_1 = trunc i6 %c to i5

ST_4: i_index [1/1] 0.00ns
:4  %i_index = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_1, i4 %tmp_4)

ST_4: tmp_7 [1/1] 0.00ns
:5  %tmp_7 = zext i9 %i_index to i64

ST_4: input_addr [1/1] 0.00ns
:6  %input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %tmp_7

ST_4: input_load [2/2] 2.71ns
:7  %input_load = load i1* %input_addr, align 1


 <State 5>: 5.42ns
ST_5: input_load [1/2] 2.71ns
:7  %input_load = load i1* %input_addr, align 1

ST_5: tmp_8 [1/1] 0.00ns
:8  %tmp_8 = zext i9 %o_index to i64

ST_5: output_addr [1/1] 0.00ns
:9  %output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_8

ST_5: stg_39 [1/1] 2.71ns
:10  store i1 %input_load, i1* %output_addr, align 1

ST_5: stg_40 [1/1] 0.00ns
:11  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6       (br               ) [ 011111]
c           (phi              ) [ 001011]
c_cast2     (zext             ) [ 000111]
exitcond2   (icmp             ) [ 001111]
empty       (speclooptripcount) [ 000000]
c_1         (add              ) [ 011111]
stg_12      (br               ) [ 001111]
stg_13      (ret              ) [ 000000]
y           (phi              ) [ 000100]
exitcond1   (icmp             ) [ 001111]
empty_8     (speclooptripcount) [ 000000]
y_1         (add              ) [ 001111]
stg_18      (br               ) [ 011111]
tmp         (trunc            ) [ 000000]
tmp_2       (bitconcatenate   ) [ 000011]
stg_21      (br               ) [ 001111]
x           (phi              ) [ 000010]
x_cast      (zext             ) [ 000000]
exitcond    (icmp             ) [ 001111]
empty_9     (speclooptripcount) [ 000000]
x_1         (add              ) [ 001111]
stg_27      (br               ) [ 001111]
tmp_4       (add              ) [ 000000]
tmp_5       (bitconcatenate   ) [ 000000]
o_index     (add              ) [ 000001]
tmp_1       (trunc            ) [ 000000]
i_index     (bitconcatenate   ) [ 000000]
tmp_7       (zext             ) [ 000000]
input_addr  (getelementptr    ) [ 000001]
input_load  (load             ) [ 000000]
tmp_8       (zext             ) [ 000000]
output_addr (getelementptr    ) [ 000000]
stg_39      (store            ) [ 000000]
stg_40      (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="input_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="9" slack="0"/>
<pin id="38" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="13" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="44" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="46" class="1004" name="output_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="9" slack="0"/>
<pin id="50" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="53" class="1004" name="stg_39_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="13" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_39/5 "/>
</bind>
</comp>

<comp id="59" class="1005" name="c_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="6" slack="1"/>
<pin id="61" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="63" class="1004" name="c_phi_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="1"/>
<pin id="65" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="6" slack="0"/>
<pin id="67" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="y_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="1"/>
<pin id="73" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="y_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="82" class="1005" name="x_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="1"/>
<pin id="84" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="x_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="c_cast2_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast2/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="exitcond2_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="6" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="c_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="exitcond1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="y_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="x_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="exitcond_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="3" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="x_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_4_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="1"/>
<pin id="152" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="o_index_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="2"/>
<pin id="165" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="2"/>
<pin id="169" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_index_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i_index/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_7_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_8_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="c_cast2_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="2"/>
<pin id="190" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="c_cast2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="c_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="y_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_2_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="x_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="o_index_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="1"/>
<pin id="224" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="227" class="1005" name="input_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="1"/>
<pin id="229" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="32" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="32" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="41" pin="2"/><net_sink comp="53" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="59" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="70"><net_src comp="63" pin="4"/><net_sink comp="59" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="63" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="63" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="63" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="75" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="75" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="75" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="86" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="86" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="86" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="133" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="149" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="59" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="149" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="187"><net_src comp="184" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="191"><net_src comp="93" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="199"><net_src comp="103" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="207"><net_src comp="115" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="212"><net_src comp="125" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="220"><net_src comp="143" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="225"><net_src comp="162" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="230"><net_src comp="34" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="41" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: dut_reshape : input_r | {4 5 }
  - Chain level:
	State 1
	State 2
		c_cast2 : 1
		exitcond2 : 1
		c_1 : 1
		stg_12 : 2
	State 3
		exitcond1 : 1
		y_1 : 1
		stg_18 : 2
		tmp : 1
		tmp_2 : 2
	State 4
		x_cast : 1
		exitcond : 1
		x_1 : 1
		stg_27 : 2
		tmp_4 : 2
		tmp_5 : 3
		o_index : 4
		i_index : 3
		tmp_7 : 4
		input_addr : 5
		input_load : 6
	State 5
		output_addr : 1
		stg_39 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|          |    c_1_fu_103    |    0    |    6    |
|          |    y_1_fu_115    |    0    |    3    |
|    add   |    x_1_fu_143    |    0    |    3    |
|          |   tmp_4_fu_149   |    0    |    4    |
|          |  o_index_fu_162  |    0    |    9    |
|----------|------------------|---------|---------|
|          |  exitcond2_fu_97 |    0    |    3    |
|   icmp   | exitcond1_fu_109 |    0    |    2    |
|          |  exitcond_fu_137 |    0    |    2    |
|----------|------------------|---------|---------|
|          |   c_cast2_fu_93  |    0    |    0    |
|   zext   |   x_cast_fu_133  |    0    |    0    |
|          |   tmp_7_fu_179   |    0    |    0    |
|          |   tmp_8_fu_184   |    0    |    0    |
|----------|------------------|---------|---------|
|   trunc  |    tmp_fu_121    |    0    |    0    |
|          |   tmp_1_fu_167   |    0    |    0    |
|----------|------------------|---------|---------|
|          |   tmp_2_fu_125   |    0    |    0    |
|bitconcatenate|   tmp_5_fu_154   |    0    |    0    |
|          |  i_index_fu_171  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    32   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    c_1_reg_196   |    6   |
|  c_cast2_reg_188 |    9   |
|     c_reg_59     |    6   |
|input_addr_reg_227|   13   |
|  o_index_reg_222 |    9   |
|   tmp_2_reg_209  |    4   |
|    x_1_reg_217   |    3   |
|     x_reg_82     |    3   |
|    y_1_reg_204   |    3   |
|     y_reg_71     |    3   |
+------------------+--------+
|       Total      |   59   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p0  |   2  |  13  |   26   ||    13   |
|     c_reg_59     |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   38   ||  3.142  ||    19   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   19   |
|  Register |    -   |   59   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   59   |   51   |
+-----------+--------+--------+--------+
