Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sun May 25 00:39:55 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  239         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (72)
6. checking no_output_delay (113)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (72)
-------------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (113)
---------------------------------
 There are 113 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.935        0.000                      0                 8480        0.042        0.000                      0                 8480        3.458        0.000                       0                  3207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.935        0.000                      0                 8480        0.042        0.000                      0                 8480        3.458        0.000                       0                  3207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 3.278ns (54.231%)  route 2.767ns (45.769%))
  Logic Levels:           16  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/Q
                         net (fo=144, routed)         0.927     1.035    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/Q[0]
    SLICE_X56Y48         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     1.202 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_i_13__2/O
                         net (fo=2, routed)           0.536     1.738    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/B[2]
    DSP48E2_X6Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.151     1.889 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.073     1.962 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     1.962    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_V[32])
                                                      0.609     2.571 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     2.571    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     2.617 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     2.617    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     3.188 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.310 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.324    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/PCIN[47]
    DSP48E2_X6Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.870 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.979 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.282     4.261    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0_n_138
    SLICE_X53Y54         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.410 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7/O
                         net (fo=1, routed)           0.016     4.426    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7_n_40
    SLICE_X53Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.616 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.642    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_n_40
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.657 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.683    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3_n_40
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.799 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__4/O[7]
                         net (fo=6, routed)           0.674     5.474    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_2[0]
    SLICE_X68Y61         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     5.623 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416[15]_i_7/O
                         net (fo=1, routed)           0.214     5.837    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416[15]_i_7_n_40
    SLICE_X68Y60         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     5.968 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.994    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416_reg[15]_i_1_n_40
    SLICE_X68Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.050 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.025     6.075    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_fu_2659_p2[16]
    SLICE_X68Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X68Y61         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[16]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y61         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[16]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 3.300ns (54.622%)  route 2.742ns (45.378%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/Q
                         net (fo=144, routed)         0.927     1.035    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/Q[0]
    SLICE_X56Y48         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     1.202 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_i_13__2/O
                         net (fo=2, routed)           0.536     1.738    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/B[2]
    DSP48E2_X6Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.151     1.889 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.073     1.962 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     1.962    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_V[32])
                                                      0.609     2.571 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     2.571    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     2.617 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     2.617    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     3.188 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.310 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.324    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/PCIN[47]
    DSP48E2_X6Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.870 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.979 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.282     4.261    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0_n_138
    SLICE_X53Y54         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.410 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7/O
                         net (fo=1, routed)           0.016     4.426    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7_n_40
    SLICE_X53Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.616 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.642    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_n_40
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.657 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.683    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3_n_40
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.799 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__4/O[7]
                         net (fo=6, routed)           0.674     5.474    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_2[0]
    SLICE_X68Y61         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     5.623 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416[15]_i_7/O
                         net (fo=1, routed)           0.214     5.837    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416[15]_i_7_n_40
    SLICE_X68Y60         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[7])
                                                      0.209     6.046 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.072    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_fu_2659_p2[15]
    SLICE_X68Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X68Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[15]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y60         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[15]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 3.298ns (54.616%)  route 2.741ns (45.384%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/Q
                         net (fo=144, routed)         0.927     1.035    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/Q[0]
    SLICE_X56Y48         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     1.202 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_i_13__2/O
                         net (fo=2, routed)           0.536     1.738    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/B[2]
    DSP48E2_X6Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.151     1.889 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.073     1.962 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     1.962    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_V[32])
                                                      0.609     2.571 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     2.571    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     2.617 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     2.617    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     3.188 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.310 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.324    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/PCIN[47]
    DSP48E2_X6Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.870 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.979 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.282     4.261    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0_n_138
    SLICE_X53Y54         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.410 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7/O
                         net (fo=1, routed)           0.016     4.426    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7_n_40
    SLICE_X53Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.616 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.642    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_n_40
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.657 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.683    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3_n_40
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.799 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__4/O[7]
                         net (fo=6, routed)           0.674     5.474    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_2[0]
    SLICE_X68Y61         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     5.623 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416[15]_i_7/O
                         net (fo=1, routed)           0.214     5.837    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416[15]_i_7_n_40
    SLICE_X68Y60         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.207     6.044 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.069    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_fu_2659_p2[13]
    SLICE_X68Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X68Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[13]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y60         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[13]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 3.285ns (54.509%)  route 2.742ns (45.491%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/Q
                         net (fo=144, routed)         0.927     1.035    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/Q[0]
    SLICE_X56Y48         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     1.202 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_i_13__2/O
                         net (fo=2, routed)           0.536     1.738    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/B[2]
    DSP48E2_X6Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.151     1.889 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.073     1.962 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     1.962    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_V[32])
                                                      0.609     2.571 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     2.571    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     2.617 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     2.617    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     3.188 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.310 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.324    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/PCIN[47]
    DSP48E2_X6Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.870 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.979 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.282     4.261    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0_n_138
    SLICE_X53Y54         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.410 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7/O
                         net (fo=1, routed)           0.016     4.426    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7_n_40
    SLICE_X53Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.616 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.642    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_n_40
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.657 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.683    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3_n_40
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.799 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__4/O[7]
                         net (fo=6, routed)           0.674     5.474    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_2[0]
    SLICE_X68Y61         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     5.623 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416[15]_i_7/O
                         net (fo=1, routed)           0.214     5.837    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416[15]_i_7_n_40
    SLICE_X68Y60         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[6])
                                                      0.194     6.031 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.057    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_fu_2659_p2[14]
    SLICE_X68Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X68Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[14]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y60         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[14]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 3.267ns (54.382%)  route 2.741ns (45.618%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/Q
                         net (fo=144, routed)         0.927     1.035    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/Q[0]
    SLICE_X56Y48         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     1.202 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_i_13__2/O
                         net (fo=2, routed)           0.536     1.738    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/B[2]
    DSP48E2_X6Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.151     1.889 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.073     1.962 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     1.962    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_V[32])
                                                      0.609     2.571 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     2.571    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     2.617 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     2.617    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     3.188 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.310 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.324    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/PCIN[47]
    DSP48E2_X6Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.870 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.979 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.282     4.261    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0_n_138
    SLICE_X53Y54         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.410 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7/O
                         net (fo=1, routed)           0.016     4.426    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7_n_40
    SLICE_X53Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.616 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.642    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_n_40
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.657 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.683    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3_n_40
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.799 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__4/O[7]
                         net (fo=6, routed)           0.674     5.474    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_2[0]
    SLICE_X68Y61         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     5.623 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416[15]_i_7/O
                         net (fo=1, routed)           0.214     5.837    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416[15]_i_7_n_40
    SLICE_X68Y60         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[4])
                                                      0.176     6.013 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_3_reg_3416_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.038    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_fu_2659_p2[12]
    SLICE_X68Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X68Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[12]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y60         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_3_reg_3416_reg[12]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 3.164ns (52.850%)  route 2.823ns (47.150%))
  Logic Levels:           16  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/Q
                         net (fo=144, routed)         0.927     1.035    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/Q[0]
    SLICE_X56Y48         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     1.202 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_i_13__2/O
                         net (fo=2, routed)           0.536     1.738    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/B[2]
    DSP48E2_X6Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.151     1.889 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.073     1.962 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     1.962    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_V[32])
                                                      0.609     2.571 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     2.571    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     2.617 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     2.617    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     3.188 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.310 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.324    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/PCIN[47]
    DSP48E2_X6Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.870 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.979 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.282     4.261    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0_n_138
    SLICE_X53Y54         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.410 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7/O
                         net (fo=1, routed)           0.016     4.426    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7_n_40
    SLICE_X53Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.616 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.642    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_n_40
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.657 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.683    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3_n_40
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.799 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__4/O[7]
                         net (fo=6, routed)           0.532     5.332    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_2[0]
    SLICE_X66Y66         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     5.367 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273[15]_i_7/O
                         net (fo=1, routed)           0.412     5.779    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273[15]_i_7_n_40
    SLICE_X67Y66         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     5.910 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.936    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_i_1_n_40
    SLICE_X67Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.992 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.025     6.017    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_fu_1781_p2[16]
    SLICE_X67Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X67Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[16]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y67         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[16]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 3.186ns (53.244%)  route 2.798ns (46.756%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/Q
                         net (fo=144, routed)         0.927     1.035    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/Q[0]
    SLICE_X56Y48         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     1.202 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_i_13__2/O
                         net (fo=2, routed)           0.536     1.738    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/B[2]
    DSP48E2_X6Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.151     1.889 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.073     1.962 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     1.962    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_V[32])
                                                      0.609     2.571 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     2.571    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     2.617 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     2.617    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     3.188 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.310 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.324    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/PCIN[47]
    DSP48E2_X6Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.870 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.979 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.282     4.261    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0_n_138
    SLICE_X53Y54         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.410 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7/O
                         net (fo=1, routed)           0.016     4.426    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7_n_40
    SLICE_X53Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.616 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.642    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_n_40
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.657 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.683    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3_n_40
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.799 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__4/O[7]
                         net (fo=6, routed)           0.532     5.332    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_2[0]
    SLICE_X66Y66         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     5.367 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273[15]_i_7/O
                         net (fo=1, routed)           0.412     5.779    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273[15]_i_7_n_40
    SLICE_X67Y66         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[7])
                                                      0.209     5.988 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.014    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_fu_1781_p2[15]
    SLICE_X67Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X67Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[15]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y66         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[15]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 3.184ns (53.237%)  route 2.797ns (46.763%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/Q
                         net (fo=144, routed)         0.927     1.035    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/Q[0]
    SLICE_X56Y48         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     1.202 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_i_13__2/O
                         net (fo=2, routed)           0.536     1.738    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/B[2]
    DSP48E2_X6Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.151     1.889 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.073     1.962 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     1.962    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_V[32])
                                                      0.609     2.571 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     2.571    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     2.617 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     2.617    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     3.188 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.310 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.324    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/PCIN[47]
    DSP48E2_X6Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.870 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.979 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.282     4.261    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0_n_138
    SLICE_X53Y54         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.410 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7/O
                         net (fo=1, routed)           0.016     4.426    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7_n_40
    SLICE_X53Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.616 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.642    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_n_40
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.657 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.683    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3_n_40
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.799 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__4/O[7]
                         net (fo=6, routed)           0.532     5.332    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_2[0]
    SLICE_X66Y66         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     5.367 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273[15]_i_7/O
                         net (fo=1, routed)           0.412     5.779    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273[15]_i_7_n_40
    SLICE_X67Y66         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.207     5.986 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.011    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_fu_1781_p2[13]
    SLICE_X67Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X67Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[13]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y66         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[13]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 3.171ns (53.126%)  route 2.798ns (46.874%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/Q
                         net (fo=144, routed)         0.927     1.035    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/Q[0]
    SLICE_X56Y48         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     1.202 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_i_13__2/O
                         net (fo=2, routed)           0.536     1.738    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/B[2]
    DSP48E2_X6Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.151     1.889 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.073     1.962 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     1.962    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_V[32])
                                                      0.609     2.571 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     2.571    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     2.617 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     2.617    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     3.188 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.310 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.324    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/PCIN[47]
    DSP48E2_X6Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.870 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.979 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.282     4.261    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0_n_138
    SLICE_X53Y54         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.410 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7/O
                         net (fo=1, routed)           0.016     4.426    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7_n_40
    SLICE_X53Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.616 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.642    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_n_40
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.657 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.683    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3_n_40
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.799 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__4/O[7]
                         net (fo=6, routed)           0.532     5.332    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_2[0]
    SLICE_X66Y66         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     5.367 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273[15]_i_7/O
                         net (fo=1, routed)           0.412     5.779    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273[15]_i_7_n_40
    SLICE_X67Y66         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[6])
                                                      0.194     5.973 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.026     5.999    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_fu_1781_p2[14]
    SLICE_X67Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X67Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[14]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y66         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[14]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 3.153ns (52.993%)  route 2.797ns (47.007%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[28]/Q
                         net (fo=144, routed)         0.927     1.035    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/Q[0]
    SLICE_X56Y48         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     1.202 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_i_13__2/O
                         net (fo=2, routed)           0.536     1.738    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/B[2]
    DSP48E2_X6Y16        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.151     1.889 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     1.889    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y16        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.073     1.962 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     1.962    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y16        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_V[32])
                                                      0.609     2.571 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     2.571    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_MULTIPLIER.V<32>
    DSP48E2_X6Y16        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     2.617 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     2.617    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_M_DATA.V_DATA<32>
    DSP48E2_X6Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     3.188 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.188    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.310 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.324    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/PCIN[47]
    DSP48E2_X6Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     3.870 f  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.870    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X6Y17        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     3.979 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.282     4.261    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product__0_n_138
    SLICE_X53Y54         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.410 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7/O
                         net (fo=1, routed)           0.016     4.426    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_i_7_n_40
    SLICE_X53Y54         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.616 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     4.642    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__2_n_40
    SLICE_X53Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.657 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     4.683    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__3_n_40
    SLICE_X53Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     4.799 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U7/tmp_product_carry__4/O[7]
                         net (fo=6, routed)           0.532     5.332    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_2[0]
    SLICE_X66Y66         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     5.367 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273[15]_i_7/O
                         net (fo=1, routed)           0.412     5.779    bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273[15]_i_7_n_40
    SLICE_X67Y66         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[4])
                                                      0.176     5.955 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/mul_32s_32s_64_1_1_U6/apl2_reg_3273_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.025     5.980    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_fu_1781_p2[12]
    SLICE_X67Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X67Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[12]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y66         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_encode_fu_453/apl2_reg_3273_reg[12]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  2.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_1_reg_3010_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.586%)  route 0.057ns (59.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X68Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[3]/Q
                         net (fo=2, routed)           0.057     0.108    bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[3]
    SLICE_X68Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_1_reg_3010_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X68Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_1_reg_3010_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X68Y48         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_1_reg_3010_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ril_2_reg_3177_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/il_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X66Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ril_2_reg_3177_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ril_2_reg_3177_reg[4]/Q
                         net (fo=1, routed)           0.058     0.109    bd_0_i/hls_inst/inst/encoded_d0[4]
    SLICE_X66Y40         FDRE                                         r  bd_0_i/hls_inst/inst/il_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X66Y40         FDRE                                         r  bd_0_i/hls_inst/inst/il_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X66Y40         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/il_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dec_ph1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_ph2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.618%)  route 0.057ns (59.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y52         FDRE                                         r  bd_0_i/hls_inst/inst/dec_ph1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dec_ph1_reg[17]/Q
                         net (fo=2, routed)           0.057     0.109    bd_0_i/hls_inst/inst/dec_ph1[17]
    SLICE_X84Y53         FDRE                                         r  bd_0_i/hls_inst/inst/dec_ph2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y53         FDRE                                         r  bd_0_i/hls_inst/inst/dec_ph2_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X84Y53         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/dec_ph2_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/xb_1_fu_342_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_reg_3005_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.037ns (38.108%)  route 0.060ns (61.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/xb_1_fu_342_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/xb_1_fu_342_reg[37]/Q
                         net (fo=2, routed)           0.060     0.110    bd_0_i/hls_inst/inst/grp_encode_fu_453/xb_1_fu_342_reg[37]
    SLICE_X62Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_reg_3005_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X62Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_reg_3005_reg[37]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y57         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_reg_3005_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dec_ph1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_ph2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.925%)  route 0.059ns (60.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X83Y56         FDRE                                         r  bd_0_i/hls_inst/inst/dec_ph1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dec_ph1_reg[24]/Q
                         net (fo=2, routed)           0.059     0.110    bd_0_i/hls_inst/inst/dec_ph1[24]
    SLICE_X84Y56         FDRE                                         r  bd_0_i/hls_inst/inst/dec_ph2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y56         FDRE                                         r  bd_0_i/hls_inst/inst/dec_ph2_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X84Y56         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/dec_ph2_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dec_plt1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_plt2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.388%)  route 0.060ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y46         FDRE                                         r  bd_0_i/hls_inst/inst/dec_plt1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dec_plt1_reg[16]/Q
                         net (fo=2, routed)           0.060     0.111    bd_0_i/hls_inst/inst/dec_plt1[16]
    SLICE_X84Y45         FDRE                                         r  bd_0_i/hls_inst/inst/dec_plt2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y45         FDRE                                         r  bd_0_i/hls_inst/inst/dec_plt2_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X84Y45         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/dec_plt2_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_1_reg_3010_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.357%)  route 0.060ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X68Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y54         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[40]/Q
                         net (fo=2, routed)           0.060     0.111    bd_0_i/hls_inst/inst/grp_encode_fu_453/xa_1_fu_338_reg[40]
    SLICE_X69Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_1_reg_3010_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X69Y54         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_1_reg_3010_reg[40]/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y54         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_1_reg_3010_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dec_plt1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_plt2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.494%)  route 0.060ns (60.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y46         FDRE                                         r  bd_0_i/hls_inst/inst/dec_plt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/dec_plt1_reg[7]/Q
                         net (fo=2, routed)           0.060     0.112    bd_0_i/hls_inst/inst/dec_plt1[7]
    SLICE_X80Y46         FDRE                                         r  bd_0_i/hls_inst/inst/dec_plt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y46         FDRE                                         r  bd_0_i/hls_inst/inst/dec_plt2_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X80Y46         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/dec_plt2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/xb_1_fu_342_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_reg_3005_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (38.964%)  route 0.061ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X61Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/xb_1_fu_342_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/xb_1_fu_342_reg[31]/Q
                         net (fo=2, routed)           0.061     0.113    bd_0_i/hls_inst/inst/grp_encode_fu_453/xb_1_fu_342_reg[31]
    SLICE_X62Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_reg_3005_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X62Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_reg_3005_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y56         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_encode_fu_453/trunc_ln255_reg_3005_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_519_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_519_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (51.952%)  route 0.048ns (48.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_519_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y40         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_decode_fu_519_ap_start_reg_reg/Q
                         net (fo=6, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_decode_fu_519/grp_decode_fu_519_ap_start_reg
    SLICE_X74Y40         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/inst/grp_decode_fu_519/grp_decode_fu_519_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.021     0.113    bd_0_i/hls_inst/inst/grp_decode_fu_519_n_588
    SLICE_X74Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_519_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X74Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_519_ap_start_reg_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X74Y40         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_decode_fu_519_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y10  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y10  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y16  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y16  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y12  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y12  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X3Y16  bd_0_i/hls_inst/inst/delay_dltx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X3Y16  bd_0_i/hls_inst/inst/delay_dltx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y9   bd_0_i/hls_inst/inst/tqmf_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y9   bd_0_i/hls_inst/inst/tqmf_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y10  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y10  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y10  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y10  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y12  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y12  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y10  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y10  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y10  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y10  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y16  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y12  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y12  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.070ns (70.707%)  route 0.029ns (29.293%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.070     0.070 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.029     0.099    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.036ns  (logic 0.021ns (58.333%)  route 0.015ns (41.667%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     0.021 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.015     0.036    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_26_fu_224_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.806ns  (logic 0.303ns (37.595%)  route 0.503ns (62.405%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y35         FDRE                                         r  bd_0_i/hls_inst/inst/i_26_fu_224_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/i_26_fu_224_reg[3]/Q
                         net (fo=6, routed)           0.367     0.475    bd_0_i/hls_inst/inst/i_26_fu_224_reg[3]
    SLICE_X72Y36         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     0.565 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/O
                         net (fo=3, routed)           0.101     0.666    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1_n_40
    SLICE_X72Y38         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     0.801 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.035     0.836    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_26_fu_224_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.806ns  (logic 0.303ns (37.595%)  route 0.503ns (62.405%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y35         FDRE                                         r  bd_0_i/hls_inst/inst/i_26_fu_224_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/i_26_fu_224_reg[3]/Q
                         net (fo=6, routed)           0.367     0.475    bd_0_i/hls_inst/inst/i_26_fu_224_reg[3]
    SLICE_X72Y36         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     0.565 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/O
                         net (fo=3, routed)           0.101     0.666    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1_n_40
    SLICE_X72Y38         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     0.801 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.035     0.836    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.748ns  (logic 0.189ns (25.252%)  route 0.559ns (74.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[34]/Q
                         net (fo=26, routed)          0.538     0.646    bd_0_i/hls_inst/inst/grp_encode_fu_453/grp_encode_fu_453_ap_ready
    SLICE_X64Y41         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     0.756 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/encoded_we0_INST_0/O
                         net (fo=0)                   0.021     0.777    encoded_we0
                                                                      r  encoded_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.683ns  (logic 0.220ns (32.201%)  route 0.463ns (67.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.029     0.029    bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_clk
    SLICE_X59Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/ap_CS_fsm_reg[34]/Q
                         net (fo=26, routed)          0.439     0.547    bd_0_i/hls_inst/inst/grp_encode_fu_453/grp_encode_fu_453_ap_ready
    SLICE_X64Y41         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     0.688 r  bd_0_i/hls_inst/inst/grp_encode_fu_453/encoded_ce0_INST_0/O
                         net (fo=0)                   0.024     0.712    encoded_ce0
                                                                      r  encoded_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_38_reg_1076_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.505ns  (logic 0.237ns (46.931%)  route 0.268ns (53.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y36         FDRE                                         r  bd_0_i/hls_inst/inst/i_38_reg_1076_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/i_38_reg_1076_reg[3]/Q
                         net (fo=1, routed)           0.233     0.342    bd_0_i/hls_inst/inst/i_38_reg_1076[3]
    SLICE_X72Y36         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     0.500 r  bd_0_i/hls_inst/inst/encoded_address0[3]_INST_0/O
                         net (fo=0)                   0.035     0.535    encoded_address0[3]
                                                                      r  encoded_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_38_reg_1076_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.493ns  (logic 0.187ns (37.931%)  route 0.306ns (62.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y36         FDRE                                         r  bd_0_i/hls_inst/inst/i_38_reg_1076_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/i_38_reg_1076_reg[0]/Q
                         net (fo=1, routed)           0.281     0.389    bd_0_i/hls_inst/inst/i_38_reg_1076[0]
    SLICE_X72Y36         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.109     0.498 r  bd_0_i/hls_inst/inst/encoded_address0[0]_INST_0/O
                         net (fo=0)                   0.025     0.523    encoded_address0[0]
                                                                      r  encoded_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.439ns  (logic 0.190ns (43.264%)  route 0.249ns (56.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y38         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y38         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.220     0.328    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_40_[0]
    SLICE_X72Y38         LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.112     0.440 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.029     0.469    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_26_fu_224_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.439ns  (logic 0.200ns (45.562%)  route 0.239ns (54.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y35         FDRE                                         r  bd_0_i/hls_inst/inst/i_26_fu_224_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/i_26_fu_224_reg[4]/Q
                         net (fo=5, routed)           0.239     0.346    bd_0_i/hls_inst/inst/i_26_fu_224_reg[4]
    SLICE_X72Y36         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.469 r  bd_0_i/hls_inst/inst/encoded_address0[4]_INST_0/O
                         net (fo=0)                   0.000     0.469    encoded_address0[4]
                                                                      r  encoded_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_26_fu_224_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.401ns  (logic 0.230ns (57.298%)  route 0.171ns (42.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y35         FDRE                                         r  bd_0_i/hls_inst/inst/i_26_fu_224_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/i_26_fu_224_reg[1]/Q
                         net (fo=8, routed)           0.171     0.279    bd_0_i/hls_inst/inst/i_26_fu_224_reg[1]
    SLICE_X72Y36         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.431 r  bd_0_i/hls_inst/inst/encoded_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.431    encoded_address0[1]
                                                                      r  encoded_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_26_fu_224_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.380ns  (logic 0.236ns (62.041%)  route 0.144ns (37.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y35         FDRE                                         r  bd_0_i/hls_inst/inst/i_26_fu_224_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/i_26_fu_224_reg[5]/Q
                         net (fo=4, routed)           0.110     0.217    bd_0_i/hls_inst/inst/i_26_fu_224_reg[5]
    SLICE_X72Y36         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     0.376 r  bd_0_i/hls_inst/inst/encoded_address0[5]_INST_0/O
                         net (fo=0)                   0.034     0.410    encoded_address0[5]
                                                                      r  encoded_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_39_reg_1111_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y36         FDRE                                         r  bd_0_i/hls_inst/inst/i_39_reg_1111_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/i_39_reg_1111_reg[4]/Q
                         net (fo=0)                   0.000     0.050    decoded_address0[5]
                                                                      r  decoded_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_39_reg_1111_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_address1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y36         FDRE                                         r  bd_0_i/hls_inst/inst/i_39_reg_1111_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/i_39_reg_1111_reg[4]/Q
                         net (fo=0)                   0.000     0.050    decoded_address1[5]
                                                                      r  decoded_address1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d1[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y54         FDRE                                         r  bd_0_i/hls_inst/inst/xout1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y54         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/xout1_reg[17]/Q
                         net (fo=0)                   0.000     0.050    decoded_d1[17]
                                                                      r  decoded_d1[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y52         FDRE                                         r  bd_0_i/hls_inst/inst/xout1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y52         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/xout1_reg[1]/Q
                         net (fo=0)                   0.000     0.050    decoded_d1[1]
                                                                      r  decoded_d1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d1[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y55         FDRE                                         r  bd_0_i/hls_inst/inst/xout1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y55         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/xout1_reg[25]/Q
                         net (fo=0)                   0.000     0.050    decoded_d1[25]
                                                                      r  decoded_d1[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y53         FDRE                                         r  bd_0_i/hls_inst/inst/xout1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y53         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/xout1_reg[9]/Q
                         net (fo=0)                   0.000     0.050    decoded_d1[9]
                                                                      r  decoded_d1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_39_reg_1111_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y36         FDRE                                         r  bd_0_i/hls_inst/inst/i_39_reg_1111_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/i_39_reg_1111_reg[5]/Q
                         net (fo=0)                   0.000     0.051    decoded_address0[6]
                                                                      r  decoded_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_39_reg_1111_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_address1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y36         FDRE                                         r  bd_0_i/hls_inst/inst/i_39_reg_1111_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/i_39_reg_1111_reg[5]/Q
                         net (fo=0)                   0.000     0.051    decoded_address1[6]
                                                                      r  decoded_address1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y52         FDRE                                         r  bd_0_i/hls_inst/inst/xout1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y52         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/xout1_reg[0]/Q
                         net (fo=0)                   0.000     0.051    decoded_d1[0]
                                                                      r  decoded_d1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X77Y54         FDRE                                         r  bd_0_i/hls_inst/inst/xout1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/xout1_reg[12]/Q
                         net (fo=0)                   0.000     0.051    decoded_d1[12]
                                                                      r  decoded_d1[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           999 Endpoints
Min Delay           999 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ph1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 0.053ns (1.813%)  route 2.871ns (98.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.053 r  bd_0_i/hls_inst/inst/i_fu_204[2]_i_1/O
                         net (fo=739, routed)         2.871     2.924    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph1_reg[3]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ph2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 0.053ns (1.813%)  route 2.871ns (98.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.053 r  bd_0_i/hls_inst/inst/i_fu_204[2]_i_1/O
                         net (fo=739, routed)         2.871     2.924    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph2_reg[3]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ph2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 0.053ns (1.813%)  route 2.871ns (98.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.053 r  bd_0_i/hls_inst/inst/i_fu_204[2]_i_1/O
                         net (fo=739, routed)         2.871     2.924    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph2_reg[4]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/plt1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 0.053ns (1.813%)  route 2.871ns (98.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.053 r  bd_0_i/hls_inst/inst/i_fu_204[2]_i_1/O
                         net (fo=739, routed)         2.871     2.924    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/plt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/plt1_reg[3]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/plt1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 0.053ns (1.813%)  route 2.871ns (98.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.053 r  bd_0_i/hls_inst/inst/i_fu_204[2]_i_1/O
                         net (fo=739, routed)         2.871     2.924    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/plt1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/plt1_reg[7]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/plt2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 0.053ns (1.813%)  route 2.871ns (98.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.053 r  bd_0_i/hls_inst/inst/i_fu_204[2]_i_1/O
                         net (fo=739, routed)         2.871     2.924    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/plt2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/plt2_reg[3]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/plt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 0.053ns (1.813%)  route 2.871ns (98.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.053 r  bd_0_i/hls_inst/inst/i_fu_204[2]_i_1/O
                         net (fo=739, routed)         2.871     2.924    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/plt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/plt2_reg[4]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ph1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.923ns  (logic 0.053ns (1.813%)  route 2.870ns (98.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.053 r  bd_0_i/hls_inst/inst/i_fu_204[2]_i_1/O
                         net (fo=739, routed)         2.870     2.923    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph1_reg[6]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ph1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.923ns  (logic 0.053ns (1.813%)  route 2.870ns (98.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.053 r  bd_0_i/hls_inst/inst/i_fu_204[2]_i_1/O
                         net (fo=739, routed)         2.870     2.923    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph1_reg[7]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ph2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.923ns  (logic 0.053ns (1.813%)  route 2.870ns (98.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X72Y38         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     0.053 r  bd_0_i/hls_inst/inst/i_fu_204[2]_i_1/O
                         net (fo=739, routed)         2.870     2.923    bd_0_i/hls_inst/inst/ap_NS_fsm15_out
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y44         FDRE                                         r  bd_0_i/hls_inst/inst/ph2_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[11] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[11]
    SLICE_X58Y47         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y47         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[11]/C

Slack:                    inf
  Source:                 in_data_q0[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[14] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[14]
    SLICE_X56Y46         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X56Y46         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[14]/C

Slack:                    inf
  Source:                 in_data_q0[19]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[19] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[19]
    SLICE_X58Y47         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y47         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[19]/C

Slack:                    inf
  Source:                 in_data_q0[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[20] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[20]
    SLICE_X58Y46         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y46         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[20]/C

Slack:                    inf
  Source:                 in_data_q0[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[22] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[22]
    SLICE_X58Y46         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y46         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[22]/C

Slack:                    inf
  Source:                 in_data_q0[26]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[26] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[26]
    SLICE_X57Y43         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y43         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[26]/C

Slack:                    inf
  Source:                 in_data_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[2] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[2]
    SLICE_X58Y46         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y46         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[2]/C

Slack:                    inf
  Source:                 in_data_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[3] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[3]
    SLICE_X58Y46         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y46         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_1106_reg[3]/C

Slack:                    inf
  Source:                 in_data_q1[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_1101_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[22] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[22]
    SLICE_X58Y48         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_1101_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y48         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_1101_reg[22]/C

Slack:                    inf
  Source:                 in_data_q1[25]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_1101_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[25] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[25]
    SLICE_X58Y47         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_1101_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3323, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y47         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_1101_reg[25]/C





