// Seed: 1122672724
module module_0 (
    output wor  id_0,
    input  wire id_1,
    input  wire id_2
);
  wire id_4;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    input wire id_3,
    input tri id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    input wire id_8
    , id_25,
    input wand id_9,
    input supply0 id_10,
    input tri0 id_11,
    output wire id_12,
    input uwire id_13,
    input wire id_14,
    input wor id_15,
    input tri id_16,
    output tri id_17,
    input tri1 id_18
    , id_26,
    input supply1 id_19,
    input tri id_20,
    output logic id_21,
    output supply1 id_22,
    inout uwire id_23
);
  always id_21 <= #id_11 -1;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_5
  );
  assign id_21 = id_10;
endmodule
