From 3d158954e6d0e6e5617887f7d3f9601230ade8b8 Mon Sep 17 00:00:00 2001
From: zhangmeng <zhangmeng.kevin@spacemit.com>
Date: Sat, 6 Apr 2024 13:35:59 +0800
Subject: [PATCH 0548/1204] plic: clear irq pending when init plic

there maybe some irq pending triggered by uboot driver,
the pending will not be cleared even when irq source is
cleared. when the irq source driver devm_request_irq, the
isr will be triggered, but the devm_request_irq is not finished,
and the driver is not ready, there may be some problems.
so, try to clear all irq pending when init plic

Change-Id: I88db4db0af7f7e8a9893b0ffb9db07b7d0203c37
---
 drivers/irqchip/irq-sifive-plic.c | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/drivers/irqchip/irq-sifive-plic.c b/drivers/irqchip/irq-sifive-plic.c
index c4bed017bea0..651f9d503de9 100644
--- a/drivers/irqchip/irq-sifive-plic.c
+++ b/drivers/irqchip/irq-sifive-plic.c
@@ -47,6 +47,7 @@
  * There's one bit for each interrupt source.
  */
 #ifdef CONFIG_SOC_SPACEMIT
+#define PENDING_BASE			0x1000
 #define CONTEXT_ENABLE_BASE		0x2080
 #define CONTEXT_ENABLE_SIZE		0x100
 #else
@@ -664,6 +665,10 @@ static int plic_probe(struct fwnode_handle *fwnode)
 done:
 		for (hwirq = 1; hwirq <= nr_irqs; hwirq++) {
 			plic_toggle(handler, hwirq, 0);
+			#ifdef CONFIG_SOC_SPACEMIT
+			/* clear pending, which maybe triggered by uboot */
+			writel(0, priv->regs + PENDING_BASE + (hwirq/32)*4);
+			#endif
 			writel(1, priv->regs + PRIORITY_BASE +
 				  hwirq * PRIORITY_PER_ID);
 		}
-- 
2.47.0

