

================================================================
== Synthesis Summary Report of 'runge_kutta_45'
================================================================
+ General Information: 
    * Date:           Sat Jun 24 07:23:16 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        rk45_vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------+------+-------+------------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+--------------+-----+
    |                    Modules                   | Issue|       |  Latency   |  Latency  | Iteration|         |  Trip |          |           |           |             |              |     |
    |                    & Loops                   | Type | Slack |  (cycles)  |    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |    DSP    |      FF     |      LUT     | URAM|
    +----------------------------------------------+------+-------+------------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+--------------+-----+
    |+ runge_kutta_45                              |     -|   0.00|           -|          -|         -|        -|      -|        no|  207 (73%)|  139 (63%)|  11334 (10%)|  58915 (110%)|    -|
    | + ap_fixed_base                              |    II|  55.52|           0|      0.000|         -|        1|      -|       yes|          -|          -|            -|     1019 (1%)|    -|
    | + ap_fixed_base                              |    II|  55.52|           0|      0.000|         -|        1|      -|       yes|          -|          -|            -|     1019 (1%)|    -|
    | + ap_fixed_base                              |    II|  55.52|           0|      0.000|         -|        1|      -|       yes|          -|          -|            -|     1019 (1%)|    -|
    | + runge_kutta_45_Pipeline_VITIS_LOOP_151_1   |     -|   0.00|           9|    900.000|         -|        9|      -|        no|          -|          -|    210 (~0%)|      95 (~0%)|    -|
    |  o VITIS_LOOP_151_1                          |     -|  73.00|           7|    700.000|         3|        1|      6|       yes|          -|          -|            -|             -|    -|
    |   + ap_fixed_base                            |    II|  55.52|           0|      0.000|         -|        1|      -|       yes|          -|          -|            -|     1019 (1%)|    -|
    | + runge_kutta_45_Pipeline_last_axi_write_yy  |     -|   0.00|           -|          -|         -|        -|      -|        no|          -|          -|    168 (~0%)|     1855 (3%)|    -|
    |  o last_axi_write_yy                         |     -|  73.00|           -|          -|         3|        1|      -|       yes|          -|          -|            -|             -|    -|
    | + runge_kutta_45_Pipeline_last_axi_write_tt  |     -|   0.00|           -|          -|         -|        -|      -|        no|          -|          -|    252 (~0%)|     2399 (4%)|    -|
    |  o last_axi_write_tt                         |     -|  73.00|           -|          -|         8|        1|      -|       yes|          -|          -|            -|             -|    -|
    | o main_loop                                  |     -|  73.00|  1715949999|  1.716e+11|     34319|        -|  50000|        no|          -|          -|            -|             -|    -|
    |  + ode_fpga                                  |     -|  36.87|        1293|  1.293e+05|         -|     1293|      -|        no|          -|   36 (16%)|    4162 (3%)|    7130 (13%)|    -|
    |   + ode_fpga_Pipeline_1                      |     -|  67.92|           5|    500.000|         -|        5|      -|        no|          -|          -|      4 (~0%)|      73 (~0%)|    -|
    |    o Loop 1                                  |     -|  73.00|           3|    300.000|         1|        1|      3|       yes|          -|          -|            -|             -|    -|
    |   + ode_fpga_Pipeline_2                      |     -|  66.27|           5|    500.000|         -|        5|      -|        no|          -|          -|      4 (~0%)|      84 (~0%)|    -|
    |    o Loop 1                                  |     -|  73.00|           3|    300.000|         1|        1|      3|       yes|          -|          -|            -|             -|    -|
    |   o Loop 1                                   |     -|  73.00|           6|    600.000|         2|        -|      3|        no|          -|          -|            -|             -|    -|
    |   o Loop 2                                   |     -|  73.00|           6|    600.000|         2|        -|      3|        no|          -|          -|            -|             -|    -|
    |   o Loop 3                                   |     -|  73.00|           6|    600.000|         2|        -|      3|        no|          -|          -|            -|             -|    -|
    |   o Loop 4                                   |     -|  73.00|           6|    600.000|         2|        -|      3|        no|          -|          -|            -|             -|    -|
    |   o update_vel_pos                           |     -|  73.00|        1251|  1.251e+05|       417|        -|      3|        no|          -|          -|            -|             -|    -|
    |    + vel_der                                 |     -|  36.87|         415|  4.150e+04|         -|      415|      -|        no|          -|   36 (16%)|    2556 (2%)|    6473 (12%)|    -|
    |     + division                               |     -|  67.93|         199|  1.990e+04|         -|      199|      -|        no|          -|          -|    1175 (1%)|     1549 (2%)|    -|
    |     + vel_der_Pipeline_add_constant_loop     |     -|  67.17|           5|    500.000|         -|        5|      -|        no|          -|          -|    262 (~0%)|     166 (~0%)|    -|
    |      o add_constant_loop                     |     -|  73.00|           3|    300.000|         1|        1|      3|       yes|          -|          -|            -|             -|    -|
    |     + vel_der_Pipeline_sq_sum_loop           |     -|  48.37|           5|    500.000|         -|        5|      -|        no|          -|    15 (6%)|    178 (~0%)|     363 (~0%)|    -|
    |      o sq_sum_loop                           |     -|  73.00|           3|    300.000|         1|        1|      3|       yes|          -|          -|            -|             -|    -|
    |     + vel_der_Pipeline_sqrt_loop             |     -|  65.94|          46|  4.600e+03|         -|       46|      -|        no|          -|          -|    227 (~0%)|     305 (~0%)|    -|
    |      o sqrt_loop                             |     -|  73.00|          44|  4.400e+03|         1|        1|     44|       yes|          -|          -|            -|             -|    -|
    |  + runge_kutta_45_Pipeline_axi_write_yy      |     -|   0.00|       24579|  2.458e+06|         -|    24579|      -|        no|          -|          -|    151 (~0%)|     1830 (3%)|    -|
    |   o axi_write_yy                             |     -|  73.00|       24577|  2.458e+06|         3|        1|  24576|       yes|          -|          -|            -|             -|    -|
    |  + runge_kutta_45_Pipeline_axi_write_tt      |     -|   0.00|        4099|  4.099e+05|         -|     4099|      -|        no|          -|          -|    149 (~0%)|     1824 (3%)|    -|
    |   o axi_write_tt                             |     -|  73.00|        4097|  4.097e+05|         3|        1|   4096|       yes|          -|          -|            -|             -|    -|
    |  + runge_kutta_45_Pipeline_sq_sum_loop       |     -|   9.14|          14|  1.400e+03|         -|       14|      -|        no|          -|          -|    183 (~0%)|      69 (~0%)|    -|
    |   o sq_sum_loop                              |     -|  73.00|          12|  1.200e+03|         2|        2|      6|       yes|          -|          -|            -|             -|    -|
    |    + macply                                  |    II|  13.98|           0|      0.000|         -|        1|      -|       yes|          -|   46 (20%)|            -|   15123 (28%)|    -|
    |  + runge_kutta_45_Pipeline_sqrt_loop         |     -|  63.32|          91|  9.100e+03|         -|       91|      -|        no|          -|          -|    453 (~0%)|     530 (~0%)|    -|
    |   o sqrt_loop                                |     -|  73.00|          89|  8.900e+03|         1|        1|     89|       yes|          -|          -|            -|             -|    -|
    |  + runge_kutta_45_Pipeline_update_1          |     -|  62.37|           8|    800.000|         -|        8|      -|        no|          -|          -|     21 (~0%)|     189 (~0%)|    -|
    |   o update_1                                 |     -|  73.00|           6|    600.000|         2|        1|      6|       yes|          -|          -|            -|             -|    -|
    |  + runge_kutta_45_Pipeline_update_2          |     -|  62.37|           8|    800.000|         -|        8|      -|        no|          -|          -|     21 (~0%)|     189 (~0%)|    -|
    |   o update_2                                 |     -|  73.00|           6|    600.000|         2|        1|      6|       yes|          -|          -|            -|             -|    -|
    |  o k_outer                                   |     -|  73.00|        6929|  6.929e+05|      1386|        -|      5|        no|          -|          -|            -|             -|    -|
    |   o k_middle                                 |     -|  73.00|          89|  8.900e+03|        15|        -|      6|        no|          -|          -|            -|             -|    -|
    |    + multiply                                |    II|  23.71|           0|      0.000|         -|        1|      -|       yes|          -|   46 (20%)|            -|   14833 (27%)|    -|
    |    + runge_kutta_45_Pipeline_k_inner         |     -|   9.14|          12|  1.200e+03|         -|       12|      -|        no|    2 (~0%)|          -|    183 (~0%)|      96 (~0%)|    -|
    |     o k_inner                                |     -|  73.00|          10|  1.000e+03|         2|        2|      5|       yes|          -|          -|            -|             -|    -|
    |      + macply                                |    II|  13.98|           0|      0.000|         -|        1|      -|       yes|          -|   46 (20%)|            -|   15123 (28%)|    -|
    |  o y_new_outer                               |    II|  73.00|          43|  4.300e+03|         9|        7|      6|       yes|          -|          -|            -|             -|    -|
    |   + macply                                   |    II|  13.98|           0|      0.000|         -|        1|      -|       yes|          -|   46 (20%)|            -|   15123 (28%)|    -|
    |  o err_outer                                 |    II|  73.00|          43|  4.300e+03|         9|        7|      6|       yes|          -|          -|            -|             -|    -|
    +----------------------------------------------+------+-------+------------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_T_BUS | 64 -> 128  | 64            | 0       | slave  | 0        | 128       | 16           | 16           | 1           | 8           |
| m_axi_X_BUS | 64 -> 128  | 64            | 0       | slave  | 0        | 128       | 16           | 16           | 1           | 8           |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | yy_1      | 0x10   | 32    | W      | Data signal of yy                |                                                                      |
| s_axi_control | yy_2      | 0x14   | 32    | W      | Data signal of yy                |                                                                      |
| s_axi_control | tt_1      | 0x1c   | 32    | W      | Data signal of tt                |                                                                      |
| s_axi_control | tt_2      | 0x20   | 32    | W      | Data signal of tt                |                                                                      |
| s_axi_control | tf_1      | 0x28   | 32    | W      | Data signal of tf                |                                                                      |
| s_axi_control | tf_2      | 0x2c   | 32    | W      | Data signal of tf                |                                                                      |
| s_axi_control | h0_1      | 0x34   | 32    | W      | Data signal of h0                |                                                                      |
| s_axi_control | h0_2      | 0x38   | 32    | W      | Data signal of h0                |                                                                      |
| s_axi_control | atol_1    | 0x40   | 32    | W      | Data signal of atol              |                                                                      |
| s_axi_control | atol_2    | 0x44   | 32    | W      | Data signal of atol              |                                                                      |
| s_axi_control | h_max_1   | 0x4c   | 32    | W      | Data signal of h_max             |                                                                      |
| s_axi_control | h_max_2   | 0x50   | 32    | W      | Data signal of h_max             |                                                                      |
| s_axi_control | h_min_1   | 0x58   | 32    | W      | Data signal of h_min             |                                                                      |
| s_axi_control | h_min_2   | 0x5c   | 32    | W      | Data signal of h_min             |                                                                      |
| s_axi_control | mu_1      | 0x64   | 32    | W      | Data signal of mu                |                                                                      |
| s_axi_control | mu_2      | 0x68   | 32    | W      | Data signal of mu                |                                                                      |
| s_axi_control | size      | 0x70   | 32    | R      | Data signal of size              |                                                                      |
| s_axi_control | size_ctrl | 0x74   | 32    | R      | Control signal of size           | 0=size_ap_vld                                                        |
| s_axi_control | flag      | 0x80   | 32    | R      | Data signal of flag              |                                                                      |
| s_axi_control | flag_ctrl | 0x84   | 32    | R      | Control signal of flag           | 0=flag_ap_vld                                                        |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| yy       | inout     | double*       |
| tt       | inout     | double*       |
| tf       | in        | double const  |
| h0       | in        | double const  |
| atol     | in        | double const  |
| h_max    | in        | double const  |
| h_min    | in        | double const  |
| mu       | in        | double const  |
| size     | out       | unsigned int& |
| flag     | out       | bool&         |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                             |
+----------+---------------+-----------+----------+-------------------------------------+
| yy       | m_axi_X_BUS   | interface |          |                                     |
| yy       | s_axi_control | register  | offset   | name=yy_1 offset=0x10 range=32      |
| yy       | s_axi_control | register  | offset   | name=yy_2 offset=0x14 range=32      |
| tt       | m_axi_T_BUS   | interface |          |                                     |
| tt       | s_axi_control | register  | offset   | name=tt_1 offset=0x1c range=32      |
| tt       | s_axi_control | register  | offset   | name=tt_2 offset=0x20 range=32      |
| tf       | s_axi_control | register  |          | name=tf_1 offset=0x28 range=32      |
| tf       | s_axi_control | register  |          | name=tf_2 offset=0x2c range=32      |
| h0       | s_axi_control | register  |          | name=h0_1 offset=0x34 range=32      |
| h0       | s_axi_control | register  |          | name=h0_2 offset=0x38 range=32      |
| atol     | s_axi_control | register  |          | name=atol_1 offset=0x40 range=32    |
| atol     | s_axi_control | register  |          | name=atol_2 offset=0x44 range=32    |
| h_max    | s_axi_control | register  |          | name=h_max_1 offset=0x4c range=32   |
| h_max    | s_axi_control | register  |          | name=h_max_2 offset=0x50 range=32   |
| h_min    | s_axi_control | register  |          | name=h_min_1 offset=0x58 range=32   |
| h_min    | s_axi_control | register  |          | name=h_min_2 offset=0x5c range=32   |
| mu       | s_axi_control | register  |          | name=mu_1 offset=0x64 range=32      |
| mu       | s_axi_control | register  |          | name=mu_2 offset=0x68 range=32      |
| size     | s_axi_control | register  |          | name=size offset=0x70 range=32      |
| size     | s_axi_control | register  |          | name=size_ctrl offset=0x74 range=32 |
| flag     | s_axi_control | register  |          | name=flag offset=0x80 range=32      |
| flag     | s_axi_control | register  |          | name=flag_ctrl offset=0x84 range=32 |
+----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-------------------------------+
| HW Interface | Direction | Length   | Width | Location                      |
+--------------+-----------+----------+-------+-------------------------------+
| m_axi_X_BUS  | read      | 3        | 128   | src/runge_kutta_45.cpp:151:23 |
| m_axi_X_BUS  | write     | 12288    | 128   | src/runge_kutta_45.cpp:169:26 |
| m_axi_T_BUS  | write     | 2048     | 128   | src/runge_kutta_45.cpp:172:26 |
| m_axi_X_BUS  | write     | variable | 128   | src/runge_kutta_45.cpp:286:20 |
+--------------+-----------+----------+-------+-------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-------------------+------------------------------------------------+------------+-------------------------------+
| HW Interface | Variable | Loop              | Problem                                        | Resolution | Location                      |
+--------------+----------+-------------------+------------------------------------------------+------------+-------------------------------+
| m_axi_T_BUS  | tt       | last_axi_write_tt | Sequential access length is not divisible by 2 | 214-234    | src/runge_kutta_45.cpp:289:23 |
+--------------+----------+-------------------+------------------------------------------------+------------+-------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+-----------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable        | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+-----------------+-----+--------+---------+
| + runge_kutta_45                                    | 139 |        |                 |     |        |         |
|   man_V_2_fu_1414_p2                                | -   |        | man_V_2         | sub | fabric | 0       |
|   F2_fu_1434_p2                                     | -   |        | F2              | sub | fabric | 0       |
|   add_ln616_fu_1446_p2                              | -   |        | add_ln616       | add | fabric | 0       |
|   sub_ln616_fu_1452_p2                              | -   |        | sub_ln616       | sub | fabric | 0       |
|   man_V_6_fu_1687_p2                                | -   |        | man_V_6         | sub | fabric | 0       |
|   F2_1_fu_1707_p2                                   | -   |        | F2_1            | sub | fabric | 0       |
|   add_ln616_1_fu_1719_p2                            | -   |        | add_ln616_1     | add | fabric | 0       |
|   sub_ln616_1_fu_1725_p2                            | -   |        | sub_ln616_1     | sub | fabric | 0       |
|   man_V_7_fu_1960_p2                                | -   |        | man_V_7         | sub | fabric | 0       |
|   F2_2_fu_1980_p2                                   | -   |        | F2_2            | sub | fabric | 0       |
|   add_ln616_2_fu_1992_p2                            | -   |        | add_ln616_2     | add | fabric | 0       |
|   sub_ln616_2_fu_1998_p2                            | -   |        | sub_ln616_2     | sub | fabric | 0       |
|   add_ln181_fu_2249_p2                              | -   |        | add_ln181       | add | fabric | 0       |
|   y_gap_1_fu_2279_p2                                | -   |        | y_gap_1         | sub | fabric | 0       |
|   add_ln169_fu_2297_p2                              | -   |        | add_ln169       | add | fabric | 0       |
|   add_ln172_fu_2324_p2                              | -   |        | add_ln172       | add | fabric | 0       |
|   cycles_1_fu_2359_p2                               | -   |        | cycles_1        | add | fabric | 0       |
|   ret_V_fu_2373_p2                                  | -   |        | ret_V           | add | fabric | 0       |
|   h_loc_fu_2384_p2                                  | -   |        | h_loc           | sub | fabric | 0       |
|   add_ln883_fu_2436_p2                              | -   |        | add_ln883       | add | fabric | 0       |
|   n_fu_2442_p2                                      | -   |        | n               | add | fabric | 0       |
|   i_fu_2463_p2                                      | -   |        | i               | add | fabric | 0       |
|   add_ln883_1_fu_2484_p2                            | -   |        | add_ln883_1     | add | fabric | 0       |
|   add_ln883_2_fu_2499_p2                            | -   |        | add_ln883_2     | add | fabric | 0       |
|   add_ln883_3_fu_2510_p2                            | -   |        | add_ln883_3     | add | fabric | 0       |
|   add_ln883_4_fu_2555_p2                            | -   |        | add_ln883_4     | add | fabric | 0       |
|   add_ln883_5_fu_2585_p2                            | -   |        | add_ln883_5     | add | fabric | 0       |
|   n_3_fu_2647_p2                                    | -   |        | n_3             | add | fabric | 0       |
|   add_ln883_6_fu_2676_p2                            | -   |        | add_ln883_6     | add | fabric | 0       |
|   add_ln883_7_fu_2691_p2                            | -   |        | add_ln883_7     | add | fabric | 0       |
|   add_ln883_8_fu_2702_p2                            | -   |        | add_ln883_8     | add | fabric | 0       |
|   add_ln883_9_fu_2747_p2                            | -   |        | add_ln883_9     | add | fabric | 0       |
|   add_ln883_10_fu_2777_p2                           | -   |        | add_ln883_10    | add | fabric | 0       |
|   n_4_fu_2839_p2                                    | -   |        | n_4             | add | fabric | 0       |
|   sub_ln252_fu_2889_p2                              | -   |        | sub_ln252       | sub | fabric | 0       |
|   grp_fu_1304_p2                                    | -   |        | add_ln859       | add | fabric | 0       |
|   sub_ln263_fu_2919_p2                              | -   |        | sub_ln263       | sub | fabric | 0       |
|   grp_fu_1304_p2                                    | -   |        | add_ln859_2     | add | fabric | 0       |
|   mul_56ns_85s_140_1_1_U105                         | 11  |        | r_V_3           | mul | auto   | 0       |
|   sub_ln859_fu_2955_p2                              | -   |        | sub_ln859       | sub | fabric | 0       |
|   y_gap_fu_3045_p2                                  | -   |        | y_gap           | sub | fabric | 0       |
|   add_ln286_fu_3093_p2                              | -   |        | add_ln286       | add | fabric | 0       |
|   add415_fu_3132_p2                                 | -   |        | add415          | add | fabric | 0       |
|   size                                              | -   |        | add_ln292       | add | fabric | 0       |
|  + ap_fixed_base (grp_ap_fixed_base_fu_1189)        | 0   |        |                 |     |        |         |
|    man_V_11_fu_88_p2                                | -   |        | man_V_11        | sub | fabric | 0       |
|    F2_fu_108_p2                                     | -   |        | F2              | sub | fabric | 0       |
|    add_ln616_fu_120_p2                              | -   |        | add_ln616       | add | fabric | 0       |
|    sub_ln616_fu_126_p2                              | -   |        | sub_ln616       | sub | fabric | 0       |
|  + ap_fixed_base (atol_loc_V_ap_fixed_base_fu_1194) | 0   |        |                 |     |        |         |
|    man_V_11_fu_88_p2                                | -   |        | man_V_11        | sub | fabric | 0       |
|    F2_fu_108_p2                                     | -   |        | F2              | sub | fabric | 0       |
|    add_ln616_fu_120_p2                              | -   |        | add_ln616       | add | fabric | 0       |
|    sub_ln616_fu_126_p2                              | -   |        | sub_ln616       | sub | fabric | 0       |
|  + ap_fixed_base (tf_loc_V_ap_fixed_base_fu_1199)   | 0   |        |                 |     |        |         |
|    man_V_11_fu_88_p2                                | -   |        | man_V_11        | sub | fabric | 0       |
|    F2_fu_108_p2                                     | -   |        | F2              | sub | fabric | 0       |
|    add_ln616_fu_120_p2                              | -   |        | add_ln616       | add | fabric | 0       |
|    sub_ln616_fu_126_p2                              | -   |        | sub_ln616       | sub | fabric | 0       |
|  + runge_kutta_45_Pipeline_VITIS_LOOP_151_1         | 0   |        |                 |     |        |         |
|    add_ln151_fu_132_p2                              | -   |        | add_ln151       | add | fabric | 0       |
|   + ap_fixed_base (ref_tmp1_ap_fixed_base_fu_103)   | 0   |        |                 |     |        |         |
|     man_V_11_fu_88_p2                               | -   |        | man_V_11        | sub | fabric | 0       |
|     F2_fu_108_p2                                    | -   |        | F2              | sub | fabric | 0       |
|     add_ln616_fu_120_p2                             | -   |        | add_ln616       | add | fabric | 0       |
|     sub_ln616_fu_126_p2                             | -   |        | sub_ln616       | sub | fabric | 0       |
|  + runge_kutta_45_Pipeline_axi_write_yy             | 0   |        |                 |     |        |         |
|    add_ln169_fu_176_p2                              | -   |        | add_ln169       | add | fabric | 0       |
|    tmp_V_fu_215_p2                                  | -   |        | tmp_V           | sub | fabric | 0       |
|    NZeros_7_fu_281_p2                               | -   |        | NZeros_7        | add | fabric | 0       |
|    sub_ln1095_fu_295_p2                             | -   |        | sub_ln1095      | sub | fabric | 0       |
|    lsb_index_fu_301_p2                              | -   |        | lsb_index       | add | fabric | 0       |
|    sub_ln1098_fu_327_p2                             | -   |        | sub_ln1098      | sub | fabric | 0       |
|    add_ln1105_fu_409_p2                             | -   |        | add_ln1105      | add | fabric | 0       |
|    sub_ln1106_fu_425_p2                             | -   |        | sub_ln1106      | sub | fabric | 0       |
|    m_9_fu_461_p2                                    | -   |        | m_9             | add | fabric | 0       |
|  + runge_kutta_45_Pipeline_axi_write_tt             | 0   |        |                 |     |        |         |
|    add_ln172_fu_176_p2                              | -   |        | add_ln172       | add | fabric | 0       |
|    tmp_V_fu_215_p2                                  | -   |        | tmp_V           | sub | fabric | 0       |
|    NZeros_10_fu_281_p2                              | -   |        | NZeros_10       | add | fabric | 0       |
|    sub_ln1095_fu_295_p2                             | -   |        | sub_ln1095      | sub | fabric | 0       |
|    lsb_index_fu_301_p2                              | -   |        | lsb_index       | add | fabric | 0       |
|    sub_ln1098_fu_327_p2                             | -   |        | sub_ln1098      | sub | fabric | 0       |
|    add_ln1105_fu_409_p2                             | -   |        | add_ln1105      | add | fabric | 0       |
|    sub_ln1106_fu_425_p2                             | -   |        | sub_ln1106      | sub | fabric | 0       |
|    m_13_fu_461_p2                                   | -   |        | m_13            | add | fabric | 0       |
|  + ode_fpga                                         | 36  |        |                 |     |        |         |
|    empty_79_fu_287_p2                               | -   |        | empty_79        | sub | fabric | 0       |
|    empty_80_fu_311_p2                               | -   |        | empty_80        | add | fabric | 0       |
|    empty_81_fu_317_p2                               | -   |        | empty_81        | add | fabric | 0       |
|    empty_82_fu_364_p2                               | -   |        | empty_82        | add | fabric | 0       |
|    add_ptr_sum_fu_370_p2                            | -   |        | add_ptr_sum     | add | fabric | 0       |
|    empty_83_fu_380_p2                               | -   |        | empty_83        | add | fabric | 0       |
|    empty_84_fu_428_p2                               | -   |        | empty_84        | add | fabric | 0       |
|    empty_85_fu_471_p2                               | -   |        | empty_85        | add | fabric | 0       |
|    sum2_fu_477_p2                                   | -   |        | sum2            | add | fabric | 0       |
|    i_10_fu_526_p2                                   | -   |        | i_10            | add | fabric | 0       |
|    dr_dt_V_0_fu_637_p2                              | -   |        | dr_dt_V_0       | add | fabric | 0       |
|    empty_88_fu_590_p2                               | -   |        | empty_88        | sub | fabric | 0       |
|   + vel_der                                         | 36  |        |                 |     |        |         |
|     mul_140s_140s_140_1_1_U38                       | 21  |        | mul_ln1319      | mul | auto   | 0       |
|     r_V_fu_266_p2                                   | -   |        | r_V             | sub | fabric | 0       |
|    + vel_der_Pipeline_add_constant_loop             | 0   |        |                 |     |        |         |
|      add_ln61_fu_133_p2                             | -   |        | add_ln61        | add | fabric | 0       |
|      r_in_V_1_4_fu_171_p2                           | -   |        | r_in_V_1_4      | add | fabric | 0       |
|    + vel_der_Pipeline_sq_sum_loop                   | 15  |        |                 |     |        |         |
|      add_ln67_fu_90_p2                              | -   |        | add_ln67        | add | fabric | 0       |
|      mul_86s_86s_172_1_1_U24                        | 15  |        | r_V_1           | mul | auto   | 0       |
|      squared_sum_V_1_fu_122_p2                      | -   |        | squared_sum_V_1 | add | fabric | 0       |
|    + vel_der_Pipeline_sqrt_loop                     | 0   |        |                 |     |        |         |
|      i_2_fu_118_p2                                  | -   |        | i_2             | add | fabric | 0       |
|      T_V_fu_169_p2                                  | -   |        | T_V             | sub | fabric | 0       |
|   + ode_fpga_Pipeline_1                             | 0   |        |                 |     |        |         |
|     empty_76_fu_93_p2                               | -   |        | empty_76        | add | fabric | 0       |
|     empty_77_fu_116_p2                              | -   |        | empty_77        | add | fabric | 0       |
|   + ode_fpga_Pipeline_2                             | 0   |        |                 |     |        |         |
|     empty_74_fu_95_p2                               | -   |        | empty_74        | add | fabric | 0       |
|     add_ptr52_sum_fu_118_p2                         | -   |        | add_ptr52_sum   | add | fabric | 0       |
|     empty_75_fu_128_p2                              | -   |        | empty_75        | add | fabric | 0       |
|  + runge_kutta_45_Pipeline_k_inner                  | 0   |        |                 |     |        |         |
|    add_ln198_fu_147_p2                              | -   |        | add_ln198       | add | fabric | 0       |
|    add_ln883_1_fu_157_p2                            | -   |        | add_ln883_1     | add | fabric | 0       |
|   + macply (sum_V_1_macply_fu_121)                  | 46  |        |                 |     |        |         |
|     mul_177s_177s_280_1_1_U68                       | 46  |        | r_V             | mul | auto   | 0       |
|     ret_V_fu_62_p2                                  | -   |        | ret_V           | add | fabric | 0       |
|  + multiply                                         | 46  |        |                 |     |        |         |
|    mul_177s_177s_287_1_1_U79                        | 46  |        | r_V             | mul | auto   | 0       |
|  + macply (grp_macply_fu_993)                       | 46  |        |                 |     |        |         |
|    mul_177s_177s_280_1_1_U68                        | 46  |        | r_V             | mul | auto   | 0       |
|    ret_V_fu_62_p2                                   | -   |        | ret_V           | add | fabric | 0       |
|  + runge_kutta_45_Pipeline_sq_sum_loop              | 0   |        |                 |     |        |         |
|    add_ln240_fu_100_p2                              | -   |        | add_ln240       | add | fabric | 0       |
|   + macply (err_squared_sum_V_macply_fu_74)         | 46  |        |                 |     |        |         |
|     mul_177s_177s_280_1_1_U68                       | 46  |        | r_V             | mul | auto   | 0       |
|     ret_V_fu_62_p2                                  | -   |        | ret_V           | add | fabric | 0       |
|  + runge_kutta_45_Pipeline_sqrt_loop                | 0   |        |                 |     |        |         |
|    i_5_fu_122_p2                                    | -   |        | i_5             | add | fabric | 0       |
|    T_V_fu_177_p2                                    | -   |        | T_V             | sub | fabric | 0       |
|  + runge_kutta_45_Pipeline_update_1                 | 0   |        |                 |     |        |         |
|    add_ln250_fu_102_p2                              | -   |        | add_ln250       | add | fabric | 0       |
|    add_ln859_fu_117_p2                              | -   |        | add_ln859       | add | fabric | 0       |
|    add_ln252_fu_128_p2                              | -   |        | add_ln252       | add | fabric | 0       |
|    yy_loc_V_d0                                      | -   |        | add_ln859_1     | add | fabric | 0       |
|  + runge_kutta_45_Pipeline_update_2                 | 0   |        |                 |     |        |         |
|    add_ln261_fu_102_p2                              | -   |        | add_ln261       | add | fabric | 0       |
|    add_ln859_fu_117_p2                              | -   |        | add_ln859       | add | fabric | 0       |
|    add_ln263_fu_128_p2                              | -   |        | add_ln263       | add | fabric | 0       |
|    yy_loc_V_d0                                      | -   |        | add_ln859_1     | add | fabric | 0       |
|  + runge_kutta_45_Pipeline_last_axi_write_yy        | 0   |        |                 |     |        |         |
|    add_ln286_fu_176_p2                              | -   |        | add_ln286       | add | fabric | 0       |
|    tmp_V_fu_215_p2                                  | -   |        | tmp_V           | sub | fabric | 0       |
|    NZeros_1_fu_281_p2                               | -   |        | NZeros_1        | add | fabric | 0       |
|    sub_ln1095_fu_295_p2                             | -   |        | sub_ln1095      | sub | fabric | 0       |
|    lsb_index_fu_301_p2                              | -   |        | lsb_index       | add | fabric | 0       |
|    sub_ln1098_fu_327_p2                             | -   |        | sub_ln1098      | sub | fabric | 0       |
|    add_ln1105_fu_409_p2                             | -   |        | add_ln1105      | add | fabric | 0       |
|    sub_ln1106_fu_425_p2                             | -   |        | sub_ln1106      | sub | fabric | 0       |
|    m_1_fu_461_p2                                    | -   |        | m_1             | add | fabric | 0       |
|  + runge_kutta_45_Pipeline_last_axi_write_tt        | 0   |        |                 |     |        |         |
|    add_ln289_fu_208_p2                              | -   |        | add_ln289       | add | fabric | 0       |
|    tmp_V_fu_276_p2                                  | -   |        | tmp_V           | sub | fabric | 0       |
|    NZeros_4_fu_342_p2                               | -   |        | NZeros_4        | add | fabric | 0       |
|    sub_ln1095_fu_356_p2                             | -   |        | sub_ln1095      | sub | fabric | 0       |
|    lsb_index_fu_362_p2                              | -   |        | lsb_index       | add | fabric | 0       |
|    sub_ln1098_fu_388_p2                             | -   |        | sub_ln1098      | sub | fabric | 0       |
|    add_ln1105_fu_470_p2                             | -   |        | add_ln1105      | add | fabric | 0       |
|    sub_ln1106_fu_486_p2                             | -   |        | sub_ln1106      | sub | fabric | 0       |
|    m_5_fu_522_p2                                    | -   |        | m_5             | add | fabric | 0       |
|    add_ln290_1_fu_613_p2                            | -   |        | add_ln290_1     | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+-----------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------+------+------+--------+----------+---------+------+---------+
| Name                               | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------------------------------+------+------+--------+----------+---------+------+---------+
| + runge_kutta_45                   | 207  | 0    |        |          |         |      |         |
|   k_V_U                            | 5    | -    |        | k_V      | ram_s2p | auto | 1       |
|   yy_loc_V_U                       | 170  | -    |        | yy_loc_V | ram_s2p | auto | 1       |
|   tt_loc_V_U                       | 20   | -    |        | tt_loc_V | ram_1p  | auto | 1       |
|   c_V_U                            | -    | -    |        | c_V      | ram_t2p | auto | 1       |
|   e_V_U                            | 10   | -    |        | e_V      | ram_t2p | auto | 1       |
|  + runge_kutta_45_Pipeline_k_inner | 2    | 0    |        |          |         |      |         |
|    A_U                             | 2    | -    |        | A        | rom_1p  | auto | 1       |
+------------------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
| Type           | Options                                                                                                                                                              | Location                                             |
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+
| pipeline       | II=4                                                                                                                                                                 | src/headers/fxp_sqrt.h:86 in fxp_sqrt                |
| inline         | off                                                                                                                                                                  | src/runge_kutta_45.cpp:37 in macply                  |
| inline         | off                                                                                                                                                                  | src/runge_kutta_45.cpp:43 in multiply                |
| inline         | off                                                                                                                                                                  | src/runge_kutta_45.cpp:52 in division                |
| inline         | off                                                                                                                                                                  | src/runge_kutta_45.cpp:57 in vel_der                 |
| allocation     | function instances=division limit=1                                                                                                                                  | src/runge_kutta_45.cpp:58 in vel_der                 |
| pipeline       | II=1                                                                                                                                                                 | src/runge_kutta_45.cpp:62 in vel_der                 |
| pipeline       | II=1                                                                                                                                                                 | src/runge_kutta_45.cpp:68 in vel_der                 |
| inline         | off                                                                                                                                                                  | src/runge_kutta_45.cpp:83 in ode_fpga                |
| allocation     | function instances=vel_der limit=1                                                                                                                                   | src/runge_kutta_45.cpp:84 in ode_fpga                |
| allocation     | function instances=macply limit=1                                                                                                                                    | src/runge_kutta_45.cpp:107 in runge_kutta_45         |
| allocation     | function instances=multiply limit=1                                                                                                                                  | src/runge_kutta_45.cpp:108 in runge_kutta_45         |
| allocation     | function instances=ode_fpga limit=1                                                                                                                                  | src/runge_kutta_45.cpp:109 in runge_kutta_45         |
| interface      | mode=m_axi bundle=X_BUS depth=12288 max_read_burst_length=16 max_widen_bitwidth=128 max_write_burst_length=16 num_read_outstanding=1 num_write_outstanding=8 port=yy | src/runge_kutta_45.cpp:114 in runge_kutta_45, yy     |
| interface      | mode=m_axi bundle=T_BUS depth=2048 max_read_burst_length=16 max_widen_bitwidth=128 max_write_burst_length=16 num_read_outstanding=1 num_write_outstanding=8 port=tt  | src/runge_kutta_45.cpp:115 in runge_kutta_45, tt     |
| interface      | s_axilite port=yy                                                                                                                                                    | src/runge_kutta_45.cpp:117 in runge_kutta_45, yy     |
| interface      | s_axilite port=tt                                                                                                                                                    | src/runge_kutta_45.cpp:118 in runge_kutta_45, tt     |
| interface      | s_axilite port=tf                                                                                                                                                    | src/runge_kutta_45.cpp:119 in runge_kutta_45, tf     |
| interface      | s_axilite port=h0                                                                                                                                                    | src/runge_kutta_45.cpp:120 in runge_kutta_45, h0     |
| interface      | s_axilite port=atol                                                                                                                                                  | src/runge_kutta_45.cpp:121 in runge_kutta_45, atol   |
| interface      | s_axilite port=h_max                                                                                                                                                 | src/runge_kutta_45.cpp:122 in runge_kutta_45, h_max  |
| interface      | s_axilite port=h_min                                                                                                                                                 | src/runge_kutta_45.cpp:123 in runge_kutta_45, h_min  |
| interface      | s_axilite port=mu                                                                                                                                                    | src/runge_kutta_45.cpp:124 in runge_kutta_45, mu     |
| interface      | s_axilite port=size                                                                                                                                                  | src/runge_kutta_45.cpp:125 in runge_kutta_45, size   |
| interface      | s_axilite port=flag                                                                                                                                                  | src/runge_kutta_45.cpp:126 in runge_kutta_45, flag   |
| interface      | s_axilite port=return                                                                                                                                                | src/runge_kutta_45.cpp:127 in runge_kutta_45, return |
| loop_tripcount | max=50000 avg=25000                                                                                                                                                  | src/runge_kutta_45.cpp:162 in runge_kutta_45         |
| pipeline       | rewind                                                                                                                                                               | src/runge_kutta_45.cpp:195 in runge_kutta_45         |
| loop_tripcount | max=5                                                                                                                                                                | src/runge_kutta_45.cpp:199 in runge_kutta_45         |
| pipeline       | II=3                                                                                                                                                                 | src/runge_kutta_45.cpp:200 in runge_kutta_45         |
| pipeline       | rewind                                                                                                                                                               | src/runge_kutta_45.cpp:213 in runge_kutta_45         |
| pipeline       | II=1                                                                                                                                                                 | src/runge_kutta_45.cpp:217 in runge_kutta_45         |
| pipeline       | rewind                                                                                                                                                               | src/runge_kutta_45.cpp:228 in runge_kutta_45         |
| pipeline       | II=2                                                                                                                                                                 | src/runge_kutta_45.cpp:231 in runge_kutta_45         |
| pipeline       | II=3                                                                                                                                                                 | src/runge_kutta_45.cpp:241 in runge_kutta_45         |
| pipeline       | II=1                                                                                                                                                                 | src/runge_kutta_45.cpp:251 in runge_kutta_45         |
| pipeline       | II=1                                                                                                                                                                 | src/runge_kutta_45.cpp:262 in runge_kutta_45         |
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+


