O: [SDAccel 60-244] Generating system estimate report...
INFO: [SDAccel 60-245] Generating system estimate report...COMPLETE
===============================================================================
Version:    sdaccel v2014.3.5 (64-bit)
Build:      SW Build 1173553 on Wed Mar 11 19:48:24 MDT 2015
Copyright:  Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
===============================================================================

-------------------------------------------------------------------------------
Design Name:      example_alpha
Target Platform:  vc690-admpcie7v3-1ddr-gen2
Target Board:
Target Clock:     167MHz
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Kernel Summary

Total number of kernels: 1

+-----------------------+------------+----------------------+-----------------+---------------+
| Kernel Name           | Type       | Target               | OpenCL Library  | Compute Units |
+-----------------------+------------+----------------------+-----------------+---------------+
| Conv3                 | c          | fpga0:OCL_REGION_0   | Conv3           | 1             |
+-----------------------+------------+----------------------+-----------------+---------------+
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
OpenCL Binary = Conv3

Kernels mapped to = clc_region

Timing Information (MHz)
+----------------------+-------------------------+-------------------------+-------------------------+
| Compute Unit         | Kernel Name             | Target Frequency        | Estimated Frequency     |
+----------------------+-------------------------+-------------------------+-------------------------+
| k1                   | Conv3                   | 166.945                 | 178.253                 |
+----------------------+-------------------------+-------------------------+-------------------------+

Latency Information (clock cycles)
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
| Compute Unit         | Kernel Name          | Start Interval       | Best Case            | Avg Case             | Worst Case           |
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
| k1                   | Conv3                | 1329                 | 1328                 | 1328                 | 1328                 |
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+

Area Information
+----------------------+----------------------+------------+------------+------------+------------+
| Compute Unit         | Kernel Name          | FF         | LUT        | DSP        | BRAM       |
+----------------------+----------------------+------------+------------+------------+------------+
| k1                   | Conv3                | 2978       | 2480       | 11         | 3          |
+----------------------+----------------------+------------+------------+------------+------------+
-------------------------------------------------------------------------------
