<stg><name>generateMsgSchedule</name>


<trans_list>

<trans id="92" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="e_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="8" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %W_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %W_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_1_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %W_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_2_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %W_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_3_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %W_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_4_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %W_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_5_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %W_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_6_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %W_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_7_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %W_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_8_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %W_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_9_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %W_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_10_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %W_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_11_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %W_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_12_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %W_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_13_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %W_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_14_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %W_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="W_15_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %w_strm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm1, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm1, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %blk_strm, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm1, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm1, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %blk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:24 %e = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm1

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
entry:25 %br_ln528 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln528"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:0 %e_4 = phi i1 %e, void %entry, i1 %e_5, void %for.end64.loopexit

]]></Node>
<StgValue><ssdm name="e_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:1 %br_ln528 = br i1 %e_4, void %VITIS_LOOP_530_2, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln528"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_530_2:0 %specloopname_ln528 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln528"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_530_2:1 %n = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %nblk_strm1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_530_2:2 %br_ln530 = br void %LOOP_SHA256_PREPARE_WT16

]]></Node>
<StgValue><ssdm name="br_ln530"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
while.end:0 %ret_ln563 = ret

]]></Node>
<StgValue><ssdm name="ret_ln563"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
LOOP_SHA256_PREPARE_WT16:0 %i = phi i64 0, void %VITIS_LOOP_530_2, i64 %i_11, void %xcl_latency.LOOP_SHA256_PREPARE_WT16.0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
LOOP_SHA256_PREPARE_WT16:1 %icmp_ln530 = icmp_eq  i64 %i, i64 %n

]]></Node>
<StgValue><ssdm name="icmp_ln530"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
LOOP_SHA256_PREPARE_WT16:2 %i_11 = add i64 %i, i64 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP_SHA256_PREPARE_WT16:3 %br_ln530 = br i1 %icmp_ln530, void %xcl_latency.LOOP_SHA256_PREPARE_WT16.0, void %for.end64.loopexit

]]></Node>
<StgValue><ssdm name="br_ln530"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:2 %blk_strm_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %blk_strm

]]></Node>
<StgValue><ssdm name="blk_strm_read"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="512">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:3 %blk = trunc i512 %blk_strm_read

]]></Node>
<StgValue><ssdm name="blk"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:4 %blk_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="blk_15"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:5 %blk_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="blk_14"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:6 %blk_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="blk_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:7 %blk_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="blk_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:8 %blk_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="blk_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:9 %blk_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="blk_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:10 %blk_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="blk_5"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:11 %blk_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="blk_6"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:12 %blk_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="blk_7"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:13 %blk_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="blk_8"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:14 %blk_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="blk_9"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:15 %blk_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="blk_13"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:16 %blk_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="blk_10"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:17 %blk_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="blk_11"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:18 %blk_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="blk_12"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end64.loopexit:0 %e_5 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm1

]]></Node>
<StgValue><ssdm name="e_5"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
for.end64.loopexit:1 %br_ln528 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln528"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:19 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:20 %call_ln533 = call void @generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16, i32 %w_strm, i32 %blk, i32 %blk_1, i32 %blk_2, i32 %blk_3, i32 %blk_4, i32 %blk_5, i32 %blk_6, i32 %blk_7, i32 %blk_8, i32 %blk_9, i32 %blk_13, i32 %blk_10, i32 %blk_11, i32 %blk_12, i32 %blk_15, i32 %blk_14, i32 %W_15_loc, i32 %W_14_loc, i32 %W_13_loc, i32 %W_12_loc, i32 %W_11_loc, i32 %W_10_loc, i32 %W_9_loc, i32 %W_8_loc, i32 %W_7_loc, i32 %W_6_loc, i32 %W_5_loc, i32 %W_4_loc, i32 %W_3_loc, i32 %W_2_loc, i32 %W_1_loc, i32 %W_loc

]]></Node>
<StgValue><ssdm name="call_ln533"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:20 %call_ln533 = call void @generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16, i32 %w_strm, i32 %blk, i32 %blk_1, i32 %blk_2, i32 %blk_3, i32 %blk_4, i32 %blk_5, i32 %blk_6, i32 %blk_7, i32 %blk_8, i32 %blk_9, i32 %blk_13, i32 %blk_10, i32 %blk_11, i32 %blk_12, i32 %blk_15, i32 %blk_14, i32 %W_15_loc, i32 %W_14_loc, i32 %W_13_loc, i32 %W_12_loc, i32 %W_11_loc, i32 %W_10_loc, i32 %W_9_loc, i32 %W_8_loc, i32 %W_7_loc, i32 %W_6_loc, i32 %W_5_loc, i32 %W_4_loc, i32 %W_3_loc, i32 %W_2_loc, i32 %W_1_loc, i32 %W_loc

]]></Node>
<StgValue><ssdm name="call_ln533"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:37 %empty_110 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:21 %W_15_loc_load = load i32 %W_15_loc

]]></Node>
<StgValue><ssdm name="W_15_loc_load"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:22 %W_14_loc_load = load i32 %W_14_loc

]]></Node>
<StgValue><ssdm name="W_14_loc_load"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:23 %W_13_loc_load = load i32 %W_13_loc

]]></Node>
<StgValue><ssdm name="W_13_loc_load"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:24 %W_12_loc_load = load i32 %W_12_loc

]]></Node>
<StgValue><ssdm name="W_12_loc_load"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:25 %W_11_loc_load = load i32 %W_11_loc

]]></Node>
<StgValue><ssdm name="W_11_loc_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:26 %W_10_loc_load = load i32 %W_10_loc

]]></Node>
<StgValue><ssdm name="W_10_loc_load"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:27 %W_9_loc_load = load i32 %W_9_loc

]]></Node>
<StgValue><ssdm name="W_9_loc_load"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:28 %W_8_loc_load = load i32 %W_8_loc

]]></Node>
<StgValue><ssdm name="W_8_loc_load"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:29 %W_7_loc_load = load i32 %W_7_loc

]]></Node>
<StgValue><ssdm name="W_7_loc_load"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:30 %W_6_loc_load = load i32 %W_6_loc

]]></Node>
<StgValue><ssdm name="W_6_loc_load"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:31 %W_5_loc_load = load i32 %W_5_loc

]]></Node>
<StgValue><ssdm name="W_5_loc_load"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:32 %W_4_loc_load = load i32 %W_4_loc

]]></Node>
<StgValue><ssdm name="W_4_loc_load"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:33 %W_3_loc_load = load i32 %W_3_loc

]]></Node>
<StgValue><ssdm name="W_3_loc_load"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:34 %W_2_loc_load = load i32 %W_2_loc

]]></Node>
<StgValue><ssdm name="W_2_loc_load"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:35 %W_1_loc_load = load i32 %W_1_loc

]]></Node>
<StgValue><ssdm name="W_1_loc_load"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:36 %W_loc_load = load i32 %W_loc

]]></Node>
<StgValue><ssdm name="W_loc_load"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:38 %empty_111 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:39 %call_ln0 = call void @generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64, i32 %W_loc_load, i32 %W_2_loc_load, i32 %W_3_loc_load, i32 %W_4_loc_load, i32 %W_5_loc_load, i32 %W_7_loc_load, i32 %W_8_loc_load, i32 %W_9_loc_load, i32 %W_10_loc_load, i32 %W_11_loc_load, i32 %W_12_loc_load, i32 %W_13_loc_load, i32 %W_15_loc_load, i32 %W_14_loc_load, i32 %W_6_loc_load, i32 %W_1_loc_load, i32 %w_strm

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:0 %specloopname_ln530 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln530"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:1 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:39 %call_ln0 = call void @generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64, i32 %W_loc_load, i32 %W_2_loc_load, i32 %W_3_loc_load, i32 %W_4_loc_load, i32 %W_5_loc_load, i32 %W_7_loc_load, i32 %W_8_loc_load, i32 %W_9_loc_load, i32 %W_10_loc_load, i32 %W_11_loc_load, i32 %W_12_loc_load, i32 %W_13_loc_load, i32 %W_15_loc_load, i32 %W_14_loc_load, i32 %W_6_loc_load, i32 %W_1_loc_load, i32 %w_strm

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:40 %speclatency_ln531 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 65, void @empty_25

]]></Node>
<StgValue><ssdm name="speclatency_ln531"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:41 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
xcl_latency.LOOP_SHA256_PREPARE_WT16.0:42 %br_ln530 = br void %LOOP_SHA256_PREPARE_WT16

]]></Node>
<StgValue><ssdm name="br_ln530"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
