Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jan  7 20:55:46 2020
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   434 |
|    Minimum number of control sets                        |   434 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1346 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   434 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |   108 |
| >= 6 to < 8        |    27 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |    18 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |    23 |
| >= 16              |   169 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             657 |          282 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             891 |          400 |
| Yes          | No                    | No                     |            3347 |         1025 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3607 |         1126 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                                Enable Signal                                                                                                               |                                                                                                                        Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                        |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                 |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                 |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/i_2_reg_420_reg[8]                                                                                                                                           |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/sig_buffer_dest_V_ce0                                                                                                                                        |                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_CS_fsm_state2                                                                                                                                                               | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/SeparableConv2D_1_b_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom_U/q0[13]_i_1_n_5                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                            |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/output_data_keep_V_1_load_A                                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/output_data_keep_V_1_load_B                                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                           |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                       |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/i_0_reg_398_reg[8]                                                                                                                                           |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/i_0_reg_398_reg[9]                                                                                                                                           |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/i_2_reg_420_reg[8]                                                                                                                                           |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/i_0_reg_930                                                                                                                                                                      | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/i_0_reg_93                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/E[0]                                                                                                                                                                              | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/out_w_0_reg_1660                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/in_h_0_reg_1770                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/out_w_0_reg_1660                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/ap_CS_fsm_state3                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/ap_CS_fsm_state4                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/ap_NS_fsm10_out                                                                                                                                                                   | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/out_h_0_reg_1550                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/grp_depthwise_conv2d_fix_1_fu_473_bias_ce0                                                                                                                                     |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_CS_fsm_state7                                                                                                                                                               |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_CS_fsm_state6                                                                                                                                                               |                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_NS_fsm[2]                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0                                                                                                                                 |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/out_h_0_reg_178[3]_i_2_n_5                                                                                                                                                     | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_NS_fsm11_out                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/out_h_0_reg_176[3]_i_2_n_5                                                                                                                                                     | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_NS_fsm11_out                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_CS_fsm_state6                                                                                                                                                               |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_CS_fsm_state4                                                                                                                                                               |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_CS_fsm_state5                                                                                                                                                               | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/i_0_reg_166                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_CS_fsm_state7                                                                                                                                                               |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/E[0]                                                                                                                                                                           | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/out_w_0_reg_1890                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0                                                                                                                                 |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/grp_pointwise_conv2d_fix_1_fu_497_output_r_we0                                                                                                                                 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/out_w_0_reg_1870                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/ap_CS_fsm_state5                                                                                                                                                               | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/i_0_reg_150                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/grp_depthwise_conv2d_fix_1_fu_473_output_r_we0                                                                                                                                 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/out_w_0_reg_2240                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_CS_fsm_state4                                                                                                                                                               | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/i_0_reg_2040                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/ap_CS_fsm_state6                                                                                                                                                               |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/add_ln37_5_reg_7280                                                                                                                                                            |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/buffer_0_reg_2360                                                                                                                                                              |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/i_0_reg_2040                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/grp_depthwise_conv2d_fix_2_fu_449_bias_ce0                                                                                                                                     |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/buffer_1_reg_2611                                                                                                                                                              |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                           |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                               |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/ap_CS_fsm_state7                                                                                                                                                               |                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/add_ln37_5_reg_7320                                                                                                                                                            |                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/ap_CS_fsm_state4                                                                                                                                                               | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/i_0_reg_2000                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/ap_NS_fsm10_out                                                                                                                                                                | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/out_h_0_reg_212                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_CS_fsm_state6                                                                                                                                                               |                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                        | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/ap_CS_fsm_state4                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/ap_NS_fsm10_out                                                                                                                                                                  | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/ap_NS_fsm11_out                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_CS_fsm_state7                                                                                                                                                               |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_CS_fsm_state4                                                                                                                                                               |                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/E[0]                                                                                                                                                                           | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/out_w_0_reg_2280                                                                                                                                                                                  |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/output_r_ce0                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/ap_CS_fsm_state3                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_CS_fsm_state5                                                                                                                                                               | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/i_0_reg_164                                                                                                                                                                                       |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/grp_pointwise_conv2d_fix_fu_585_input_r_ce0                                                                                                                                      |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_NS_fsm10_out                                                                                                                                                                       | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_NS_fsm13_out                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_CS_fsm_state5                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_CS_fsm_state3                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_NS_fsm10_out                                                                                                                                                                | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/out_h_0_reg_216                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                        |                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/grp_depthwise_conv2d_fix_fu_548_output_r_we0                                                                                                                                     | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/out_w_0_reg_1160                                                                                                                                                                                    |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/buffer_0_reg_1280                                                                                                                                                                |                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_564/ap_CS_fsm_state3                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                                              |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/output_r_ce0                                                                                                                                                                     | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/out_w_0_reg_1350                                                                                                                                                                                    |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                           |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/network_AXILiteS_s_axi_U/waddr                                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/network_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_564/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_564/ap_CS_fsm_reg[4]_0[1]                                                                                                                                                             | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_564/out_w_0_reg_1470                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_564/ap_NS_fsm1                                                                                                                                                                        | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_564/out_h_0_reg_1360                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                     |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                              |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                         |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/ap_CS_fsm_state4                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/ap_NS_fsm1                                                                                                                                                                       | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/out_h_0_reg_124                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/grp_pointwise_conv2d_fix_4_fu_556_output_r_we0                                                                                                                                 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/out_w_0_reg_1150                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/i_0_reg_930                                                                                                                                                                    | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/i_0_reg_93                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/output_r_ce0                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/ap_CS_fsm_state3                                                                                                                                                               |                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/ap_CS_fsm_state4                                                                                                                                                               |                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/ap_NS_fsm1                                                                                                                                                                     | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/ap_NS_fsm10_out                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/out_w_0_reg_1730                                                                                                                                                               |                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo      |                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                              |                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                         |                                                                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/in_d_0_reg_194[3]_i_1_n_5                                                                                                                                                      |                                                                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/out_w_0_reg_1890                                                                                                                                                               |                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/out_w_0_reg_1870                                                                                                                                                               |                                                                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                5 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                |                                                                                                                                                                                                                                                               |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                               | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/out_w_0_reg_1350                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/out_w_0_reg_1150                                                                                                                                                               |                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/out_w_0_reg_1160                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                6 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/in_d_0_reg_208[4]_i_1_n_5                                                                                                                                                      |                                                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/add_ln37_6_reg_5540                                                                                                                                                            |                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]            |                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/add_ln37_4_reg_5860                                                                                                                                                            |                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/in_d_0_reg_210[3]_i_1_n_5                                                                                                                                                      |                                                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/zext_ln162_reg_703_reg0                                                                                                                                                                                          |                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/ap_CS_fsm_state43                                                                                                                                                                                                |                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/ap_CS_fsm_state42                                                                                                                                                                                                | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/SR[0]                                                                                                                                                                                             |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/ap_NS_fsm1                                                                                                                                                                                                       | design_1_i/network_0/inst/ap_NS_fsm186_out                                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/ap_CS_fsm_reg_n_5_[40]                                                                                                                                                                                           |                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/in_d_0_reg_138[4]_i_1_n_5                                                                                                                                                      |                                                                                                                                                                                                                                                               |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/out_w_0_reg_2240                                                                                                                                                               |                                                                                                                                                                                                                                                               |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                        |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/add_ln37_2_reg_3990                                                                                                                                                            |                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/add_ln37_8_reg_5840                                                                                                                                                            |                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                   |                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[1]                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                               |                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                               |                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                8 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_NS_fsm10_out                                                                                                                                                                | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/out_d_0_reg_142                                                                                                                                                                                   |                6 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                         |                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_CS_fsm_state11                                                                                                                                                              | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/in_d_0_reg_210[3]_i_1_n_5                                                                                                                                                                         |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                8 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/ap_CS_fsm_state11                                                                                                                                                              | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/in_d_0_reg_194[3]_i_1_n_5                                                                                                                                                                         |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/ap_NS_fsm10_out                                                                                                                                                                | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/out_d_0_reg_128                                                                                                                                                                                   |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                        |                7 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                        |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/buffer_1_reg_1511                                                                                                                                                                |                                                                                                                                                                                                                                                               |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                8 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/add_ln43_reg_4020                                                                                                                                                                |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_NS_fsm[6]                                                                                                                                                                          |                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_NS_fsm[8]                                                                                                                                                                          |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                          |                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/ap_CS_fsm_state3                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/o_count_1_reg_213[0]_i_1_n_5                                                                                                                                                          |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                 |                                                                                                                                                                                                                                                               |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/o_count_4_reg_299[0]_i_1_n_5                                                                                                                                                          |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_NS_fsm12_out                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/sel                                                                                                                                                                                                              | design_1_i/network_0/inst/network_AXILiteS_s_axi_U/clear                                                                                                                                                                                                      |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_NS_fsm11_out                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/i_count_2_reg_2890                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_CS_fsm_state5                                                                                                                                                               |                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/ap_CS_fsm_state5                                                                                                                                                               |                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/ap_CS_fsm_state4                                                                                                                                                               |                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_CS_fsm_state4                                                                                                                                                               |                                                                                                                                                                                                                                                               |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                8 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/buffer_1_reg_2571                                                                                                                                                              |                                                                                                                                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/sel                                                                                                                                                                            |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_NS_fsm10_out                                                                                                                                                                | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/out_d_0_reg_144                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/ap_NS_fsm10_out                                                                                                                                                                  | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/out_d_0_reg_102                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/sel                                                                                                                                                                            |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf |                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/input_data_data_V_0_load_B                                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/output_data_data_V_1_load_A                                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                             |                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_CS_fsm_state5                                                                                                                                                               |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/input_data_data_V_0_load_A                                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/buffer_fu_60                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/buffer_0_reg_236[15]_i_2_n_5                                                                                                                                                   | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/buffer_0_reg_236[15]_i_1_n_5                                                                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/ap_NS_fsm[5]                                                                                                                                                                     |                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/buffer_0_reg_240[15]_i_1_n_5                                                                                                                                                   |                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_CS_fsm_state11                                                                                                                                                              | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/in_d_0_reg_208[4]_i_1_n_5                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_CS_fsm_state3                                                                                                                                                               |                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                                 |                                                                                                                                                                                                                                                               |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                 |                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                     |                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/output_data_data_V_1_load_B                                                                                                                                                                                      |                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                9 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/ap_CS_fsm_state3                                                                                                                                                               |                                                                                                                                                                                                                                                               |                9 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/ap_NS_fsm1                                                                                                                                                                       | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_548/buffer_0_reg_128                                                                                                                                                                                    |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_CS_fsm_state3                                                                                                                                                               |                                                                                                                                                                                                                                                               |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/ap_CS_fsm_state2                                                                                                                                                               |                                                                                                                                                                                                                                                               |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_NS_fsm14_out                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                8 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/ap_NS_fsm11_out                                                                                                                                                                | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_473/out_d_0_reg_164                                                                                                                                                                                   |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                           |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/ap_CS_fsm_state4                                                                                                                                                               |                                                                                                                                                                                                                                                               |                6 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                |                9 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               10 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                           |                7 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                7 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                8 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               10 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               10 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                9 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_564/ap_NS_fsm10_out                                                                                                                                                                   | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_564/out_d_0_reg_101                                                                                                                                                                                      |                5 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                                 |                                                                                                                                                                                                                                                               |               10 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_564/ap_CS_fsm_state2                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_NS_fsm11_out                                                                                                                                                                | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/out_d_0_reg_168                                                                                                                                                                                   |                5 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_CS_fsm_state2                                                                                                                                                               |                                                                                                                                                                                                                                                               |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                    |                                                                                                                                                                                                                                                               |               10 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                    |                                                                                                                                                                                                                                                               |                9 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/ap_NS_fsm11_out                                                                                                                                                                   | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/out_d_0_reg_120                                                                                                                                                                                      |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_517/ap_CS_fsm_state2                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                        |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/ap_NS_fsm[7]                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                        |                                                                                                                                                                                                                                                               |                4 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_NS_fsm[7]                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                6 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                          | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |               10 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |               10 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_NS_fsm[7]                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                9 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |               11 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               11 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                7 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |               10 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               10 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                        |               10 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_NS_fsm[2]                                                                                                                                                                          |                                                                                                                                                                                                                                                               |               11 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_NS_fsm13_out                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_NS_fsm[5]                                                                                                                                                                          |                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                         |                                                                                                                                                                                                                                                               |                4 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                      |                                                                                                                                                                                                                                                               |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                9 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                         |                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                         |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               19 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_0[0]                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                         |                                                                                                                                                                                                                                                               |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                        |               15 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                         |                5 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                            |                                                                                                                                                                                                                                                               |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_497/ap_CS_fsm_state2                                                                                                                                                               |                                                                                                                                                                                                                                                               |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                               |               18 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_538/ap_CS_fsm_state2                                                                                                                                                               |                                                                                                                                                                                                                                                               |                8 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               11 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |               16 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/sel                                                                                                                                                                            | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_556/in_d_0_reg_138[4]_i_1_n_5                                                                                                                                                                         |               11 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_585/ap_CS_fsm_state2                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                9 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_507/ap_CS_fsm_state2                                                                                                                                                               |                                                                                                                                                                                                                                                               |               13 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                            |               12 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                               |               13 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                               |               12 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |               11 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                            |                                                                                                                                                                                                                                                               |               12 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                               |               11 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                 |                                                                                                                                                                                                                                                               |               13 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                          |                                                                                                                                                                                                                                                               |               11 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                 |                                                                                                                                                                                                                                                               |               12 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                               |                                                                                                                                                                                                                                                               |               12 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                               |                                                                                                                                                                                                                                                               |               16 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                   |                                                                                                                                                                                                                                                               |               18 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                               |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                               |               13 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                |                                                                                                                                                                                                                                                               |               12 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                               |               11 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg |               20 |             52 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                               |               15 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                       |                                                                                                                                                                                                                                                               |               15 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |               26 |             55 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/phi_ln11_1_reg_223                                                                                                                                                                    |                                                                                                                                                                                                                                                               |               13 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_NS_fsm1                                                                                                                                                                            | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_CS_fsm_state2                                                                                                                                                                                         |               16 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                                                                                               |               22 |             59 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       |                                                                                                                                                                                                                                                               |               28 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                                                                                               |               25 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           |                                                                                                                                                                                                                                                               |               24 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg16_out                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                          |               19 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                      |               15 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                               |               17 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                   |               26 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                               |               22 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                                               |               14 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                       |               23 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               17 |             69 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/network_0/inst/grp_padding2d_fix16_fu_431/ap_CS_fsm_state2                                                                                                                                                                      |                                                                                                                                                                                                                                                               |               19 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                |                                                                                                                                                                                                                                                               |                9 |             71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               36 |             71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                               |                9 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                               |               19 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                                               |               20 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                         |               22 |             72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               15 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                               |               20 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                                               |               14 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                                               |               20 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                               |               19 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                               |               16 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                               |               19 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][169]_i_1_n_0                                                                                                                                          |               18 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |               12 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               17 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |               11 |             75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                   |               19 |             76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               15 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               15 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               26 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               30 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               16 |             79 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               17 |             82 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               18 |             85 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[98]_i_1_n_0                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                        |               23 |             91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[98]_i_1__0_n_0                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                            |               31 |             91 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               25 |             92 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               37 |             92 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |               12 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |               12 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                               |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                                               |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                               |               13 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                               |               14 |            112 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                               |               14 |            112 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            | design_1_i/network_0/inst/network_AXILiteS_s_axi_U/ap_rst_n_0[0]                                                                                                                                                                                              |               96 |            198 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                               |              284 |            659 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


