// Seed: 3085880536
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output supply1 id_2,
    input supply1 id_3,
    output wire id_4,
    input supply0 id_5,
    input uwire id_6,
    output wire id_7,
    output logic id_8,
    input supply1 id_9,
    input wor id_10,
    input tri0 id_11,
    id_22,
    output uwire id_12,
    input wand id_13,
    input tri1 id_14,
    input supply0 id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri id_18,
    input tri id_19,
    input tri0 id_20
);
  id_23 :
  assert property (@(posedge id_14) -1) begin : LABEL_0
    id_8 <= 1;
  end
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22
  );
  wire id_24;
  always #1;
  assign id_12 = id_0;
endmodule
