// Seed: 856699877
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    input wor id_3,
    input supply1 id_4,
    output wor id_5,
    output tri0 id_6,
    input uwire id_7
);
  wire id_9;
  assign id_2 = 1'b0;
  wire id_10;
  wire id_11;
  assign id_5 = id_0 + id_1;
  wire id_12;
  wire id_13;
endmodule
macromodule module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    inout supply1 id_3,
    output tri0 id_4,
    inout wire id_5,
    output wire id_6
);
  wor id_8 = 1;
  module_0(
      id_2, id_5, id_5, id_5, id_3, id_4, id_5, id_5
  );
endmodule
