Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 17 17:38:46 2024
| Host         : C27-5CG31328K0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_basys3_control_sets_placed.rpt
| Design       : top_basys3
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            3 |
| No           | No                    | Yes                    |             132 |           16 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+----------------------------------+------------------+----------------+
|            Clock Signal           | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+----------------------------------+------------------+----------------+
|  plexer_inst/o_sel_reg[3]_i_1_n_0 |               | plexer_inst/o_sel_reg[3]_i_2_n_0 |                1 |              4 |
|  clkdiv_inst2/CLK                 |               | btnR_IBUF                        |                2 |              4 |
| ~plexer_inst/Q[1]                 |               |                                  |                1 |              8 |
|  clkdiv_inst/led_OBUF[0]          |               |                                  |                2 |              8 |
|  clk_IBUF_BUFG                    |               | clkdiv_inst2/AR[0]               |               14 |            128 |
+-----------------------------------+---------------+----------------------------------+------------------+----------------+


