

================================================================
== Synthesis Summary Report of 'example'
================================================================
+ General Information: 
    * Date:           Wed Mar  8 23:01:35 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        dynamatic_example
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |  Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |           |           |     |
    |  & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ example  |     -|  0.41|        -|       -|         -|        -|     -|        no|     -|  2 (~0%)|  514 (~0%)|  543 (~0%)|    -|
    | o LOOP_I  |    II|  4.50|        -|       -|        17|        8|     -|       yes|     -|        -|          -|          -|    -|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 7        |
| A_q0       | 32       |
| B_address0 | 7        |
| B_q0       | 32       |
+------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| n         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| B        | in        | float*   |
| n        | in        | int      |
| return   | out       | float    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| n        | n            | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                    | DSP | Pragma | Variable | Op   | Impl    | Latency |
+-----------------------------------------+-----+--------+----------+------+---------+---------+
| + example                               | 2   |        |          |      |         |         |
|   add_ln8_fu_132_p2                     | -   |        | add_ln8  | add  | fabric  | 0       |
|   faddfsub_32ns_32ns_32_7_full_dsp_1_U1 | 2   |        | d        | fsub | fulldsp | 6       |
|   faddfsub_32ns_32ns_32_7_full_dsp_1_U1 | 2   |        | acc_1    | fsub | fulldsp | 6       |
+-----------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

