Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <MUX_2_1>.  Please compare the definition of block <MUX_2_1> to its component declaration and its instantion to detect the mismatch. [D:/Rifai_es/tesina/MUX16_1/MUX16_1.srcs/sources_1/new/MUX4_1.vhd:48]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <MUX_2_1>.  Please compare the definition of block <MUX_2_1> to its component declaration and its instantion to detect the mismatch. [D:/Rifai_es/tesina/MUX16_1/MUX16_1.srcs/sources_1/new/MUX4_1.vhd:49]
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <MUX_2_1>.  Please compare the definition of block <MUX_2_1> to its component declaration and its instantion to detect the mismatch. [D:/Rifai_es/tesina/MUX16_1/MUX16_1.srcs/sources_1/new/MUX4_1.vhd:50]
ERROR: [VRFC 10-718] formal port <Y> does not exist in entity <MUX_2_1>.  Please compare the definition of block <MUX_2_1> to its component declaration and its instantion to detect the mismatch. [D:/Rifai_es/tesina/MUX16_1/MUX16_1.srcs/sources_1/new/MUX4_1.vhd:51]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mux16_1_tb in library work failed.
