 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : crs_decoder_80_64
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:59:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: rs80_error_position_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs80_error_position_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crs_decoder_80_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs80_error_position_reg[6]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  rs80_error_position_reg[6]/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.07       0.07 f
  rs80_error_position_reg[6]/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs80_error_position_reg[6]/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: error_position_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crs_decoder_80_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[0]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00 #     0.00 r
  error_position_reg[0]/Q (SAEDRVT14_FDPRBQ_V2_1)         0.07       0.07 f
  error_position_reg[0]/D (SAEDRVT14_FDPRBQ_V2_1)         0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[0]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: error_position_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crs_decoder_80_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00 #     0.00 r
  error_position_reg[1]/Q (SAEDRVT14_FDPRBQ_V2_1)         0.07       0.07 f
  error_position_reg[1]/D (SAEDRVT14_FDPRBQ_V2_1)         0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[1]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: error_position_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crs_decoder_80_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[2]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00 #     0.00 r
  error_position_reg[2]/Q (SAEDRVT14_FDPRBQ_V2_1)         0.07       0.07 f
  error_position_reg[2]/D (SAEDRVT14_FDPRBQ_V2_1)         0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[2]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: error_position_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crs_decoder_80_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[3]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00 #     0.00 r
  error_position_reg[3]/Q (SAEDRVT14_FDPRBQ_V2_1)         0.07       0.07 f
  error_position_reg[3]/D (SAEDRVT14_FDPRBQ_V2_1)         0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[3]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: error_position_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crs_decoder_80_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[4]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00 #     0.00 r
  error_position_reg[4]/Q (SAEDRVT14_FDPRBQ_V2_1)         0.07       0.07 f
  error_position_reg[4]/D (SAEDRVT14_FDPRBQ_V2_1)         0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[4]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: error_position_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crs_decoder_80_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[5]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00 #     0.00 r
  error_position_reg[5]/Q (SAEDRVT14_FDPRBQ_V2_1)         0.07       0.07 f
  error_position_reg[5]/D (SAEDRVT14_FDPRBQ_V2_1)         0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[5]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: error_position_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crs_decoder_80_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[6]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00 #     0.00 r
  error_position_reg[6]/Q (SAEDRVT14_FDPRBQ_V2_1)         0.07       0.07 f
  error_position_reg[6]/D (SAEDRVT14_FDPRBQ_V2_1)         0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[6]/CK (SAEDRVT14_FDPRBQ_V2_1)        0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: rs80_error_position_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs80_error_position_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crs_decoder_80_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs80_error_position_reg[2]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  rs80_error_position_reg[2]/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.07       0.07 f
  rs80_error_position_reg[2]/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs80_error_position_reg[2]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: rs80_error_position_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rs80_error_position_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crs_decoder_80_64  8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs80_error_position_reg[4]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  rs80_error_position_reg[4]/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.07       0.07 f
  rs80_error_position_reg[4]/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rs80_error_position_reg[4]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


1
