

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Apr 14 21:10:20 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fir
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.241 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26| 0.260 us | 0.260 us |   26|   26|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |       10|       10|         2|          1|          1|    10|    yes   |
        |- MAC     |       12|       12|         3|          1|          1|    11|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      2|       0|     104|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|      10|       2|    0|
|Multiplexer      |        -|      -|       -|     132|    -|
|Register         |        -|      -|     100|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      2|     110|     238|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |c1_U         |fir_c1         |        0|  10|   2|    0|    11|   10|     1|          110|
    |shift_reg_U  |fir_shift_reg  |        2|   0|   0|    0|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |               |        2|  10|   2|    0|    22|   42|     2|          462|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln25_fu_202_p2       |     *    |      2|  0|  20|          32|          10|
    |acc_fu_207_p2            |     +    |      0|  0|  39|          32|          32|
    |i_2_fu_193_p2            |     +    |      0|  0|  15|           5|           2|
    |i_fu_163_p2              |     +    |      0|  0|  13|           4|           2|
    |icmp_ln14_fu_157_p2      |   icmp   |      0|  0|   9|           4|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      2|  0| 104|          83|          53|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |acc_0_reg_133                 |   9|          2|   32|         64|
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_125_p4  |   9|          2|    4|          8|
    |i_0_reg_121                   |   9|          2|    4|          8|
    |i_1_reg_146                   |   9|          2|    5|         10|
    |shift_reg_address0            |  15|          3|    4|         12|
    |shift_reg_address1            |  15|          3|    4|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 132|         27|   57|        127|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |acc_0_reg_133                |  32|   0|   32|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2      |   1|   0|    1|          0|
    |c1_load_reg_256              |  10|   0|   10|          0|
    |i_0_reg_121                  |   4|   0|    4|          0|
    |i_1_reg_146                  |   5|   0|    5|          0|
    |i_reg_222                    |   4|   0|    4|          0|
    |icmp_ln14_reg_218            |   1|   0|    1|          0|
    |shift_reg_load_1_reg_251     |  32|   0|   32|          0|
    |tmp_2_reg_232                |   1|   0|    1|          0|
    |tmp_2_reg_232_pp1_iter1_reg  |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 100|   0|  100|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

