// Seed: 4166051876
module module_0;
  wire id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1
);
  inout logic [7:0] id_1;
  module_0 modCall_1 ();
  always begin : LABEL_0
    id_1[1] <= -1;
  end
endmodule
module module_2 #(
    parameter id_3 = 32'd24,
    parameter id_6 = 32'd0
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input logic [7:0] id_8;
  output wire id_7;
  output wire _id_6;
  output wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  input wire _id_3;
  inout wire id_2;
  inout tri1 id_1;
  logic [-1 : ""] id_10;
  assign id_1 = -1;
endmodule
