{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449603966781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449603966781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 13:46:06 2015 " "Processing started: Tue Dec 08 13:46:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449603966781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449603966781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off COutput -c COutput " "Command: quartus_map --read_settings_files=on --write_settings_files=off COutput -c COutput" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449603966781 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449603967358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlesevensegblock " "Found entity 1: singlesevensegblock" {  } { { "../../../Quartus Designs/fourbittosinglesevseg/singlesevensegblock.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/singlesevensegblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603967421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603967421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosingleseven.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosingleseven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarytosingleseven " "Found entity 1: binarytosingleseven" {  } { { "../../../Quartus Designs/fourbittosinglesevseg/fourtosingleseven.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosingleseven.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603967452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603967452 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TRISCCON.v(31) " "Verilog HDL information at TRISCCON.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449603967467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/part b/controller/trisccon.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/part b/controller/trisccon.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603967467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603967467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coutput.bdf 1 1 " "Found 1 design units, including 1 entities, in source file coutput.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COutput " "Found entity 1: COutput" {  } { { "COutput.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/COutput.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603967499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603967499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "COutput " "Elaborating entity \"COutput\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449603967545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarytosingleseven binarytosingleseven:inst2 " "Elaborating entity \"binarytosingleseven\" for hierarchy \"binarytosingleseven:inst2\"" {  } { { "COutput.bdf" "inst2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/COutput.bdf" { { 376 944 1056 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603967561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "COutput.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/COutput.bdf" { { 384 520 680 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603967561 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TRISCCON.v(20) " "Verilog HDL Case Statement warning at TRISCCON.v(20): incomplete case statement has no default case item" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction TRISCCON.v(18) " "Verilog HDL Always Construct warning at TRISCCON.v(18): inferring latch(es) for variable \"instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction TRISCCON.v(38) " "Verilog HDL Always Construct warning at TRISCCON.v(38): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S TRISCCON.v(31) " "Verilog HDL Always Construct warning at TRISCCON.v(31): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] TRISCCON.v(31) " "Inferred latch for \"S\[0\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] TRISCCON.v(31) " "Inferred latch for \"S\[1\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] TRISCCON.v(31) " "Inferred latch for \"S\[2\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] TRISCCON.v(31) " "Inferred latch for \"S\[3\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] TRISCCON.v(31) " "Inferred latch for \"S\[4\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] TRISCCON.v(31) " "Inferred latch for \"S\[5\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] TRISCCON.v(31) " "Inferred latch for \"S\[6\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] TRISCCON.v(31) " "Inferred latch for \"S\[7\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] TRISCCON.v(31) " "Inferred latch for \"S\[8\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] TRISCCON.v(31) " "Inferred latch for \"S\[9\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] TRISCCON.v(31) " "Inferred latch for \"S\[10\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967561 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] TRISCCON.v(31) " "Inferred latch for \"S\[11\]\" at TRISCCON.v(31)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967577 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] TRISCCON.v(18) " "Inferred latch for \"instruction\[0\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967577 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] TRISCCON.v(18) " "Inferred latch for \"instruction\[1\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967577 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] TRISCCON.v(18) " "Inferred latch for \"instruction\[2\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967577 "|COutput|controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] TRISCCON.v(18) " "Inferred latch for \"instruction\[3\]\" at TRISCCON.v(18)" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603967577 "|COutput|controller:inst"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:inst\|S\[6\] controller:inst\|S\[7\] " "Duplicate LATCH primitive \"controller:inst\|S\[6\]\" merged with LATCH primitive \"controller:inst\|S\[7\]\"" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603968201 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controller:inst\|S\[2\] controller:inst\|S\[3\] " "Duplicate LATCH primitive \"controller:inst\|S\[2\]\" merged with LATCH primitive \"controller:inst\|S\[3\]\"" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603968201 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1449603968201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|S\[4\] " "Latch controller:inst\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state\[0\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968201 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|S\[0\] " "Latch controller:inst\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state\[0\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968201 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|S\[1\] " "Latch controller:inst\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state\[1\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968216 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|S\[5\] " "Latch controller:inst\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state\[0\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968216 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|S\[11\] " "Latch controller:inst\|S\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state\[0\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968216 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|S\[10\] " "Latch controller:inst\|S\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state\[0\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968216 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|S\[9\] " "Latch controller:inst\|S\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state\[0\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968216 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|S\[8\] " "Latch controller:inst\|S\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state\[0\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968216 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|S\[7\] " "Latch controller:inst\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state\[0\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968216 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|S\[3\] " "Latch controller:inst\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal controller:inst\|state\[0\]" {  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968216 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|instruction\[0\] " "Latch controller:inst\|instruction\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW1 " "Ports D and ENA on the latch are fed by the same signal SW1" {  } { { "COutput.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/COutput.bdf" { { 456 312 480 472 "SW1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968232 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|instruction\[1\] " "Latch controller:inst\|instruction\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW2 " "Ports D and ENA on the latch are fed by the same signal SW2" {  } { { "COutput.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/COutput.bdf" { { 440 312 480 456 "SW2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968232 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|instruction\[2\] " "Latch controller:inst\|instruction\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW1 " "Ports D and ENA on the latch are fed by the same signal SW1" {  } { { "COutput.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/COutput.bdf" { { 456 312 480 472 "SW1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968232 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:inst\|instruction\[3\] " "Latch controller:inst\|instruction\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW0 " "Ports D and ENA on the latch are fed by the same signal SW0" {  } { { "COutput.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/COutput.bdf" { { 472 312 480 488 "SW0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603968232 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603968232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/output_files/COutput.map.smsg " "Generated suppressed messages file E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/output_files/COutput.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449603968403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449603968856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603968856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449603969261 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449603969261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449603969261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449603969261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449603969417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 13:46:09 2015 " "Processing ended: Tue Dec 08 13:46:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449603969417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449603969417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449603969417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449603969417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449603970790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449603970806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 13:46:10 2015 " "Processing started: Tue Dec 08 13:46:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449603970806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449603970806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off COutput -c COutput " "Command: quartus_fit --read_settings_files=off --write_settings_files=off COutput -c COutput" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449603970806 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449603970868 ""}
{ "Info" "0" "" "Project  = COutput" {  } {  } 0 0 "Project  = COutput" 0 0 "Fitter" 0 0 1449603970868 ""}
{ "Info" "0" "" "Revision = COutput" {  } {  } 0 0 "Revision = COutput" 0 0 "Fitter" 0 0 1449603970868 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449603971024 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "COutput EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"COutput\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449603971040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449603971071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449603971071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449603971149 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449603971165 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449603971492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449603971492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449603971492 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449603971492 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449603971492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449603971492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449603971492 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449603971492 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449603971648 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "COutput.sdc " "Synopsys Design Constraints File file not found: 'COutput.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449603971648 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449603971648 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux14~0  from: dataa  to: combout " "Cell: inst\|Mux14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449603971648 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1449603971648 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449603971648 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst\|Mux14~0  " "Automatically promoted node controller:inst\|Mux14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449603971664 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst|Mux14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449603971664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:inst\|Mux16~0  " "Automatically promoted node controller:inst\|Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449603971664 ""}  } { { "../Controller/TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst|Mux16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449603971664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449603971726 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449603971726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449603971726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449603971726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449603971726 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449603971726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449603971726 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449603971726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449603971726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449603971726 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449603971726 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449603971742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449603972600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449603972678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449603972693 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449603973068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449603973068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449603973115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449603974097 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449603974097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449603974425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449603974425 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449603974425 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449603974425 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449603974425 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX0 0 " "Pin \"HX0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX1 0 " "Pin \"HX1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX2 0 " "Pin \"HX2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX3 0 " "Pin \"HX3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX4 0 " "Pin \"HX4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX5 0 " "Pin \"HX5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HX6 0 " "Pin \"HX6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig8 0 " "Pin \"Sig8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig1 0 " "Pin \"Sig1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig5 0 " "Pin \"Sig5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig9 0 " "Pin \"Sig9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig0 0 " "Pin \"Sig0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig3 0 " "Pin \"Sig3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig4 0 " "Pin \"Sig4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig42 0 " "Pin \"Sig42\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig2 0 " "Pin \"Sig2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig7 0 " "Pin \"Sig7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig11 0 " "Pin \"Sig11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Sig10 0 " "Pin \"Sig10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449603974441 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449603974441 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449603974534 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449603974550 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449603974628 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449603974831 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1449603974877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/output_files/COutput.fit.smsg " "Generated suppressed messages file E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Con with output/output_files/COutput.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449603975049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449603976547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 13:46:16 2015 " "Processing ended: Tue Dec 08 13:46:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449603976547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449603976547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449603976547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449603976547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449603977639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449603977639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 13:46:17 2015 " "Processing started: Tue Dec 08 13:46:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449603977639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449603977639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off COutput -c COutput " "Command: quartus_asm --read_settings_files=off --write_settings_files=off COutput -c COutput" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449603977639 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449603978497 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449603978543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449603982506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 13:46:22 2015 " "Processing ended: Tue Dec 08 13:46:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449603982506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449603982506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449603982506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449603982506 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449603983177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449603983645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449603983645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 13:46:23 2015 " "Processing started: Tue Dec 08 13:46:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449603983645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449603983645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta COutput -c COutput " "Command: quartus_sta COutput -c COutput" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449603983645 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449603983707 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449603983925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449603983957 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449603983957 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449603984050 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "COutput.sdc " "Synopsys Design Constraints File file not found: 'COutput.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449603984144 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449603984144 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984144 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW0 SW0 " "create_clock -period 1.000 -name SW0 SW0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984144 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:inst\|state\[0\] controller:inst\|state\[0\] " "create_clock -period 1.000 -name controller:inst\|state\[0\] controller:inst\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984144 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984144 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux14~0  from: dataa  to: combout " "Cell: inst\|Mux14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984144 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1449603984144 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449603984159 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449603984206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449603984237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.852 " "Worst-case setup slack is -1.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.852        -6.716 Clock  " "   -1.852        -6.716 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705        -4.978 controller:inst\|state\[0\]  " "   -0.705        -4.978 controller:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347         0.000 SW0  " "    0.347         0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449603984269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.554 " "Worst-case hold slack is -2.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.554       -20.766 controller:inst\|state\[0\]  " "   -2.554       -20.766 controller:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.349        -5.800 Clock  " "   -2.349        -5.800 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.044        -4.145 SW0  " "   -1.044        -4.145 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449603984284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449603984315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449603984331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 SW0  " "   -1.631        -1.631 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -6.357 Clock  " "   -1.469        -6.357 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:inst\|state\[0\]  " "    0.500         0.000 controller:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449603984378 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449603984643 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449603984643 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux14~0  from: dataa  to: combout " "Cell: inst\|Mux14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984659 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1449603984659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449603984659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.404 " "Worst-case setup slack is -0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404        -1.390 Clock  " "   -0.404        -1.390 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582         0.000 controller:inst\|state\[0\]  " "    0.582         0.000 controller:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966         0.000 SW0  " "    0.966         0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449603984690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.449 " "Worst-case hold slack is -1.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.449       -12.470 controller:inst\|state\[0\]  " "   -1.449       -12.470 controller:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.160        -3.454 Clock  " "   -1.160        -3.454 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890        -3.529 SW0  " "   -0.890        -3.529 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449603984721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449603984752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449603984783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 SW0  " "   -1.380        -1.380 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -5.222 Clock  " "   -1.222        -5.222 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controller:inst\|state\[0\]  " "    0.500         0.000 controller:inst\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449603984815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449603984815 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449603985127 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449603985236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449603985236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449603985829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 13:46:25 2015 " "Processing ended: Tue Dec 08 13:46:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449603985829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449603985829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449603985829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449603985829 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus II Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449603986749 ""}
