<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIRegisterInfo.h source code [llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SIRegisterInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIRegisterInfo.h.html'>SIRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIRegisterInfo.h - SI Register Info Interface ----------*- C++ -*--===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Interface definition for SIRegisterInfo</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H">LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H">LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_HEADER" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</dfn></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html">"AMDGPUGenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>class</b> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget" id="llvm::GCNSubtarget">GCNSubtarget</a>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals" id="llvm::LiveIntervals">LiveIntervals</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank" id="llvm::RegisterBank">RegisterBank</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="SIFrameLowering.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo" id="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>class</b> <dfn class="type def" id="llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</dfn> final : <b>public</b> <a class="type" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPUGenRegisterInfo" title='llvm::AMDGPUGenRegisterInfo' data-ref="llvm::AMDGPUGenRegisterInfo" data-ref-filename="llvm..AMDGPUGenRegisterInfo">AMDGPUGenRegisterInfo</a> {</td></tr>
<tr><th id="28">28</th><td><b>private</b>:</td></tr>
<tr><th id="29">29</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="decl field" id="llvm::SIRegisterInfo::ST" title='llvm::SIRegisterInfo::ST' data-ref="llvm::SIRegisterInfo::ST" data-ref-filename="llvm..SIRegisterInfo..ST">ST</dfn>;</td></tr>
<tr><th id="30">30</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIRegisterInfo::SpillSGPRToVGPR" title='llvm::SIRegisterInfo::SpillSGPRToVGPR' data-ref="llvm::SIRegisterInfo::SpillSGPRToVGPR" data-ref-filename="llvm..SIRegisterInfo..SpillSGPRToVGPR">SpillSGPRToVGPR</dfn>;</td></tr>
<tr><th id="31">31</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::SIRegisterInfo::isWave32" title='llvm::SIRegisterInfo::isWave32' data-ref="llvm::SIRegisterInfo::isWave32" data-ref-filename="llvm..SIRegisterInfo..isWave32">isWave32</dfn>;</td></tr>
<tr><th id="32">32</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="decl field" id="llvm::SIRegisterInfo::RegPressureIgnoredUnits" title='llvm::SIRegisterInfo::RegPressureIgnoredUnits' data-ref="llvm::SIRegisterInfo::RegPressureIgnoredUnits" data-ref-filename="llvm..SIRegisterInfo..RegPressureIgnoredUnits">RegPressureIgnoredUnits</dfn>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <i class="doc">/// Sub reg indexes for getRegSplitParts.</i></td></tr>
<tr><th id="35">35</th><td><i class="doc">  /// First index represents subreg size from 1 to 16 DWORDs.</i></td></tr>
<tr><th id="36">36</th><td><i class="doc">  /// The inner vector is sorted by bit offset.</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">  /// Provided a register can be fully split with given subregs,</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">  /// all elements of the inner vector combined give a full lane mask.</i></td></tr>
<tr><th id="39">39</th><td>  <em>static</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt;, <var>16</var>&gt; <dfn class="decl" id="llvm::SIRegisterInfo::RegSplitParts" title='llvm::SIRegisterInfo::RegSplitParts' data-ref="llvm::SIRegisterInfo::RegSplitParts" data-ref-filename="llvm..SIRegisterInfo..RegSplitParts">RegSplitParts</dfn>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <i>// Table representing sub reg of given width and offset.</i></td></tr>
<tr><th id="42">42</th><td><i>  // First index is subreg size: 32, 64, 96, 128, 160, 192, 224, 256, 512.</i></td></tr>
<tr><th id="43">43</th><td><i>  // Second index is 32 different dword offsets.</i></td></tr>
<tr><th id="44">44</th><td>  <em>static</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>, <var>32</var>&gt;, <var>9</var>&gt; <dfn class="decl" id="llvm::SIRegisterInfo::SubRegFromChannelTable" title='llvm::SIRegisterInfo::SubRegFromChannelTable' data-ref="llvm::SIRegisterInfo::SubRegFromChannelTable" data-ref-filename="llvm..SIRegisterInfo..SubRegFromChannelTable">SubRegFromChannelTable</dfn>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" title='llvm::SIRegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21reserveRegisterTuplesERNS_9BitVectorENS_10MCRegisterE">reserveRegisterTuples</dfn>(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> &amp;, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="919Reg" title='Reg' data-type='llvm::MCRegister' data-ref="919Reg" data-ref-filename="919Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>public</b>:</td></tr>
<tr><th id="49">49</th><td>  <dfn class="decl fn" id="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE" title='llvm::SIRegisterInfo::SIRegisterInfo' data-ref="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE" data-ref-filename="_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE">SIRegisterInfo</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="920ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="920ST" data-ref-filename="920ST">ST</dfn>);</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i class="doc">/// <span class="command">\returns</span> the sub reg enum value for the given<span class="command"> \p</span> <span class="arg">Channel</span></i></td></tr>
<tr><th id="52">52</th><td><i class="doc">  /// (e.g. getSubRegFromChannel(0) -&gt; AMDGPU::sub0)</i></td></tr>
<tr><th id="53">53</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" title='llvm::SIRegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj" data-ref-filename="_ZN4llvm14SIRegisterInfo20getSubRegFromChannelEjj">getSubRegFromChannel</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="921Channel" title='Channel' data-type='unsigned int' data-ref="921Channel" data-ref-filename="921Channel">Channel</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="922NumRegs" title='NumRegs' data-type='unsigned int' data-ref="922NumRegs" data-ref-filename="922NumRegs">NumRegs</dfn> = <var>1</var>);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv" title='llvm::SIRegisterInfo::spillSGPRToVGPR' data-ref="_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv" data-ref-filename="_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv">spillSGPRToVGPR</dfn>() <em>const</em> {</td></tr>
<tr><th id="56">56</th><td>    <b>return</b> <a class="member field" href="#llvm::SIRegisterInfo::SpillSGPRToVGPR" title='llvm::SIRegisterInfo::SpillSGPRToVGPR' data-ref="llvm::SIRegisterInfo::SpillSGPRToVGPR" data-ref-filename="llvm..SIRegisterInfo..SpillSGPRToVGPR">SpillSGPRToVGPR</a>;</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <i class="doc">/// Return the end register initially reserved for the scratch buffer in case</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">  /// spilling is needed.</i></td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg' data-ref="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo31reservedPrivateSegmentBufferRegERKNS_15MachineFunctionE">reservedPrivateSegmentBufferReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="923MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="923MF" data-ref-filename="923MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="924MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="924MF" data-ref-filename="924MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="925MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="925MF" data-ref-filename="925MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="66">66</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy' data-ref="_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo25getCalleeSavedRegsViaCopyEPKNS_15MachineFunctionE">getCalleeSavedRegsViaCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="926MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="926MF" data-ref-filename="926MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="67">67</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="927MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="927MF" data-ref-filename="927MF">MF</dfn>,</td></tr>
<tr><th id="68">68</th><td>                                       <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a>) <em>const</em> override;</td></tr>
<tr><th id="69">69</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo18getNoPreservedMaskEv" title='llvm::SIRegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm14SIRegisterInfo18getNoPreservedMaskEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> override;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i>// Stack access is very expensive. CSRs are also the high registers, and we</i></td></tr>
<tr><th id="72">72</th><td><i>  // want to minimize the number of used registers.</i></td></tr>
<tr><th id="73">73</th><td>  <em>unsigned</em> <dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo18getCSRFirstUseCostEv" title='llvm::SIRegisterInfo::getCSRFirstUseCost' data-ref="_ZNK4llvm14SIRegisterInfo18getCSRFirstUseCostEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo18getCSRFirstUseCostEv">getCSRFirstUseCost</dfn>() <em>const</em> override {</td></tr>
<tr><th id="74">74</th><td>    <b>return</b> <var>100</var>;</td></tr>
<tr><th id="75">75</th><td>  }</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="928MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="928MF" data-ref-filename="928MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="929MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="929MF" data-ref-filename="929MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" title='llvm::SIRegisterInfo::getBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getBaseRegisterEv">getBaseRegister</dfn>() <em>const</em>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::canRealignStack' data-ref="_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="930MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="930MF" data-ref-filename="930MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="931Fn" title='Fn' data-type='const llvm::MachineFunction &amp;' data-ref="931Fn" data-ref-filename="931Fn">Fn</dfn>) <em>const</em> override;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="932MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="932MF" data-ref-filename="932MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresFrameIndexReplacementScavenging' data-ref="_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo39requiresFrameIndexReplacementScavengingERKNS_15MachineFunctionE">requiresFrameIndexReplacementScavenging</dfn>(</td></tr>
<tr><th id="87">87</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="933MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="933MF" data-ref-filename="933MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="88">88</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::requiresVirtualBaseRegisters' data-ref="_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo28requiresVirtualBaseRegistersERKNS_15MachineFunctionE">requiresVirtualBaseRegisters</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="934Fn" title='Fn' data-type='const llvm::MachineFunction &amp;' data-ref="934Fn" data-ref-filename="934Fn">Fn</dfn>) <em>const</em> override;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE" title='llvm::SIRegisterInfo::getScratchInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm14SIRegisterInfo21getScratchInstrOffsetEPKNS_12MachineInstrE">getScratchInstrOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="935MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="935MI" data-ref-filename="935MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" title='llvm::SIRegisterInfo::getFrameIndexInstrOffset' data-ref="_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getFrameIndexInstrOffsetEPKNS_12MachineInstrEi">getFrameIndexInstrOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="936MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="936MI" data-ref-filename="936MI">MI</dfn>,</td></tr>
<tr><th id="93">93</th><td>                                   <em>int</em> <dfn class="local col7 decl" id="937Idx" title='Idx' data-type='int' data-ref="937Idx" data-ref-filename="937Idx">Idx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" title='llvm::SIRegisterInfo::needsFrameBaseReg' data-ref="_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl" data-ref-filename="_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl">needsFrameBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="938MI" title='MI' data-type='llvm::MachineInstr *' data-ref="938MI" data-ref-filename="938MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="939Offset" title='Offset' data-type='int64_t' data-ref="939Offset" data-ref-filename="939Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" title='llvm::SIRegisterInfo::materializeFrameBaseRegister' data-ref="_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil" data-ref-filename="_ZNK4llvm14SIRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil">materializeFrameBaseRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="940MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="940MBB" data-ref-filename="940MBB">MBB</dfn>, <em>int</em> <dfn class="local col1 decl" id="941FrameIdx" title='FrameIdx' data-type='int' data-ref="941FrameIdx" data-ref-filename="941FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="942Offset" title='Offset' data-type='int64_t' data-ref="942Offset" data-ref-filename="942Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" title='llvm::SIRegisterInfo::resolveFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm14SIRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl">resolveFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="943MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="943MI" data-ref-filename="943MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="944BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="944BaseReg" data-ref-filename="944BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="101">101</th><td>                         <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="945Offset" title='Offset' data-type='int64_t' data-ref="945Offset" data-ref-filename="945Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" title='llvm::SIRegisterInfo::isFrameOffsetLegal' data-ref="_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl" data-ref-filename="_ZNK4llvm14SIRegisterInfo18isFrameOffsetLegalEPKNS_12MachineInstrENS_8RegisterEl">isFrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="946MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="946MI" data-ref-filename="946MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="947BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="947BaseReg" data-ref-filename="947BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="104">104</th><td>                          <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="948Offset" title='Offset' data-type='int64_t' data-ref="948Offset" data-ref-filename="948Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(</td></tr>
<tr><th id="107">107</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="949MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="949MF" data-ref-filename="949MF">MF</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="950Kind" title='Kind' data-type='unsigned int' data-ref="950Kind" data-ref-filename="950Kind">Kind</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::buildSGPRSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo23buildSGPRSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiijNS_8RegisterElPNS_12RegScavengerEb">buildSGPRSpillLoadStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="951MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="951MI" data-ref-filename="951MI">MI</dfn>, <em>int</em> <dfn class="local col2 decl" id="952Index" title='Index' data-type='int' data-ref="952Index" data-ref-filename="952Index">Index</dfn>,</td></tr>
<tr><th id="110">110</th><td>                               <em>int</em> <dfn class="local col3 decl" id="953Offset" title='Offset' data-type='int' data-ref="953Offset" data-ref-filename="953Offset">Offset</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="954EltSize" title='EltSize' data-type='unsigned int' data-ref="954EltSize" data-ref-filename="954EltSize">EltSize</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="955VGPR" title='VGPR' data-type='llvm::Register' data-ref="955VGPR" data-ref-filename="955VGPR">VGPR</dfn>,</td></tr>
<tr><th id="111">111</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="956VGPRLanes" title='VGPRLanes' data-type='int64_t' data-ref="956VGPRLanes" data-ref-filename="956VGPRLanes">VGPRLanes</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col7 decl" id="957RS" title='RS' data-type='llvm::RegScavenger *' data-ref="957RS" data-ref-filename="957RS">RS</dfn>,</td></tr>
<tr><th id="112">112</th><td>                               <em>bool</em> <dfn class="local col8 decl" id="958IsLoad" title='IsLoad' data-type='bool' data-ref="958IsLoad" data-ref-filename="958IsLoad">IsLoad</dfn>) <em>const</em>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i class="doc">/// If<span class="command"> \p</span> <span class="arg">OnlyToVGPR</span> is true, this will only succeed if this</i></td></tr>
<tr><th id="115">115</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::spillSGPR' data-ref="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">spillSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="959MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="959MI" data-ref-filename="959MI">MI</dfn>,</td></tr>
<tr><th id="116">116</th><td>                 <em>int</em> <dfn class="local col0 decl" id="960FI" title='FI' data-type='int' data-ref="960FI" data-ref-filename="960FI">FI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col1 decl" id="961RS" title='RS' data-type='llvm::RegScavenger *' data-ref="961RS" data-ref-filename="961RS">RS</dfn>,</td></tr>
<tr><th id="117">117</th><td>                 <em>bool</em> <dfn class="local col2 decl" id="962OnlyToVGPR" title='OnlyToVGPR' data-type='bool' data-ref="962OnlyToVGPR" data-ref-filename="962OnlyToVGPR">OnlyToVGPR</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" title='llvm::SIRegisterInfo::restoreSGPR' data-ref="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb">restoreSGPR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="963MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="963MI" data-ref-filename="963MI">MI</dfn>,</td></tr>
<tr><th id="120">120</th><td>                   <em>int</em> <dfn class="local col4 decl" id="964FI" title='FI' data-type='int' data-ref="964FI" data-ref-filename="964FI">FI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col5 decl" id="965RS" title='RS' data-type='llvm::RegScavenger *' data-ref="965RS" data-ref-filename="965RS">RS</dfn>,</td></tr>
<tr><th id="121">121</th><td>                   <em>bool</em> <dfn class="local col6 decl" id="966OnlyToVGPR" title='OnlyToVGPR' data-type='bool' data-ref="966OnlyToVGPR" data-ref-filename="966OnlyToVGPR">OnlyToVGPR</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::SIRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="967MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="967MI" data-ref-filename="967MI">MI</dfn>, <em>int</em> <dfn class="local col8 decl" id="968SPAdj" title='SPAdj' data-type='int' data-ref="968SPAdj" data-ref-filename="968SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="124">124</th><td>                           <em>unsigned</em> <dfn class="local col9 decl" id="969FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="969FIOperandNum" data-ref-filename="969FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="125">125</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col0 decl" id="970RS" title='RS' data-type='llvm::RegScavenger *' data-ref="970RS" data-ref-filename="970RS">RS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE" title='llvm::SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex' data-ref="_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE">eliminateSGPRToVGPRSpillFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="971MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="971MI" data-ref-filename="971MI">MI</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                          <em>int</em> <dfn class="local col2 decl" id="972FI" title='FI' data-type='int' data-ref="972FI" data-ref-filename="972FI">FI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col3 decl" id="973RS" title='RS' data-type='llvm::RegScavenger *' data-ref="973RS" data-ref-filename="973RS">RS</dfn>) <em>const</em>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo13getRegAsmNameENS_10MCRegisterE" title='llvm::SIRegisterInfo::getRegAsmName' data-ref="_ZNK4llvm14SIRegisterInfo13getRegAsmNameENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo13getRegAsmNameENS_10MCRegisterE">getRegAsmName</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="974Reg" title='Reg' data-type='llvm::MCRegister' data-ref="974Reg" data-ref-filename="974Reg">Reg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i>// Pseudo regs are not allowed</i></td></tr>
<tr><th id="133">133</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE" title='llvm::SIRegisterInfo::getHWRegIndex' data-ref="_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo13getHWRegIndexENS_10MCRegisterE">getHWRegIndex</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col5 decl" id="975Reg" title='Reg' data-type='llvm::MCRegister' data-ref="975Reg" data-ref-filename="975Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="134">134</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#975Reg" title='Reg' data-ref="975Reg" data-ref-filename="975Reg">Reg</a>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl fn" id="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getVGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj">getVGPRClassForBitWidth</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="976BitWidth" title='BitWidth' data-type='unsigned int' data-ref="976BitWidth" data-ref-filename="976BitWidth">BitWidth</dfn>);</td></tr>
<tr><th id="138">138</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl fn" id="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getAGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getAGPRClassForBitWidthEj">getAGPRClassForBitWidth</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="977BitWidth" title='BitWidth' data-type='unsigned int' data-ref="977BitWidth" data-ref-filename="977BitWidth">BitWidth</dfn>);</td></tr>
<tr><th id="139">139</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl fn" id="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj" title='llvm::SIRegisterInfo::getSGPRClassForBitWidth' data-ref="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj" data-ref-filename="_ZN4llvm14SIRegisterInfo23getSGPRClassForBitWidthEj">getSGPRClassForBitWidth</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="978BitWidth" title='BitWidth' data-type='unsigned int' data-ref="978BitWidth" data-ref-filename="978BitWidth">BitWidth</dfn>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <i class="doc">/// Return the 'base' register class for this register.</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">  /// e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR1 -&gt; SReg_32, etc.</i></td></tr>
<tr><th id="143">143</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE">getPhysRegClass</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="979Reg" title='Reg' data-type='llvm::MCRegister' data-ref="979Reg" data-ref-filename="979Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this class contains only SGPR registers</i></td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="980RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="980RC" data-ref-filename="980RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> !<a class="member fn" href="#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col0 ref" href="#980RC" title='RC' data-ref="980RC" data-ref-filename="980RC">RC</a>) &amp;&amp; !<a class="member fn" href="#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col0 ref" href="#980RC" title='RC' data-ref="980RC" data-ref-filename="980RC">RC</a>);</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this class ID contains only SGPR registers</i></td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo13isSGPRClassIDEj" title='llvm::SIRegisterInfo::isSGPRClassID' data-ref="_ZNK4llvm14SIRegisterInfo13isSGPRClassIDEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo13isSGPRClassIDEj">isSGPRClassID</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="981RCID" title='RCID' data-type='unsigned int' data-ref="981RCID" data-ref-filename="981RCID">RCID</dfn>) <em>const</em> {</td></tr>
<tr><th id="152">152</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="member fn" href="#_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#981RCID" title='RCID' data-ref="981RCID" data-ref-filename="981RCID">RCID</a>));</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoENS_8RegisterE">isSGPRReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="982MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="982MRI" data-ref-filename="982MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="983Reg" title='Reg' data-type='llvm::Register' data-ref="983Reg" data-ref-filename="983Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this class contains only AGPR registers</i></td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo11isAGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isAGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isAGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isAGPRClassEPKNS_19TargetRegisterClassE">isAGPRClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="984RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="984RC" data-ref-filename="984RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="159">159</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col4 ref" href="#984RC" title='RC' data-ref="984RC" data-ref-filename="984RC">RC</a>) &amp;&amp; !<a class="member fn" href="#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col4 ref" href="#984RC" title='RC' data-ref="984RC" data-ref-filename="984RC">RC</a>);</td></tr>
<tr><th id="160">160</th><td>  }</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this class contains VGPR registers.</i></td></tr>
<tr><th id="163">163</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="985RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="985RC" data-ref-filename="985RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this class contains AGPR registers.</i></td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="986RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="986RC" data-ref-filename="986RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <i class="doc">/// <span class="command">\returns</span> true if this class contains any vector registers.</i></td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVectorRegisters' data-ref="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo18hasVectorRegistersEPKNS_19TargetRegisterClassE">hasVectorRegisters</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="987RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="987RC" data-ref-filename="987RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col7 ref" href="#987RC" title='RC' data-ref="987RC" data-ref-filename="987RC">RC</a>) || <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasAGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo8hasAGPRsEPKNS_19TargetRegisterClassE">hasAGPRs</a>(<a class="local col7 ref" href="#987RC" title='RC' data-ref="987RC" data-ref-filename="987RC">RC</a>);</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <i class="doc">/// <span class="command">\returns</span> A VGPR reg class with the same width as<span class="command"> \p</span> <span class="arg">SRC</span></i></td></tr>
<tr><th id="174">174</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="175">175</th><td>  <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentVGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE">getEquivalentVGPRClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="988SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="988SRC" data-ref-filename="988SRC">SRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <i class="doc">/// <span class="command">\returns</span> An AGPR reg class with the same width as<span class="command"> \p</span> <span class="arg">SRC</span></i></td></tr>
<tr><th id="178">178</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="179">179</th><td>  <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentAGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentAGPRClassEPKNS_19TargetRegisterClassE">getEquivalentAGPRClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="989SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="989SRC" data-ref-filename="989SRC">SRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <i class="doc">/// <span class="command">\returns</span> A SGPR reg class with the same width as<span class="command"> \p</span> <span class="arg">SRC</span></i></td></tr>
<tr><th id="182">182</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="183">183</th><td>  <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::getEquivalentSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getEquivalentSGPRClassEPKNS_19TargetRegisterClassE">getEquivalentSGPRClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="990VRC" title='VRC' data-type='const llvm::TargetRegisterClass *' data-ref="990VRC" data-ref-filename="990VRC">VRC</dfn>) <em>const</em>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i class="doc">/// <span class="command">\returns</span> The register class that is used for a sub-register of<span class="command"> \p</span> <span class="arg">RC</span> for</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">  /// the given<span class="command"> \p</span> <span class="arg">SubIdx.</span>  If<span class="command"> \p</span> <span class="arg">SubIdx</span> equals NoSubRegister,<span class="command"> \p</span> <span class="arg">RC</span> will</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">  /// be returned.</i></td></tr>
<tr><th id="188">188</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getSubRegClass' data-ref="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj">getSubRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="991RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="991RC" data-ref-filename="991RC">RC</dfn>,</td></tr>
<tr><th id="189">189</th><td>                                            <em>unsigned</em> <dfn class="local col2 decl" id="992SubIdx" title='SubIdx' data-type='unsigned int' data-ref="992SubIdx" data-ref-filename="992SubIdx">SubIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" title='llvm::SIRegisterInfo::shouldRewriteCopySrc' data-ref="_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" data-ref-filename="_ZNK4llvm14SIRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j">shouldRewriteCopySrc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="993DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="993DefRC" data-ref-filename="993DefRC">DefRC</dfn>,</td></tr>
<tr><th id="192">192</th><td>                            <em>unsigned</em> <dfn class="local col4 decl" id="994DefSubReg" title='DefSubReg' data-type='unsigned int' data-ref="994DefSubReg" data-ref-filename="994DefSubReg">DefSubReg</dfn>,</td></tr>
<tr><th id="193">193</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="995SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="995SrcRC" data-ref-filename="995SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="194">194</th><td>                            <em>unsigned</em> <dfn class="local col6 decl" id="996SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="996SrcSubReg" data-ref-filename="996SrcSubReg">SrcSubReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <i class="doc">/// <span class="command">\returns</span> True if operands defined with this operand type can accept</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">  /// a literal constant (i.e. any 32-bit immediate).</i></td></tr>
<tr><th id="198">198</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj" title='llvm::SIRegisterInfo::opCanUseLiteralConstant' data-ref="_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo23opCanUseLiteralConstantEj">opCanUseLiteralConstant</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="997OpType" title='OpType' data-type='unsigned int' data-ref="997OpType" data-ref-filename="997OpType">OpType</dfn>) <em>const</em>;</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i class="doc">/// <span class="command">\returns</span> True if operands defined with this operand type can accept</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">  /// an inline constant. i.e. An integer value in the range (-16, 64) or</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">  /// -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f.</i></td></tr>
<tr><th id="203">203</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj" title='llvm::SIRegisterInfo::opCanUseInlineConstant' data-ref="_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo22opCanUseInlineConstantEj">opCanUseInlineConstant</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="998OpType" title='OpType' data-type='unsigned int' data-ref="998OpType" data-ref-filename="998OpType">OpType</dfn>) <em>const</em>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb" title='llvm::SIRegisterInfo::findUnusedRegister' data-ref="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb" data-ref-filename="_ZNK4llvm14SIRegisterInfo18findUnusedRegisterERKNS_19MachineRegisterInfoEPKNS_19TargetRegisterClassERKNS_15MachineFunctionEb">findUnusedRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="999MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="999MRI" data-ref-filename="999MRI">MRI</dfn>,</td></tr>
<tr><th id="206">206</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="1000RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1000RC" data-ref-filename="1000RC">RC</dfn>,</td></tr>
<tr><th id="207">207</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1001MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1001MF" data-ref-filename="1001MF">MF</dfn>,</td></tr>
<tr><th id="208">208</th><td>                                <em>bool</em> <dfn class="local col2 decl" id="1002ReserveHighestVGPR" title='ReserveHighestVGPR' data-type='bool' data-ref="1002ReserveHighestVGPR" data-ref-filename="1002ReserveHighestVGPR">ReserveHighestVGPR</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoENS_8RegisterE">getRegClassForReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="1003MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1003MRI" data-ref-filename="1003MRI">MRI</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1004Reg" title='Reg' data-type='llvm::Register' data-ref="1004Reg" data-ref-filename="1004Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="212">212</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1005MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1005MRI" data-ref-filename="1005MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1006Reg" title='Reg' data-type='llvm::Register' data-ref="1006Reg" data-ref-filename="1006Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="213">213</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isAGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isAGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1007MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1007MRI" data-ref-filename="1007MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1008Reg" title='Reg' data-type='llvm::Register' data-ref="1008Reg" data-ref-filename="1008Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="214">214</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVectorRegister' data-ref="_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo16isVectorRegisterERKNS_19MachineRegisterInfoENS_8RegisterE">isVectorRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1009MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1009MRI" data-ref-filename="1009MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1010Reg" title='Reg' data-type='llvm::Register' data-ref="1010Reg" data-ref-filename="1010Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(<a class="local col9 ref" href="#1009MRI" title='MRI' data-ref="1009MRI" data-ref-filename="1009MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1010Reg" title='Reg' data-ref="1010Reg" data-ref-filename="1010Reg">Reg</a>) || <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isAGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isAGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isAGPR</a>(<a class="local col9 ref" href="#1009MRI" title='MRI' data-ref="1009MRI" data-ref-filename="1009MRI">MRI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1010Reg" title='Reg' data-ref="1010Reg" data-ref-filename="1010Reg">Reg</a>);</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo17isConstantPhysRegENS_10MCRegisterE" title='llvm::SIRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm14SIRegisterInfo17isConstantPhysRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo17isConstantPhysRegENS_10MCRegisterE">isConstantPhysReg</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="1011PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="1011PhysReg" data-ref-filename="1011PhysReg">PhysReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm14SIRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isDivergentRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19isDivergentRegClassEPKNS_19TargetRegisterClassE">isDivergentRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="1012RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1012RC" data-ref-filename="1012RC">RC</dfn>) <em>const</em> override {</td></tr>
<tr><th id="221">221</th><td>    <b>return</b> !<a class="member fn" href="#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col2 ref" href="#1012RC" title='RC' data-ref="1012RC" data-ref-filename="1012RC">RC</a>);</td></tr>
<tr><th id="222">222</th><td>  }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>&gt; <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" title='llvm::SIRegisterInfo::getRegSplitParts' data-ref="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo16getRegSplitPartsEPKNS_19TargetRegisterClassEj">getRegSplitParts</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="1013RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1013RC" data-ref-filename="1013RC">RC</dfn>,</td></tr>
<tr><th id="225">225</th><td>                                     <em>unsigned</em> <dfn class="local col4 decl" id="1014EltSize" title='EltSize' data-type='unsigned int' data-ref="1014EltSize" data-ref-filename="1014EltSize">EltSize</dfn>) <em>const</em>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::SIRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm14SIRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="1015MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1015MI" data-ref-filename="1015MI">MI</dfn>,</td></tr>
<tr><th id="228">228</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="1016SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="1016SrcRC" data-ref-filename="1016SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="229">229</th><td>                      <em>unsigned</em> <dfn class="local col7 decl" id="1017SubReg" title='SubReg' data-type='unsigned int' data-ref="1017SubReg" data-ref-filename="1017SubReg">SubReg</dfn>,</td></tr>
<tr><th id="230">230</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="1018DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="1018DstRC" data-ref-filename="1018DstRC">DstRC</dfn>,</td></tr>
<tr><th id="231">231</th><td>                      <em>unsigned</em> <dfn class="local col9 decl" id="1019DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="1019DstSubReg" data-ref-filename="1019DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="232">232</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="1020NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="1020NewRC" data-ref-filename="1020NewRC">NewRC</dfn>,</td></tr>
<tr><th id="233">233</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col1 decl" id="1021LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="1021LIS" data-ref-filename="1021LIS">LIS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="1022RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="1022RC" data-ref-filename="1022RC">RC</dfn>,</td></tr>
<tr><th id="236">236</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="1023MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1023MF" data-ref-filename="1023MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::SIRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="1024MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1024MF" data-ref-filename="1024MF">MF</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                  <em>unsigned</em> <dfn class="local col5 decl" id="1025Idx" title='Idx' data-type='unsigned int' data-ref="1025Idx" data-ref-filename="1025Idx">Idx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <em>const</em> <em>int</em> *<dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj" title='llvm::SIRegisterInfo::getRegUnitPressureSets' data-ref="_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj">getRegUnitPressureSets</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1026RegUnit" title='RegUnit' data-type='unsigned int' data-ref="1026RegUnit" data-ref-filename="1026RegUnit">RegUnit</dfn>) <em>const</em> override;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getReturnAddressReg' data-ref="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getReturnAddressRegERKNS_15MachineFunctionE">getReturnAddressReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="1027MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1027MF" data-ref-filename="1027MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="246">246</th><td>  <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1028Size" title='Size' data-type='unsigned int' data-ref="1028Size" data-ref-filename="1028Size">Size</dfn>,</td></tr>
<tr><th id="247">247</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="1029Bank" title='Bank' data-type='const llvm::RegisterBank &amp;' data-ref="1029Bank" data-ref-filename="1029Bank">Bank</dfn>,</td></tr>
<tr><th id="248">248</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1030MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1030MRI" data-ref-filename="1030MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="251">251</th><td>  <dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForTypeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForTypeOnBankENS_3LLTERKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForTypeOnBank</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="1031Ty" title='Ty' data-type='llvm::LLT' data-ref="1031Ty" data-ref-filename="1031Ty">Ty</dfn>,</td></tr>
<tr><th id="252">252</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col2 decl" id="1032Bank" title='Bank' data-type='const llvm::RegisterBank &amp;' data-ref="1032Bank" data-ref-filename="1032Bank">Bank</dfn>,</td></tr>
<tr><th id="253">253</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="1033MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1033MRI" data-ref-filename="1033MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="254">254</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getRegClassForSizeOnBank' data-ref="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE">getRegClassForSizeOnBank</a>(<a class="local col1 ref" href="#1031Ty" title='Ty' data-ref="1031Ty" data-ref-filename="1031Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>(), <a class="local col2 ref" href="#1032Bank" title='Bank' data-ref="1032Bank" data-ref-filename="1032Bank">Bank</a>, <a class="local col3 ref" href="#1033MRI" title='MRI' data-ref="1033MRI" data-ref-filename="1033MRI">MRI</a>);</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="258">258</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1034MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="1034MO" data-ref-filename="1034MO">MO</dfn>,</td></tr>
<tr><th id="259">259</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1035MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="1035MRI" data-ref-filename="1035MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</dfn>() <em>const</em> {</td></tr>
<tr><th id="262">262</th><td>    <b>return</b> <a class="member field" href="#llvm::SIRegisterInfo::isWave32" title='llvm::SIRegisterInfo::isWave32' data-ref="llvm::SIRegisterInfo::isWave32" data-ref-filename="llvm..SIRegisterInfo..isWave32">isWave32</a> ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a></td></tr>
<tr><th id="263">263</th><td>                    : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>;</td></tr>
<tr><th id="264">264</th><td>  }</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" title='llvm::SIRegisterInfo::getWaveMaskRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv">getWaveMaskRegClass</dfn>() <em>const</em> {</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <a class="member field" href="#llvm::SIRegisterInfo::isWave32" title='llvm::SIRegisterInfo::isWave32' data-ref="llvm::SIRegisterInfo::isWave32" data-ref-filename="llvm..SIRegisterInfo..isWave32">isWave32</a> ? &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" title='llvm::AMDGPU::SReg_32_XM0_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_32_XM0_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_32_XM0_XEXECRegClass">SReg_32_XM0_XEXECRegClass</a></td></tr>
<tr><th id="268">268</th><td>                    : &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64_XEXECRegClass" title='llvm::AMDGPU::SReg_64_XEXECRegClass' data-ref="llvm::AMDGPU::SReg_64_XEXECRegClass" data-ref-filename="llvm..AMDGPU..SReg_64_XEXECRegClass">SReg_64_XEXECRegClass</a>;</td></tr>
<tr><th id="269">269</th><td>  }</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo6getVCCEv" title='llvm::SIRegisterInfo::getVCC' data-ref="_ZNK4llvm14SIRegisterInfo6getVCCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo6getVCCEv">getVCC</dfn>() <em>const</em>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo11getRegClassEj" title='llvm::SIRegisterInfo::getRegClass' data-ref="_ZNK4llvm14SIRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo11getRegClassEj">getRegClass</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1036RCID" title='RCID' data-type='unsigned int' data-ref="1036RCID" data-ref-filename="1036RCID">RCID</dfn>) <em>const</em>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i>// Find reaching register definition</i></td></tr>
<tr><th id="276">276</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" title='llvm::SIRegisterInfo::findReachingDef' data-ref="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE">findReachingDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1037Reg" title='Reg' data-type='llvm::Register' data-ref="1037Reg" data-ref-filename="1037Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1038SubReg" title='SubReg' data-type='unsigned int' data-ref="1038SubReg" data-ref-filename="1038SubReg">SubReg</dfn>,</td></tr>
<tr><th id="277">277</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1039Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="1039Use" data-ref-filename="1039Use">Use</dfn>,</td></tr>
<tr><th id="278">278</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="1040MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1040MRI" data-ref-filename="1040MRI">MRI</dfn>,</td></tr>
<tr><th id="279">279</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col1 decl" id="1041LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="1041LIS" data-ref-filename="1041LIS">LIS</dfn>) <em>const</em>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv" title='llvm::SIRegisterInfo::getAllVGPRRegMask' data-ref="_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo17getAllVGPRRegMaskEv">getAllVGPRRegMask</dfn>() <em>const</em>;</td></tr>
<tr><th id="282">282</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo25getAllAllocatableSRegMaskEv" title='llvm::SIRegisterInfo::getAllAllocatableSRegMask' data-ref="_ZNK4llvm14SIRegisterInfo25getAllAllocatableSRegMaskEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo25getAllAllocatableSRegMaskEv">getAllAllocatableSRegMask</dfn>() <em>const</em>;</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i>// \returns number of 32 bit registers covered by a \p LM</i></td></tr>
<tr><th id="285">285</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" title='llvm::SIRegisterInfo::getNumCoveredRegs' data-ref="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE">getNumCoveredRegs</dfn>(<a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="1042LM" title='LM' data-type='llvm::LaneBitmask' data-ref="1042LM" data-ref-filename="1042LM">LM</dfn>) {</td></tr>
<tr><th id="286">286</th><td>    <i>// The assumption is that every lo16 subreg is an even bit and every hi16</i></td></tr>
<tr><th id="287">287</th><td><i>    // is an adjacent odd bit or vice versa.</i></td></tr>
<tr><th id="288">288</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="1043Mask" title='Mask' data-type='uint64_t' data-ref="1043Mask" data-ref-filename="1043Mask">Mask</dfn> = <a class="local col2 ref" href="#1042LM" title='LM' data-ref="1042LM" data-ref-filename="1042LM">LM</a>.<a class="ref fn" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask12getAsIntegerEv" title='llvm::LaneBitmask::getAsInteger' data-ref="_ZNK4llvm11LaneBitmask12getAsIntegerEv" data-ref-filename="_ZNK4llvm11LaneBitmask12getAsIntegerEv">getAsInteger</a>();</td></tr>
<tr><th id="289">289</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="1044Even" title='Even' data-type='uint64_t' data-ref="1044Even" data-ref-filename="1044Even">Even</dfn> = <a class="local col3 ref" href="#1043Mask" title='Mask' data-ref="1043Mask" data-ref-filename="1043Mask">Mask</a> &amp; <var>0xAAAAAAAAAAAAAAAAULL</var>;</td></tr>
<tr><th id="290">290</th><td>    <a class="local col3 ref" href="#1043Mask" title='Mask' data-ref="1043Mask" data-ref-filename="1043Mask">Mask</a> = (<a class="local col4 ref" href="#1044Even" title='Even' data-ref="1044Even" data-ref-filename="1044Even">Even</a> &gt;&gt; <var>1</var>) | <a class="local col3 ref" href="#1043Mask" title='Mask' data-ref="1043Mask" data-ref-filename="1043Mask">Mask</a>;</td></tr>
<tr><th id="291">291</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="1045Odd" title='Odd' data-type='uint64_t' data-ref="1045Odd" data-ref-filename="1045Odd">Odd</dfn> = <a class="local col3 ref" href="#1043Mask" title='Mask' data-ref="1043Mask" data-ref-filename="1043Mask">Mask</a> &amp; <var>0x5555555555555555ULL</var>;</td></tr>
<tr><th id="292">292</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_" data-ref-filename="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col5 ref" href="#1045Odd" title='Odd' data-ref="1045Odd" data-ref-filename="1045Odd">Odd</a>);</td></tr>
<tr><th id="293">293</th><td>  }</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <i>// \returns a DWORD offset of a \p SubReg</i></td></tr>
<tr><th id="296">296</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj" title='llvm::SIRegisterInfo::getChannelFromSubReg' data-ref="_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo20getChannelFromSubRegEj">getChannelFromSubReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1046SubReg" title='SubReg' data-type='unsigned int' data-ref="1046SubReg" data-ref-filename="1046SubReg">SubReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="297">297</th><td>    <b>return</b> <a class="local col6 ref" href="#1046SubReg" title='SubReg' data-ref="1046SubReg" data-ref-filename="1046SubReg">SubReg</a> ? (<a class="member fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo18getSubRegIdxOffsetEj" title='llvm::MCRegisterInfo::getSubRegIdxOffset' data-ref="_ZNK4llvm14MCRegisterInfo18getSubRegIdxOffsetEj" data-ref-filename="_ZNK4llvm14MCRegisterInfo18getSubRegIdxOffsetEj">getSubRegIdxOffset</a>(<a class="local col6 ref" href="#1046SubReg" title='SubReg' data-ref="1046SubReg" data-ref-filename="1046SubReg">SubReg</a>) + <var>31</var>) / <var>32</var> : <var>0</var>;</td></tr>
<tr><th id="298">298</th><td>  }</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i>// \returns a DWORD size of a \p SubReg</i></td></tr>
<tr><th id="301">301</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm14SIRegisterInfo24getNumChannelsFromSubRegEj" title='llvm::SIRegisterInfo::getNumChannelsFromSubReg' data-ref="_ZNK4llvm14SIRegisterInfo24getNumChannelsFromSubRegEj" data-ref-filename="_ZNK4llvm14SIRegisterInfo24getNumChannelsFromSubRegEj">getNumChannelsFromSubReg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1047SubReg" title='SubReg' data-type='unsigned int' data-ref="1047SubReg" data-ref-filename="1047SubReg">SubReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="302">302</th><td>    <b>return</b> <a class="member fn" href="#_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" title='llvm::SIRegisterInfo::getNumCoveredRegs' data-ref="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE">getNumCoveredRegs</a>(<a class="member fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col7 ref" href="#1047SubReg" title='SubReg' data-ref="1047SubReg" data-ref-filename="1047SubReg">SubReg</a>));</td></tr>
<tr><th id="303">303</th><td>  }</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <i>// For a given 16 bit \p Reg \returns a 32 bit register holding it.</i></td></tr>
<tr><th id="306">306</th><td><i>  // \returns \p Reg otherwise.</i></td></tr>
<tr><th id="307">307</th><td>  <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" title='llvm::SIRegisterInfo::get32BitRegister' data-ref="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt" data-ref-filename="_ZNK4llvm14SIRegisterInfo16get32BitRegisterEt">get32BitRegister</dfn>(<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="1048Reg" title='Reg' data-type='llvm::MCPhysReg' data-ref="1048Reg" data-ref-filename="1048Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i class="doc">/// Return all SGPR128 which satisfy the waves per execution unit requirement</i></td></tr>
<tr><th id="310">310</th><td><i class="doc">  /// of the subtarget.</i></td></tr>
<tr><th id="311">311</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getAllSGPR128' data-ref="_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo13getAllSGPR128ERKNS_15MachineFunctionE">getAllSGPR128</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="1049MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1049MF" data-ref-filename="1049MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <i class="doc">/// Return all SGPR64 which satisfy the waves per execution unit requirement</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">  /// of the subtarget.</i></td></tr>
<tr><th id="315">315</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getAllSGPR64' data-ref="_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo12getAllSGPR64ERKNS_15MachineFunctionE">getAllSGPR64</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="1050MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1050MF" data-ref-filename="1050MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i class="doc">/// Return all SGPR32 which satisfy the waves per execution unit requirement</i></td></tr>
<tr><th id="318">318</th><td><i class="doc">  /// of the subtarget.</i></td></tr>
<tr><th id="319">319</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE" title='llvm::SIRegisterInfo::getAllSGPR32' data-ref="_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14SIRegisterInfo12getAllSGPR32ERKNS_15MachineFunctionE">getAllSGPR32</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1051MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="1051MF" data-ref-filename="1051MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><b>private</b>:</td></tr>
<tr><th id="322">322</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" title='llvm::SIRegisterInfo::buildSpillLoadStore' data-ref="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928" data-ref-filename="_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928">buildSpillLoadStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="1052MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="1052MI" data-ref-filename="1052MI">MI</dfn>,</td></tr>
<tr><th id="323">323</th><td>                           <em>unsigned</em> <dfn class="local col3 decl" id="1053LoadStoreOp" title='LoadStoreOp' data-type='unsigned int' data-ref="1053LoadStoreOp" data-ref-filename="1053LoadStoreOp">LoadStoreOp</dfn>,</td></tr>
<tr><th id="324">324</th><td>                           <em>int</em> <dfn class="local col4 decl" id="1054Index" title='Index' data-type='int' data-ref="1054Index" data-ref-filename="1054Index">Index</dfn>,</td></tr>
<tr><th id="325">325</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1055ValueReg" title='ValueReg' data-type='llvm::Register' data-ref="1055ValueReg" data-ref-filename="1055ValueReg">ValueReg</dfn>,</td></tr>
<tr><th id="326">326</th><td>                           <em>bool</em> <dfn class="local col6 decl" id="1056ValueIsKill" title='ValueIsKill' data-type='bool' data-ref="1056ValueIsKill" data-ref-filename="1056ValueIsKill">ValueIsKill</dfn>,</td></tr>
<tr><th id="327">327</th><td>                           <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="1057ScratchOffsetReg" title='ScratchOffsetReg' data-type='llvm::MCRegister' data-ref="1057ScratchOffsetReg" data-ref-filename="1057ScratchOffsetReg">ScratchOffsetReg</dfn>,</td></tr>
<tr><th id="328">328</th><td>                           <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="1058InstrOffset" title='InstrOffset' data-type='int64_t' data-ref="1058InstrOffset" data-ref-filename="1058InstrOffset">InstrOffset</dfn>,</td></tr>
<tr><th id="329">329</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col9 decl" id="1059MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="1059MMO" data-ref-filename="1059MMO">MMO</dfn>,</td></tr>
<tr><th id="330">330</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col0 decl" id="1060RS" title='RS' data-type='llvm::RegScavenger *' data-ref="1060RS" data-ref-filename="1060RS">RS</dfn>) <em>const</em>;</td></tr>
<tr><th id="331">331</th><td>};</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>} <i>// End namespace llvm</i></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="336">336</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>