vendor_name = ModelSim
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/TestALUs3.bdf
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/WaveformTestAlu.vwf
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/WaveformTestAlu2.vwf
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Register8Bits.bdf
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits.bdf
source_file = 1, Multiplex8bits.vhd
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/muxbus61.vhd
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/WaveformCPUsem4.vwf
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/WaveformCPUsem5.vwf
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ProgramaS5.mif
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.qip
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/TestMemoriaROM.bdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/db/altsyncram_df24.tdf
design_name = TestMemoriaROM
instance = comp, \q[15]~output , q[15]~output, TestMemoriaROM, 1
instance = comp, \q[14]~output , q[14]~output, TestMemoriaROM, 1
instance = comp, \q[13]~output , q[13]~output, TestMemoriaROM, 1
instance = comp, \q[12]~output , q[12]~output, TestMemoriaROM, 1
instance = comp, \q[11]~output , q[11]~output, TestMemoriaROM, 1
instance = comp, \q[10]~output , q[10]~output, TestMemoriaROM, 1
instance = comp, \q[9]~output , q[9]~output, TestMemoriaROM, 1
instance = comp, \q[8]~output , q[8]~output, TestMemoriaROM, 1
instance = comp, \q[7]~output , q[7]~output, TestMemoriaROM, 1
instance = comp, \q[6]~output , q[6]~output, TestMemoriaROM, 1
instance = comp, \q[5]~output , q[5]~output, TestMemoriaROM, 1
instance = comp, \q[4]~output , q[4]~output, TestMemoriaROM, 1
instance = comp, \q[3]~output , q[3]~output, TestMemoriaROM, 1
instance = comp, \q[2]~output , q[2]~output, TestMemoriaROM, 1
instance = comp, \q[1]~output , q[1]~output, TestMemoriaROM, 1
instance = comp, \q[0]~output , q[0]~output, TestMemoriaROM, 1
instance = comp, \clock~input , clock~input, TestMemoriaROM, 1
instance = comp, \clock~inputCLKENA0 , clock~inputCLKENA0, TestMemoriaROM, 1
instance = comp, \address[0]~input , address[0]~input, TestMemoriaROM, 1
instance = comp, \address[1]~input , address[1]~input, TestMemoriaROM, 1
instance = comp, \address[2]~input , address[2]~input, TestMemoriaROM, 1
instance = comp, \address[3]~input , address[3]~input, TestMemoriaROM, 1
instance = comp, \address[4]~input , address[4]~input, TestMemoriaROM, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0 , inst|altsyncram_component|auto_generated|ram_block1a0, TestMemoriaROM, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, TestMemoriaROM, 1
