<!DOCTYPE html>
<html>

<head>
    <title>Sai Sanjeet | Publications</title>
    <link rel="icon" href="images/iitkgp_white.png" type="image/x-icon" />
    <meta name="description" contents="Description">
    <link rel="stylesheet" href="styles.css" />
    <script src="main.js"></script>
</head>

<body>
    <div class="body-container">
    <header class="main-header">
        <nav class="nav nav-main">
            <ul>
                <li><a href="index.html">Home</a></li>
                <li><a href="research.html">Research</a></li>
                <li><a href="publications.html">Publications</a></li>
                <li><a href="awards.html">Awards</a></li>
                <li><a href="experience.html">Experience</a></li>
            </ul>
        </nav>
    </header>

    <section class="container publications">
        <h2 class="publications-header">Journals</h2>
        <div>
            <h3 class="year">2023 and in Press</h3>
            <ul>
                <li class="content">
                    <span class="authors">S. Sanjeet, S. Konwar, and B. D. Sahoo, </span><span class="title"><a href="https://ieeexplore.ieee.org/document/10071532" target="_blank">"Transition Point Estimation using RC-Filtered Square Wave for Calibration of SAR ADC,"</a> </span><span class="location">IEEE Transactions on Circuits and Systems II: Express Briefs, </span><span class="details">vol. 70, no. 5, pp. 1794-1798, 2023.</span>
                </li>
                <li class="content">
                    <span class="authors">S. Sanjeet, B. D. Sahoo, and M. Fujita, </span><span class="title"><a href="https://ieeexplore.ieee.org/abstract/document/9926162" target="_blank">"Energy-Efficient FPGA Implementation of Power-of-2 Weights Based Convolutional Neural Networks with Low Bit-Precision Input Images,"</a> </span><span class="location">IEEE Transactions on Circuits and Systems II: Express Briefs, </span><span class="details">vol. 70, no. 2, pp. 741-745, 2023.</span>
                </li>
                <li class="content">
                    <span class="authors">S. Sanjeet, B. D. Sahoo, and Keshab K. Parhi, </span><span class="title"><a href="https://link.springer.com/article/10.1007/s10470-022-02094-z" target="_blank">"Low-Energy Real FFT Architectures and their Applications to Seizure Prediction from EEG,"</a> </span><span class="location">Analog Integrated Circuits and Signal Processing, </span><span class="details">vol. 114, no. 3, pp. 287-298, 2023.</span>
                </li>
            </ul>
        </div>
    </section>

    <section class="container publications">
        <h2 class="publications-header">Conferences</h2>
        <div>
            <h3 class="year">2023</h3>
            <ul>
                <li class="content">
                    <span class="authors">S. Sanjeet, S. Boppana, B. D. Sahoo, and M. Fujita, </span><span class="title"><a href="https://dl.acm.org/doi/10.1145/3597031.3597058" target="_blank">"Noise Resilience of Reduced Precision Neural Networks,"</a> </span><span class="location">International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies 2023 (HEART 2023), </span><span class="details">Kusatsu, Japan, Jun. 14-16, 2023.</span>
                </li>
                <li class="content">
                    <span class="authors">S. Sanjeet, Rahul K. Meena, B. D. Sahoo, Keshab K. Parhi, and M. Fujita, </span><span class="title"><a href="https://ieeexplore.ieee.org/abstract/document/10182209" target="_blank">"IIR Filter-Based Spiking Neural Network,"</a> </span><span class="location">2023 IEEE International Symposium on Circuits and Systems (ISCAS), </span><span class="details">Monterey, CA, May. 21-25, 2023.</span>
                </li>
            </ul>
            <h3 class="year">2021</h3>
            <ul>
                <li class="content">
                    <span class="authors">S. Sanjeet, B. D. Sahoo, and Keshab K. Parhi, </span><span class="title"><a href="https://ieeexplore.ieee.org/abstract/document/9531878" target="_blank">"Comparison of Real-Valued FFT Architectures for Low-Throughput Applications using FPGA,"</a> </span><span class="location">2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), </span><span class="details">pp. 112-115, Lansing, MI, Aug. 9-11, 2021.</span>
                </li>
            </ul>
        </div>
        <div>
            <h3 class="year">2019</h3>
            <ul>
                <li class="content">
                    <span class="authors">M. Palaria, S. Sanjeet, B. D. Sahoo, and M. Fujita, </span><span class="title"><a href="https://ieeexplore.ieee.org/abstract/document/8885354" target="_blank">"Adder-Only Convolutional Neural Network with Binary Input Image,"</a> </span><span class="location">2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS), </span><span class="details">pp. 319-322, Dallas, TX, Aug. 4-7, 2019.</span>
                </li>
            </ul>
        </div>
    </section>

    </div>
</body>

</html>
