# frozen_string_literal: true

module RgGen
  module SystemVerilog
    VERSION = '0.32.0'
  end
end
