// Seed: 2787084714
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2
);
  assign id_1 = -1;
  tri0 id_4;
  assign id_4 = -1 == -1;
  generate
    assign id_4 = id_4;
  endgenerate
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  uwire id_5,
    output tri0  id_6
);
  always @(-1'b0 or 1) begin : LABEL_0
    assign id_6 = id_3;
  end
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
