
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

Modified Files: 3
FID:  path (prevtimestamp, timestamp)
36       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\FCCC_C0\FCCC_C0.vhd (2020-03-04 23:32:02, 2020-03-14 02:06:05)
37       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd (2020-03-04 23:32:01, 2020-03-14 02:06:05)
44       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37)

*******************************************************************
Modules that may have changed as a result of file changes: 48
MID:  lib.cell.view
0        coreabc_lib.coreabc_c0_coreabc_c0_0_acmtable.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
2        coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
4        coreabc_lib.coreabc_c0_coreabc_c0_0_debugblk.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
6        coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
8        coreabc_lib.coreabc_c0_coreabc_c0_0_instructnvm.bb may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
10       coreabc_lib.coreabc_c0_coreabc_c0_0_instructram.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
12       coreabc_lib.coreabc_c0_coreabc_c0_0_iram512x9.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
14       coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
16       coreabc_lib.coreabc_c0_coreabc_c0_0_ram256x16.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
18       coreabc_lib.coreabc_c0_coreabc_c0_0_ram256x8.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
20       coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
22       coreabc_lib.coreabc_c0_coreabc_c0_0_textio_test.tb may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
24       coreapb3_lib.coreapb3.coreapb3_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
26       coreapb3_lib.coreapb3_iaddr_reg.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
28       coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
30       work.alpha_max_plus_beta_min.architecture_alpha_max_plus_beta_min may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
32       work.averaging_filter.architecture_averaging_filter may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
34       work.coreabc_c0.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
36       work.coreapb3_c0.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
38       work.dpsram_c0.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
40       work.dpsram_c0_dpsram_c0_0_dpsram.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
42       work.fccc_c0.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\FCCC_C0\FCCC_C0.vhd (2020-03-04 23:32:02, 2020-03-14 02:06:05) <-- (architecture and entity definition)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
44       work.fccc_c0_fccc_c0_0_fccc.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\FCCC_C0\FCCC_C0.vhd (2020-03-04 23:32:02, 2020-03-14 02:06:05) <-- (may instantiate this module)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd (2020-03-04 23:32:01, 2020-03-14 02:06:05) <-- (architecture and entity definition)
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
46       work.fft.architecture_fft may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
48       work.fft_butterfly_hw_mathdsp.architecture_fft_butterfly_hw_mathdsp may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
50       work.fft_result_to_pixel_bar.architecture_fft_result_to_pixel_bar may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
52       work.fft_sample_loader.architecture_fft_sample_loader may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
54       work.fft_sample_outputer.architecture_fft_sample_outputer may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
56       work.fft_transformer.architecture_fft_transformer may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
58       work.hard_mult_addsub_c0.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
60       work.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
62       work.hard_mult_addsub_c1.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
64       work.hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
66       work.nokia5110_driver.architecture_nokia5110_driver may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
68       work.osc_c0.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
70       work.osc_c0_osc_c0_0_osc.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
72       work.pixelbar_creator.architecture_pixelbar_creator may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
74       work.power_on_reset_delay.architecture_power_on_reset_delay may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
76       work.rcosc_1mhz.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
78       work.rcosc_1mhz_fab.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
80       work.rcosc_25_50mhz.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
82       work.rcosc_25_50mhz_fab.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
84       work.sigma_delta_lvds_adc.architecture_sigma_delta_lvds_adc may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
86       work.spectrum_analyzer.rtl may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (architecture and entity definition)
88       work.timer.architecture_timer may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
90       work.twiddle_table.architecture_twiddle_table may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
92       work.xtlosc.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)
94       work.xtlosc_fab.def_arch may have changed because the following files changed:
                        C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd (2020-03-14 01:53:06, 2020-03-14 02:07:37) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 57
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd (2018-12-21 01:52:13)
1        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\arith.vhd (2018-12-21 01:52:16)
2        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\location.map (2018-12-21 01:52:16)
3        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\numeric.vhd (2018-12-21 01:52:16)
4        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std.vhd (2018-12-21 01:52:16)
5        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd (2018-12-21 01:52:16)
6        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std_textio.vhd (2018-12-21 01:52:16)
7        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\unsigned.vhd (2018-12-21 01:52:16)
8        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\hyperents.vhd (2018-12-21 01:52:16)
9        C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\math_real.vhd (2018-12-21 01:52:16)
10       C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2018-12-21 01:52:16)
11       C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\umr_capim.vhd (2018-12-21 01:52:16)
12       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd (2019-11-05 16:09:25)
13       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2019-11-05 16:09:25)
14       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (2019-11-05 16:09:25)
15       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (2019-11-05 16:09:25)
16       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2019-11-06 13:59:59)
17       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0.vhd (2020-03-13 03:15:52)
18       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\acmtable.vhd (2020-03-13 03:15:52)
19       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\components.vhd (2020-03-13 03:15:52)
20       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd (2020-03-13 03:15:52)
21       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\debugblk.vhd (2020-03-13 03:15:52)
22       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd (2020-03-13 03:15:52)
23       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructnvm_bb.vhd (2020-03-13 03:15:52)
24       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructram.vhd (2020-03-13 03:15:52)
25       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\iram512x9_rtl.vhd (2020-03-13 03:15:52)
26       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd (2020-03-13 03:15:52)
27       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x16_rtl.vhd (2020-03-13 03:15:52)
28       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x8_rtl.vhd (2020-03-13 03:15:52)
29       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd (2020-03-13 03:15:52)
30       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\support.vhd (2020-03-13 03:15:52)
31       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\test\misc.vhd (2020-03-13 03:15:52)
32       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\test\textio.vhd (2020-03-13 03:15:52)
33       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd (2020-03-12 15:10:43)
34       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\DPSRAM_C0\DPSRAM_C0.vhd (2020-03-04 23:18:02)
35       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\DPSRAM_C0\DPSRAM_C0_0\DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd (2020-03-04 23:18:02)
38       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0.vhd (2020-03-04 23:28:10)
39       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0_0\HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd (2020-03-04 23:28:10)
40       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1.vhd (2020-03-07 17:26:37)
41       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd (2020-03-07 17:26:37)
42       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0.vhd (2020-03-04 23:31:39)
43       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd (2020-03-04 23:31:39)
45       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Alpha_Max_plus_Beta_Min.vhd (2020-03-14 01:34:26)
46       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Averaging_Filter.vhd (2020-03-14 01:33:31)
47       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT.vhd (2020-03-14 01:32:59)
48       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Butterfly_HW_MATHDSP.vhd (2020-03-14 01:32:59)
49       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Package.vhd (2020-03-14 01:32:59)
50       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Result_to_Pixel_Bar.vhd (2020-03-14 01:18:50)
51       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd (2020-03-14 01:32:59)
52       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Outputer.vhd (2020-03-14 01:32:59)
53       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Transformer.vhd (2020-03-14 01:32:59)
54       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd (2020-03-14 01:34:12)
55       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Pixelbar_Creator.vhd (2020-03-14 01:34:00)
56       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Power_On_Reset_Delay.vhd (2020-03-14 01:34:39)
57       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Sigma_Delta_LVDS_ADC.vhd (2020-03-14 01:33:31)
58       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd (2020-03-14 01:32:59)
59       C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\timer.vhd (2020-03-14 01:34:12)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
