\hypertarget{group___p_w_r__register__alias__address}{}\doxysection{P\+WR Register alias address}
\label{group___p_w_r__register__alias__address}\index{PWR Register alias address@{PWR Register alias address}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}{P\+W\+R\+\_\+\+O\+F\+F\+S\+ET}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___p_w_r__register__alias__address_gafc4a9746ee5df183f01c6c9b2b193bf8}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+ET}}~0x00U
\item 
\#define \mbox{\hyperlink{group___p_w_r__register__alias__address_ga5108a7917314663531d70bdf05ea2698}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+ET}}~0x04U
\item 
\#define \mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}}~(\mbox{\hyperlink{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}{P\+W\+R\+\_\+\+O\+F\+F\+S\+ET}} + \mbox{\hyperlink{group___p_w_r__register__alias__address_gafc4a9746ee5df183f01c6c9b2b193bf8}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+ET}})
\item 
\#define \mbox{\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}}~(\mbox{\hyperlink{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}{P\+W\+R\+\_\+\+O\+F\+F\+S\+ET}} + \mbox{\hyperlink{group___p_w_r__register__alias__address_ga5108a7917314663531d70bdf05ea2698}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+ET}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_w_r__register__alias__address_gafc4a9746ee5df183f01c6c9b2b193bf8}\label{group___p_w_r__register__alias__address_gafc4a9746ee5df183f01c6c9b2b193bf8}} 
\index{PWR Register alias address@{PWR Register alias address}!PWR\_CR\_OFFSET@{PWR\_CR\_OFFSET}}
\index{PWR\_CR\_OFFSET@{PWR\_CR\_OFFSET}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsection{\texorpdfstring{PWR\_CR\_OFFSET}{PWR\_CR\_OFFSET}}
{\footnotesize\ttfamily \#define P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+ET~0x00U}



Definition at line 347 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}\label{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}} 
\index{PWR Register alias address@{PWR Register alias address}!PWR\_CR\_OFFSET\_BB@{PWR\_CR\_OFFSET\_BB}}
\index{PWR\_CR\_OFFSET\_BB@{PWR\_CR\_OFFSET\_BB}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsection{\texorpdfstring{PWR\_CR\_OFFSET\_BB}{PWR\_CR\_OFFSET\_BB}}
{\footnotesize\ttfamily \#define P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB~(\mbox{\hyperlink{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}{P\+W\+R\+\_\+\+O\+F\+F\+S\+ET}} + \mbox{\hyperlink{group___p_w_r__register__alias__address_gafc4a9746ee5df183f01c6c9b2b193bf8}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+ET}})}



Definition at line 349 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r__register__alias__address_ga5108a7917314663531d70bdf05ea2698}\label{group___p_w_r__register__alias__address_ga5108a7917314663531d70bdf05ea2698}} 
\index{PWR Register alias address@{PWR Register alias address}!PWR\_CSR\_OFFSET@{PWR\_CSR\_OFFSET}}
\index{PWR\_CSR\_OFFSET@{PWR\_CSR\_OFFSET}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsection{\texorpdfstring{PWR\_CSR\_OFFSET}{PWR\_CSR\_OFFSET}}
{\footnotesize\ttfamily \#define P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+ET~0x04U}



Definition at line 348 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}\label{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}} 
\index{PWR Register alias address@{PWR Register alias address}!PWR\_CSR\_OFFSET\_BB@{PWR\_CSR\_OFFSET\_BB}}
\index{PWR\_CSR\_OFFSET\_BB@{PWR\_CSR\_OFFSET\_BB}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsection{\texorpdfstring{PWR\_CSR\_OFFSET\_BB}{PWR\_CSR\_OFFSET\_BB}}
{\footnotesize\ttfamily \#define P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB~(\mbox{\hyperlink{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}{P\+W\+R\+\_\+\+O\+F\+F\+S\+ET}} + \mbox{\hyperlink{group___p_w_r__register__alias__address_ga5108a7917314663531d70bdf05ea2698}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+ET}})}



Definition at line 350 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}\label{group___p_w_r__register__alias__address_ga7f88bce73931300319824f22578f90de}} 
\index{PWR Register alias address@{PWR Register alias address}!PWR\_OFFSET@{PWR\_OFFSET}}
\index{PWR\_OFFSET@{PWR\_OFFSET}!PWR Register alias address@{PWR Register alias address}}
\doxysubsubsection{\texorpdfstring{PWR\_OFFSET}{PWR\_OFFSET}}
{\footnotesize\ttfamily \#define P\+W\+R\+\_\+\+O\+F\+F\+S\+ET~(\mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}})}



Definition at line 346 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

