icon,text,relevance,language,author,reviewer,valid,human_authored,human_reviewed,prompt_id,gpt_run_id,execution_id,gpt_model,when_authored,when_reviewed,count
logic-gate-nand,boolean algebra,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,circuit design,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,digital electronics,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,electronic symbol,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,input,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,logic gate,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,output,high,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,AND gate,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,automation,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.678534,,1
logic-gate-nand,binary,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,computation,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,control system,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,data flow,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,electrical engineering,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,engineering,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,flowchart,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.678534,,1
logic-gate-nand,hardware,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,information processing,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,mathematical function,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,process,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.678534,,1
logic-gate-nand,schematic diagram,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,signal processing,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
logic-gate-nand,technology,medium,en,acbart@vt.edu,,,False,False,starter-v1-128,batch_req_aMfLqUipMgpZnNFy73Xrijfg,0,gpt-4o-2024-08-06,2024-08-18T21:02:12.677514,,1
