Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 19 03:08:00 2024
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  440         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (600)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2265)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (600)
--------------------------
 There are 440 register/latch pins with no clock driven by root clock pin: CLK_50MHz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: my_tc/s_clk_div_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: r_tc_csr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: r_tc_csr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: r_tc_csr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: r_tc_csr_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2265)
---------------------------------------------------
 There are 2265 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.518        0.000                      0                    1        0.431        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.518        0.000                      0                    1        0.431        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.518ns  (required time - arrival time)
  Source:                 CLK_50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.580ns (39.296%)  route 0.896ns (60.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  CLK_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CLK_50MHz_reg/Q
                         net (fo=3, routed)           0.896     6.438    CLK_50MHz
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.562 r  CLK_50MHz_i_1/O
                         net (fo=1, routed)           0.000     6.562    CLK_50MHz_i_1_n_1
    SLICE_X36Y45         FDRE                                         r  CLK_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  CLK_50MHz_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.029    15.080    CLK_50MHz_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  8.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 CLK_50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.635%)  route 0.336ns (64.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  CLK_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CLK_50MHz_reg/Q
                         net (fo=3, routed)           0.336     1.923    CLK_50MHz
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.968 r  CLK_50MHz_i_1/O
                         net (fo=1, routed)           0.000     1.968    CLK_50MHz_i_1_n_1
    SLICE_X36Y45         FDRE                                         r  CLK_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  CLK_50MHz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    CLK_50MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.431    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   CLK_50MHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CLK_50MHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CLK_50MHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CLK_50MHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CLK_50MHz_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2293 Endpoints
Min Delay          2293 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.732ns  (logic 5.393ns (16.996%)  route 26.339ns (83.004%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20]
                         net (fo=1, routed)           2.130     4.584    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_n_48
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.708 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     4.708    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35_n_1
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.922 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           0.000     4.922    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15_n_1
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     5.010 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          4.800     9.810    OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X34Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.348    10.158 r  OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=30, routed)          0.934    11.092    OTTER_CORE/OTTER_MEMORY/DIADI[4]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.331    11.423 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17/O
                         net (fo=1, routed)           0.433    11.856    OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17_n_1
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.980 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_4/O
                         net (fo=99, routed)          5.647    17.627    OTTER_CORE/OTTER_MEMORY/data_out_reg[10][1]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.124    17.751 r  OTTER_CORE/OTTER_MEMORY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    17.751    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_1[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.149 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.149    OTTER_CORE/my_alu/result0_inferred__2/i__carry_n_1
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.263 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.272    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_n_1
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.386    OTTER_CORE/my_alu/result0_inferred__2/i__carry__1_n_1
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 f  OTTER_CORE/my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.311    19.810    OTTER_CORE/my_alu/data3
    SLICE_X44Y26         LUT6 (Prop_lut6_I4_O)        0.124    19.934 f  OTTER_CORE/my_alu/CSR_MTVEC[0]_i_10/O
                         net (fo=1, routed)           0.433    20.368    OTTER_CORE/OTTER_MEMORY/CSR_MSTATUS_reg[0]
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6/O
                         net (fo=1, routed)           1.142    21.634    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6_n_1
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.758 f  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=91, routed)          3.931    25.689    OTTER_CORE/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.146    25.835 f  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35/O
                         net (fo=64, routed)          4.825    30.660    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35_n_1
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.328    30.988 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4_i_6/O
                         net (fo=1, routed)           0.744    31.732    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4_i_6_n_1
    RAMB36_X1Y6          RAMB36E1                                     r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.584ns  (logic 5.393ns (17.075%)  route 26.191ns (82.925%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20]
                         net (fo=1, routed)           2.130     4.584    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_n_48
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.708 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     4.708    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35_n_1
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.922 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           0.000     4.922    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15_n_1
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     5.010 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          4.800     9.810    OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X34Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.348    10.158 r  OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=30, routed)          0.934    11.092    OTTER_CORE/OTTER_MEMORY/DIADI[4]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.331    11.423 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17/O
                         net (fo=1, routed)           0.433    11.856    OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17_n_1
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.980 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_4/O
                         net (fo=99, routed)          5.647    17.627    OTTER_CORE/OTTER_MEMORY/data_out_reg[10][1]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.124    17.751 r  OTTER_CORE/OTTER_MEMORY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    17.751    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_1[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.149 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.149    OTTER_CORE/my_alu/result0_inferred__2/i__carry_n_1
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.263 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.272    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_n_1
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.386    OTTER_CORE/my_alu/result0_inferred__2/i__carry__1_n_1
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 f  OTTER_CORE/my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.311    19.810    OTTER_CORE/my_alu/data3
    SLICE_X44Y26         LUT6 (Prop_lut6_I4_O)        0.124    19.934 f  OTTER_CORE/my_alu/CSR_MTVEC[0]_i_10/O
                         net (fo=1, routed)           0.433    20.368    OTTER_CORE/OTTER_MEMORY/CSR_MSTATUS_reg[0]
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6/O
                         net (fo=1, routed)           1.142    21.634    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6_n_1
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.758 f  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=91, routed)          3.931    25.689    OTTER_CORE/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.146    25.835 f  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35/O
                         net (fo=64, routed)          4.502    30.337    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35_n_1
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.328    30.665 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5_i_6/O
                         net (fo=1, routed)           0.919    31.584    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5_i_6_n_1
    RAMB36_X1Y7          RAMB36E1                                     r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.288ns  (logic 5.393ns (17.237%)  route 25.895ns (82.763%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20]
                         net (fo=1, routed)           2.130     4.584    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_n_48
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.708 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     4.708    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35_n_1
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.922 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           0.000     4.922    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15_n_1
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     5.010 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          4.800     9.810    OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X34Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.348    10.158 r  OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=30, routed)          0.934    11.092    OTTER_CORE/OTTER_MEMORY/DIADI[4]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.331    11.423 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17/O
                         net (fo=1, routed)           0.433    11.856    OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17_n_1
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.980 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_4/O
                         net (fo=99, routed)          5.647    17.627    OTTER_CORE/OTTER_MEMORY/data_out_reg[10][1]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.124    17.751 r  OTTER_CORE/OTTER_MEMORY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    17.751    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_1[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.149 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.149    OTTER_CORE/my_alu/result0_inferred__2/i__carry_n_1
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.263 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.272    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_n_1
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.386    OTTER_CORE/my_alu/result0_inferred__2/i__carry__1_n_1
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 f  OTTER_CORE/my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.311    19.810    OTTER_CORE/my_alu/data3
    SLICE_X44Y26         LUT6 (Prop_lut6_I4_O)        0.124    19.934 f  OTTER_CORE/my_alu/CSR_MTVEC[0]_i_10/O
                         net (fo=1, routed)           0.433    20.368    OTTER_CORE/OTTER_MEMORY/CSR_MSTATUS_reg[0]
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6/O
                         net (fo=1, routed)           1.142    21.634    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6_n_1
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.758 f  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=91, routed)          3.931    25.689    OTTER_CORE/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.146    25.835 f  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35/O
                         net (fo=64, routed)          4.330    30.166    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35_n_1
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.328    30.494 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4_i_4/O
                         net (fo=1, routed)           0.794    31.288    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4_i_4_n_1
    RAMB36_X1Y6          RAMB36E1                                     r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.239ns  (logic 5.393ns (17.264%)  route 25.846ns (82.736%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20]
                         net (fo=1, routed)           2.130     4.584    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_n_48
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.708 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     4.708    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35_n_1
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.922 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           0.000     4.922    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15_n_1
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     5.010 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          4.800     9.810    OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X34Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.348    10.158 r  OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=30, routed)          0.934    11.092    OTTER_CORE/OTTER_MEMORY/DIADI[4]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.331    11.423 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17/O
                         net (fo=1, routed)           0.433    11.856    OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17_n_1
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.980 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_4/O
                         net (fo=99, routed)          5.647    17.627    OTTER_CORE/OTTER_MEMORY/data_out_reg[10][1]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.124    17.751 r  OTTER_CORE/OTTER_MEMORY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    17.751    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_1[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.149 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.149    OTTER_CORE/my_alu/result0_inferred__2/i__carry_n_1
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.263 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.272    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_n_1
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.386    OTTER_CORE/my_alu/result0_inferred__2/i__carry__1_n_1
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 f  OTTER_CORE/my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.311    19.810    OTTER_CORE/my_alu/data3
    SLICE_X44Y26         LUT6 (Prop_lut6_I4_O)        0.124    19.934 f  OTTER_CORE/my_alu/CSR_MTVEC[0]_i_10/O
                         net (fo=1, routed)           0.433    20.368    OTTER_CORE/OTTER_MEMORY/CSR_MSTATUS_reg[0]
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6/O
                         net (fo=1, routed)           1.142    21.634    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6_n_1
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.758 f  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=91, routed)          3.931    25.689    OTTER_CORE/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.146    25.835 f  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35/O
                         net (fo=64, routed)          4.346    30.181    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.328    30.509 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4_i_3/O
                         net (fo=1, routed)           0.730    31.239    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4_i_3_n_1
    RAMB36_X1Y6          RAMB36E1                                     r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_4/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.037ns  (logic 5.393ns (17.376%)  route 25.644ns (82.624%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20]
                         net (fo=1, routed)           2.130     4.584    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_n_48
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.708 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     4.708    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35_n_1
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.922 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           0.000     4.922    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15_n_1
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     5.010 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          4.800     9.810    OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X34Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.348    10.158 r  OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=30, routed)          0.934    11.092    OTTER_CORE/OTTER_MEMORY/DIADI[4]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.331    11.423 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17/O
                         net (fo=1, routed)           0.433    11.856    OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17_n_1
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.980 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_4/O
                         net (fo=99, routed)          5.647    17.627    OTTER_CORE/OTTER_MEMORY/data_out_reg[10][1]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.124    17.751 r  OTTER_CORE/OTTER_MEMORY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    17.751    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_1[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.149 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.149    OTTER_CORE/my_alu/result0_inferred__2/i__carry_n_1
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.263 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.272    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_n_1
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.386    OTTER_CORE/my_alu/result0_inferred__2/i__carry__1_n_1
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 f  OTTER_CORE/my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.311    19.810    OTTER_CORE/my_alu/data3
    SLICE_X44Y26         LUT6 (Prop_lut6_I4_O)        0.124    19.934 f  OTTER_CORE/my_alu/CSR_MTVEC[0]_i_10/O
                         net (fo=1, routed)           0.433    20.368    OTTER_CORE/OTTER_MEMORY/CSR_MSTATUS_reg[0]
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6/O
                         net (fo=1, routed)           1.142    21.634    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6_n_1
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.758 f  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=91, routed)          3.931    25.689    OTTER_CORE/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.146    25.835 f  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35/O
                         net (fo=64, routed)          3.958    29.793    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.328    30.121 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5_i_3/O
                         net (fo=1, routed)           0.916    31.037    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5_i_3_n_1
    RAMB36_X1Y7          RAMB36E1                                     r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.894ns  (logic 5.393ns (17.456%)  route 25.501ns (82.544%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20]
                         net (fo=1, routed)           2.130     4.584    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_n_48
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.708 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     4.708    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35_n_1
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.922 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           0.000     4.922    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15_n_1
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     5.010 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          4.800     9.810    OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X34Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.348    10.158 r  OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=30, routed)          0.934    11.092    OTTER_CORE/OTTER_MEMORY/DIADI[4]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.331    11.423 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17/O
                         net (fo=1, routed)           0.433    11.856    OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17_n_1
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.980 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_4/O
                         net (fo=99, routed)          5.647    17.627    OTTER_CORE/OTTER_MEMORY/data_out_reg[10][1]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.124    17.751 r  OTTER_CORE/OTTER_MEMORY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    17.751    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_1[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.149 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.149    OTTER_CORE/my_alu/result0_inferred__2/i__carry_n_1
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.263 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.272    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_n_1
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.386    OTTER_CORE/my_alu/result0_inferred__2/i__carry__1_n_1
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 f  OTTER_CORE/my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.311    19.810    OTTER_CORE/my_alu/data3
    SLICE_X44Y26         LUT6 (Prop_lut6_I4_O)        0.124    19.934 f  OTTER_CORE/my_alu/CSR_MTVEC[0]_i_10/O
                         net (fo=1, routed)           0.433    20.368    OTTER_CORE/OTTER_MEMORY/CSR_MSTATUS_reg[0]
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6/O
                         net (fo=1, routed)           1.142    21.634    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6_n_1
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.758 f  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=91, routed)          3.931    25.689    OTTER_CORE/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.146    25.835 f  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35/O
                         net (fo=64, routed)          3.953    29.789    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35_n_1
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.328    30.117 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5_i_4/O
                         net (fo=1, routed)           0.778    30.894    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5_i_4_n_1
    RAMB36_X1Y7          RAMB36E1                                     r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_CORE/OTTER_MEMORY/memory_reg_bram_6/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.733ns  (logic 5.393ns (17.548%)  route 25.340ns (82.452%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20]
                         net (fo=1, routed)           2.130     4.584    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_n_48
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.708 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     4.708    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35_n_1
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.922 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           0.000     4.922    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15_n_1
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     5.010 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          4.800     9.810    OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X34Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.348    10.158 r  OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=30, routed)          0.934    11.092    OTTER_CORE/OTTER_MEMORY/DIADI[4]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.331    11.423 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17/O
                         net (fo=1, routed)           0.433    11.856    OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17_n_1
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.980 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_4/O
                         net (fo=99, routed)          5.647    17.627    OTTER_CORE/OTTER_MEMORY/data_out_reg[10][1]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.124    17.751 r  OTTER_CORE/OTTER_MEMORY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    17.751    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_1[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.149 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.149    OTTER_CORE/my_alu/result0_inferred__2/i__carry_n_1
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.263 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.272    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_n_1
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.386    OTTER_CORE/my_alu/result0_inferred__2/i__carry__1_n_1
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 f  OTTER_CORE/my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.311    19.810    OTTER_CORE/my_alu/data3
    SLICE_X44Y26         LUT6 (Prop_lut6_I4_O)        0.124    19.934 f  OTTER_CORE/my_alu/CSR_MTVEC[0]_i_10/O
                         net (fo=1, routed)           0.433    20.368    OTTER_CORE/OTTER_MEMORY/CSR_MSTATUS_reg[0]
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6/O
                         net (fo=1, routed)           1.142    21.634    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6_n_1
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.758 f  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=91, routed)          3.931    25.689    OTTER_CORE/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.146    25.835 f  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35/O
                         net (fo=64, routed)          3.614    29.450    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35_n_1
    SLICE_X43Y33         LUT6 (Prop_lut6_I2_O)        0.328    29.778 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_6_i_3/O
                         net (fo=1, routed)           0.956    30.733    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_6_i_3_n_1
    RAMB36_X2Y6          RAMB36E1                                     r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_6/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_CORE/OTTER_MEMORY/memory_reg_bram_6/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.607ns  (logic 5.393ns (17.620%)  route 25.214ns (82.380%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20]
                         net (fo=1, routed)           2.130     4.584    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_n_48
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.708 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     4.708    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35_n_1
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.922 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           0.000     4.922    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15_n_1
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     5.010 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          4.800     9.810    OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X34Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.348    10.158 r  OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=30, routed)          0.934    11.092    OTTER_CORE/OTTER_MEMORY/DIADI[4]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.331    11.423 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17/O
                         net (fo=1, routed)           0.433    11.856    OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17_n_1
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.980 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_4/O
                         net (fo=99, routed)          5.647    17.627    OTTER_CORE/OTTER_MEMORY/data_out_reg[10][1]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.124    17.751 r  OTTER_CORE/OTTER_MEMORY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    17.751    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_1[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.149 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.149    OTTER_CORE/my_alu/result0_inferred__2/i__carry_n_1
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.263 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.272    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_n_1
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.386    OTTER_CORE/my_alu/result0_inferred__2/i__carry__1_n_1
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 f  OTTER_CORE/my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.311    19.810    OTTER_CORE/my_alu/data3
    SLICE_X44Y26         LUT6 (Prop_lut6_I4_O)        0.124    19.934 f  OTTER_CORE/my_alu/CSR_MTVEC[0]_i_10/O
                         net (fo=1, routed)           0.433    20.368    OTTER_CORE/OTTER_MEMORY/CSR_MSTATUS_reg[0]
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6/O
                         net (fo=1, routed)           1.142    21.634    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6_n_1
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.758 f  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=91, routed)          3.931    25.689    OTTER_CORE/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.146    25.835 f  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35/O
                         net (fo=64, routed)          3.540    29.375    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35_n_1
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.328    29.703 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_6_i_4/O
                         net (fo=1, routed)           0.904    30.607    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_6_i_4_n_1
    RAMB36_X2Y6          RAMB36E1                                     r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_6/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5/DIADI[21]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.453ns  (logic 4.531ns (14.879%)  route 25.922ns (85.121%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20]
                         net (fo=1, routed)           2.130     4.584    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_n_48
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.708 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     4.708    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35_n_1
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.922 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           0.000     4.922    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15_n_1
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     5.010 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          4.800     9.810    OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X34Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.348    10.158 r  OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=30, routed)          0.934    11.092    OTTER_CORE/OTTER_MEMORY/DIADI[4]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.331    11.423 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17/O
                         net (fo=1, routed)           0.433    11.856    OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17_n_1
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.980 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_4/O
                         net (fo=99, routed)          5.231    17.211    OTTER_CORE/OTTER_MEMORY/data_out_reg[10][1]
    SLICE_X43Y32         LUT2 (Prop_lut2_I1_O)        0.150    17.361 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[30]_i_16/O
                         net (fo=10, routed)          1.211    18.572    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[30]_i_16_n_1
    SLICE_X48Y31         LUT3 (Prop_lut3_I1_O)        0.326    18.898 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[1]_i_10/O
                         net (fo=4, routed)           2.067    20.964    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[1]_i_10_n_1
    SLICE_X50Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.088 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[1]_i_2/O
                         net (fo=1, routed)           0.907    21.995    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[1]_i_2_n_1
    SLICE_X46Y16         LUT6 (Prop_lut6_I0_O)        0.124    22.119 f  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[1]_i_1/O
                         net (fo=85, routed)          3.167    25.286    OTTER_CORE/my_regfile/IOBUS_addr[1]
    SLICE_X31Y23         LUT6 (Prop_lut6_I4_O)        0.124    25.410 r  OTTER_CORE/my_regfile/memory_reg_bram_0_i_13/O
                         net (fo=16, routed)          5.043    30.453    OTTER_CORE/OTTER_MEMORY/DIADI[21]
    RAMB36_X1Y7          RAMB36E1                                     r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_5/DIADI[21]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.397ns  (logic 5.393ns (17.742%)  route 25.003ns (82.258%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      2.454     2.454 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/DOBDO[20]
                         net (fo=1, routed)           2.130     4.584    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_n_48
    SLICE_X50Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.708 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.000     4.708    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_35_n_1
    SLICE_X50Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     4.922 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           0.000     4.922    OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_15_n_1
    SLICE_X50Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     5.010 r  OTTER_CORE/OTTER_MEMORY/reg_file_reg_r2_0_31_0_5_i_5/O
                         net (fo=78, routed)          4.800     9.810    OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/ADDRC0
    SLICE_X34Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.348    10.158 r  OTTER_CORE/my_regfile/reg_file_reg_r2_0_31_0_5/RAMC/O
                         net (fo=30, routed)          0.934    11.092    OTTER_CORE/OTTER_MEMORY/DIADI[4]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.331    11.423 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17/O
                         net (fo=1, routed)           0.433    11.856    OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_17_n_1
    SLICE_X45Y17         LUT6 (Prop_lut6_I5_O)        0.124    11.980 r  OTTER_CORE/OTTER_MEMORY/result0_carry__0_i_4/O
                         net (fo=99, routed)          5.647    17.627    OTTER_CORE/OTTER_MEMORY/data_out_reg[10][1]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.124    17.751 r  OTTER_CORE/OTTER_MEMORY/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    17.751    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_1[2]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.149 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.149    OTTER_CORE/my_alu/result0_inferred__2/i__carry_n_1
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.263 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    18.272    OTTER_CORE/my_alu/result0_inferred__2/i__carry__0_n_1
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  OTTER_CORE/my_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.386    OTTER_CORE/my_alu/result0_inferred__2/i__carry__1_n_1
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 f  OTTER_CORE/my_alu/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           1.311    19.810    OTTER_CORE/my_alu/data3
    SLICE_X44Y26         LUT6 (Prop_lut6_I4_O)        0.124    19.934 f  OTTER_CORE/my_alu/CSR_MTVEC[0]_i_10/O
                         net (fo=1, routed)           0.433    20.368    OTTER_CORE/OTTER_MEMORY/CSR_MSTATUS_reg[0]
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.124    20.492 r  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6/O
                         net (fo=1, routed)           1.142    21.634    OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_6_n_1
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.758 f  OTTER_CORE/OTTER_MEMORY/CSR_MTVEC[0]_i_1/O
                         net (fo=91, routed)          3.931    25.689    OTTER_CORE/OTTER_MEMORY/IOBUS_addr[0]
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.146    25.835 f  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35/O
                         net (fo=64, routed)          3.177    29.012    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_0_i_35_n_1
    SLICE_X49Y33         LUT6 (Prop_lut6_I4_O)        0.328    29.340 r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_i_5/O
                         net (fo=1, routed)           1.056    30.397    OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13_i_5_n_1
    RAMB36_X1Y8          RAMB36E1                                     r  OTTER_CORE/OTTER_MEMORY/memory_reg_bram_13/WEA[1]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_oneshot/r_dff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_oneshot/r_dff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.136%)  route 0.124ns (46.864%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE                         0.000     0.000 r  my_oneshot/r_dff1_reg/C
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_oneshot/r_dff1_reg/Q
                         net (fo=2, routed)           0.124     0.265    my_oneshot/r_dff1
    SLICE_X30Y4          FDRE                                         r  my_oneshot/r_dff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/MY_PC/data_out_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_CORE/my_csr/CSR_MEPC_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE                         0.000     0.000 r  OTTER_CORE/MY_PC/data_out_reg[26]/C
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_CORE/MY_PC/data_out_reg[26]/Q
                         net (fo=5, routed)           0.061     0.225    OTTER_CORE/my_fsm/Q[26]
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.045     0.270 r  OTTER_CORE/my_fsm/CSR_MEPC[26]_i_1/O
                         net (fo=1, routed)           0.000     0.270    OTTER_CORE/my_csr/D[26]
    SLICE_X35Y29         FDRE                                         r  OTTER_CORE/my_csr/CSR_MEPC_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/MY_PC/data_out_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_CORE/my_csr/CSR_MEPC_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.321%)  route 0.061ns (22.679%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE                         0.000     0.000 r  OTTER_CORE/MY_PC/data_out_reg[30]/C
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_CORE/MY_PC/data_out_reg[30]/Q
                         net (fo=5, routed)           0.061     0.225    OTTER_CORE/my_fsm/Q[30]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.270 r  OTTER_CORE/my_fsm/CSR_MEPC[30]_i_1/O
                         net (fo=1, routed)           0.000     0.270    OTTER_CORE/my_csr/D[30]
    SLICE_X35Y30         FDRE                                         r  OTTER_CORE/my_csr/CSR_MEPC_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_CORE/my_fsm/FSM_sequential_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_CORE/my_csr/CSR_MEPC_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.648%)  route 0.097ns (34.352%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  OTTER_CORE/my_fsm/FSM_sequential_PS_reg[2]/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_CORE/my_fsm/FSM_sequential_PS_reg[2]/Q
                         net (fo=47, routed)          0.097     0.238    OTTER_CORE/my_fsm/PS[2]
    SLICE_X41Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  OTTER_CORE/my_fsm/CSR_MEPC[7]_i_1/O
                         net (fo=1, routed)           0.000     0.283    OTTER_CORE/my_csr/D[7]
    SLICE_X41Y15         FDRE                                         r  OTTER_CORE/my_csr/CSR_MEPC_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_dbounce/r_buff_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE                         0.000     0.000 r  my_dbounce/r_dff2_reg/C
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_dbounce/r_dff2_reg/Q
                         net (fo=4, routed)           0.108     0.249    my_dbounce/r_dff2
    SLICE_X28Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.294 r  my_dbounce/r_buff_i_1/O
                         net (fo=1, routed)           0.000     0.294    my_dbounce/r_buff_i_1_n_1
    SLICE_X28Y3          FDRE                                         r  my_dbounce/r_buff_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_dbounce/r_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE                         0.000     0.000 r  my_dbounce/r_dff2_reg/C
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_dbounce/r_dff2_reg/Q
                         net (fo=4, routed)           0.109     0.250    my_dbounce/r_dff2
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.045     0.295 r  my_dbounce/r_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    my_dbounce/r_count[1]_i_1_n_1
    SLICE_X28Y3          FDRE                                         r  my_dbounce/r_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_dbounce/r_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE                         0.000     0.000 r  my_dbounce/r_dff2_reg/C
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_dbounce/r_dff2_reg/Q
                         net (fo=4, routed)           0.108     0.249    my_dbounce/r_dff2
    SLICE_X28Y3          LUT4 (Prop_lut4_I3_O)        0.048     0.297 r  my_dbounce/r_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    my_dbounce/r_count[0]_i_1_n_1
    SLICE_X28Y3          FDRE                                         r  my_dbounce/r_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_dbounce/r_dff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_dbounce/r_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE                         0.000     0.000 r  my_dbounce/r_dff2_reg/C
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_dbounce/r_dff2_reg/Q
                         net (fo=4, routed)           0.109     0.250    my_dbounce/r_dff2
    SLICE_X28Y3          LUT5 (Prop_lut5_I4_O)        0.049     0.299 r  my_dbounce/r_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.299    my_dbounce/r_count[2]_i_1_n_1
    SLICE_X28Y3          FDRE                                         r  my_dbounce/r_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_oneshot/r_dff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_oneshot/pos_pulse_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE                         0.000     0.000 r  my_oneshot/r_dff2_reg/C
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  my_oneshot/r_dff2_reg/Q
                         net (fo=1, routed)           0.059     0.207    my_oneshot/r_dff2
    SLICE_X30Y4          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  my_oneshot/pos_pulse_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    my_oneshot/p_1_out[0]
    SLICE_X30Y4          FDRE                                         r  my_oneshot/pos_pulse_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_tc/r_counter32b_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_CORE/OTTER_MEMORY/ioBuffer_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.310%)  route 0.122ns (39.690%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE                         0.000     0.000 r  my_tc/r_counter32b_reg[14]/C
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_tc/r_counter32b_reg[14]/Q
                         net (fo=3, routed)           0.122     0.263    OTTER_CORE/OTTER_MEMORY/r_counter32b_reg[14]
    SLICE_X30Y19         LUT5 (Prop_lut5_I4_O)        0.045     0.308 r  OTTER_CORE/OTTER_MEMORY/ioBuffer[14]_i_1/O
                         net (fo=1, routed)           0.000     0.308    OTTER_CORE/OTTER_MEMORY/ioBuffer[14]_i_1_n_1
    SLICE_X30Y19         FDRE                                         r  OTTER_CORE/OTTER_MEMORY/ioBuffer_reg[14]/D
  -------------------------------------------------------------------    -------------------





