Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Apr 29 17:02:22 2016
| Host         : Junhao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter_block_timing_summary_routed.rpt -rpx counter_block_timing_summary_routed.rpx
| Design       : counter_block
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.689        0.000                      0                   22        0.228        0.000                      0                   22        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.689        0.000                      0                   22        0.228        0.000                      0                   22        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 TENTHS/F1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIN_ONES/FF0/q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.766ns (24.906%)  route 2.310ns (75.094%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    TENTHS/F1/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  TENTHS/F1/q_reg/Q
                         net (fo=6, routed)           1.187     6.847    SECOND_ONES/FF1/Digit4TENTHS_OBUF[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.971 r  SECOND_ONES/FF1/q_i_4/O
                         net (fo=4, routed)           0.651     7.622    TENS/F2/q_reg_2
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.746 r  TENS/F2/q_i_1/O
                         net (fo=4, routed)           0.472     8.217    MIN_ONES/FF0/rollover3
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF0/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.498    14.839    MIN_ONES/FF0/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF0/q_reg/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X64Y79         FDRE (Setup_fdre_C_CE)      -0.169    14.907    MIN_ONES/FF0/q_reg
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 TENTHS/F1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIN_ONES/FF1/q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.766ns (24.906%)  route 2.310ns (75.094%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    TENTHS/F1/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  TENTHS/F1/q_reg/Q
                         net (fo=6, routed)           1.187     6.847    SECOND_ONES/FF1/Digit4TENTHS_OBUF[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.971 r  SECOND_ONES/FF1/q_i_4/O
                         net (fo=4, routed)           0.651     7.622    TENS/F2/q_reg_2
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.746 r  TENS/F2/q_i_1/O
                         net (fo=4, routed)           0.472     8.217    MIN_ONES/FF1/rollover3
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF1/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.498    14.839    MIN_ONES/FF1/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF1/q_reg/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X64Y79         FDRE (Setup_fdre_C_CE)      -0.169    14.907    MIN_ONES/FF1/q_reg
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 TENTHS/F1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIN_ONES/FF2/q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.766ns (24.906%)  route 2.310ns (75.094%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    TENTHS/F1/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  TENTHS/F1/q_reg/Q
                         net (fo=6, routed)           1.187     6.847    SECOND_ONES/FF1/Digit4TENTHS_OBUF[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.971 r  SECOND_ONES/FF1/q_i_4/O
                         net (fo=4, routed)           0.651     7.622    TENS/F2/q_reg_2
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.746 r  TENS/F2/q_i_1/O
                         net (fo=4, routed)           0.472     8.217    MIN_ONES/FF2/rollover3
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF2/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.498    14.839    MIN_ONES/FF2/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF2/q_reg/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X64Y79         FDRE (Setup_fdre_C_CE)      -0.169    14.907    MIN_ONES/FF2/q_reg
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 TENTHS/F1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIN_ONES/FF3/q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.766ns (24.906%)  route 2.310ns (75.094%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    TENTHS/F1/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  TENTHS/F1/q_reg/Q
                         net (fo=6, routed)           1.187     6.847    SECOND_ONES/FF1/Digit4TENTHS_OBUF[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.971 r  SECOND_ONES/FF1/q_i_4/O
                         net (fo=4, routed)           0.651     7.622    TENS/F2/q_reg_2
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.746 r  TENS/F2/q_i_1/O
                         net (fo=4, routed)           0.472     8.217    MIN_ONES/FF3/rollover3
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF3/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.498    14.839    MIN_ONES/FF3/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF3/q_reg/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X64Y79         FDRE (Setup_fdre_C_CE)      -0.169    14.907    MIN_ONES/FF3/q_reg
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 TENTHS/F1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TENS/F1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.766ns (26.113%)  route 2.167ns (73.887%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    TENTHS/F1/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  TENTHS/F1/q_reg/Q
                         net (fo=6, routed)           1.187     6.847    SECOND_ONES/FF1/Digit4TENTHS_OBUF[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.971 r  SECOND_ONES/FF1/q_i_4/O
                         net (fo=4, routed)           0.981     7.951    TENS/F0/q_reg_5
    SLICE_X64Y81         LUT5 (Prop_lut5_I2_O)        0.124     8.075 r  TENS/F0/q_i_1__6/O
                         net (fo=1, routed)           0.000     8.075    TENS/F1/q_reg_2
    SLICE_X64Y81         FDRE                                         r  TENS/F1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.499    14.840    TENS/F1/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  TENS/F1/q_reg/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)        0.077    15.154    TENS/F1/q_reg
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.092ns  (required time - arrival time)
  Source:                 TENTHS/F1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TENS/F0/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.766ns (26.202%)  route 2.157ns (73.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    TENTHS/F1/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  TENTHS/F1/q_reg/Q
                         net (fo=6, routed)           1.187     6.847    SECOND_ONES/FF1/Digit4TENTHS_OBUF[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.971 r  SECOND_ONES/FF1/q_i_4/O
                         net (fo=4, routed)           0.971     7.941    TENS/F1/q_reg_4
    SLICE_X64Y81         LUT5 (Prop_lut5_I2_O)        0.124     8.065 r  TENS/F1/q_i_1__7/O
                         net (fo=1, routed)           0.000     8.065    TENS/F0/q_reg_3
    SLICE_X64Y81         FDRE                                         r  TENS/F0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.499    14.840    TENS/F0/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  TENS/F0/q_reg/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)        0.081    15.158    TENS/F0/q_reg
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  7.092    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 TENTHS/F1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TENS/F2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.792ns (26.762%)  route 2.167ns (73.238%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    TENTHS/F1/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  TENTHS/F1/q_reg/Q
                         net (fo=6, routed)           1.187     6.847    SECOND_ONES/FF1/Digit4TENTHS_OBUF[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I4_O)        0.124     6.971 r  SECOND_ONES/FF1/q_i_4/O
                         net (fo=4, routed)           0.981     7.951    TENS/F0/q_reg_5
    SLICE_X64Y81         LUT5 (Prop_lut5_I2_O)        0.150     8.101 r  TENS/F0/q_i_1__5/O
                         net (fo=1, routed)           0.000     8.101    TENS/F2/q_reg_1
    SLICE_X64Y81         FDRE                                         r  TENS/F2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.499    14.840    TENS/F2/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  TENS/F2/q_reg/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)        0.118    15.195    TENS/F2/q_reg
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 TENTHS/F0/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECOND_ONES/FF0/q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.668ns (35.036%)  route 1.239ns (64.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    TENTHS/F0/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  TENTHS/F0/q_reg/Q
                         net (fo=6, routed)           0.904     6.564    TENTHS/F0/q_reg_0
    SLICE_X64Y86         LUT5 (Prop_lut5_I1_O)        0.150     6.714 r  TENTHS/F0/q_i_1__1/O
                         net (fo=4, routed)           0.334     7.048    SECOND_ONES/FF0/rollover1
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF0/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.504    14.845    SECOND_ONES/FF0/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF0/q_reg/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y85         FDRE (Setup_fdre_C_CE)      -0.373    14.709    SECOND_ONES/FF0/q_reg
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 TENTHS/F0/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECOND_ONES/FF1/q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.668ns (35.036%)  route 1.239ns (64.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    TENTHS/F0/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  TENTHS/F0/q_reg/Q
                         net (fo=6, routed)           0.904     6.564    TENTHS/F0/q_reg_0
    SLICE_X64Y86         LUT5 (Prop_lut5_I1_O)        0.150     6.714 r  TENTHS/F0/q_i_1__1/O
                         net (fo=4, routed)           0.334     7.048    SECOND_ONES/FF1/rollover1
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF1/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.504    14.845    SECOND_ONES/FF1/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF1/q_reg/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y85         FDRE (Setup_fdre_C_CE)      -0.373    14.709    SECOND_ONES/FF1/q_reg
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 TENTHS/F0/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECOND_ONES/FF2/q_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.668ns (35.036%)  route 1.239ns (64.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.621     5.142    TENTHS/F0/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  TENTHS/F0/q_reg/Q
                         net (fo=6, routed)           0.904     6.564    TENTHS/F0/q_reg_0
    SLICE_X64Y86         LUT5 (Prop_lut5_I1_O)        0.150     6.714 r  TENTHS/F0/q_i_1__1/O
                         net (fo=4, routed)           0.334     7.048    SECOND_ONES/FF2/rollover1
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF2/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.504    14.845    SECOND_ONES/FF2/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF2/q_reg/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y85         FDRE (Setup_fdre_C_CE)      -0.373    14.709    SECOND_ONES/FF2/q_reg
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  7.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 TENS/F2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TENS/F0/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.586     1.469    TENS/F2/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  TENS/F2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.148     1.617 f  TENS/F2/q_reg/Q
                         net (fo=5, routed)           0.103     1.720    TENS/F1/q_reg_3
    SLICE_X64Y81         LUT5 (Prop_lut5_I1_O)        0.098     1.818 r  TENS/F1/q_i_1__7/O
                         net (fo=1, routed)           0.000     1.818    TENS/F0/q_reg_3
    SLICE_X64Y81         FDRE                                         r  TENS/F0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.854     1.982    TENS/F0/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  TENS/F0/q_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.121     1.590    TENS/F0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 MIN_ONES/FF2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIN_ONES/FF3/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.213ns (54.865%)  route 0.175ns (45.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.584     1.467    MIN_ONES/FF2/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  MIN_ONES/FF2/q_reg/Q
                         net (fo=4, routed)           0.175     1.806    MIN_ONES/Digit1MIN_ONES_OBUF[2]
    SLICE_X64Y79         LUT4 (Prop_lut4_I1_O)        0.049     1.855 r  MIN_ONES/n3/O
                         net (fo=1, routed)           0.000     1.855    MIN_ONES/FF3/n3__0
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.852     1.980    MIN_ONES/FF3/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF3/q_reg/C
                         clock pessimism             -0.513     1.467    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.131     1.598    MIN_ONES/FF3/q_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SECOND_ONES/FF1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECOND_ONES/FF1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.472    SECOND_ONES/FF1/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  SECOND_ONES/FF1/q_reg/Q
                         net (fo=6, routed)           0.186     1.823    SECOND_ONES/FF0/q_reg_2
    SLICE_X64Y85         LUT3 (Prop_lut3_I1_O)        0.043     1.866 r  SECOND_ONES/FF0/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.866    SECOND_ONES/FF1/n1
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     1.986    SECOND_ONES/FF1/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF1/q_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.133     1.605    SECOND_ONES/FF1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 MIN_ONES/FF3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIN_ONES/FF0/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.246ns (64.664%)  route 0.134ns (35.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.584     1.467    MIN_ONES/FF3/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.148     1.615 f  MIN_ONES/FF3/q_reg/Q
                         net (fo=5, routed)           0.134     1.750    MIN_ONES/FF3/q_reg_0
    SLICE_X64Y79         LUT4 (Prop_lut4_I0_O)        0.098     1.848 r  MIN_ONES/FF3/q_i_2__1/O
                         net (fo=1, routed)           0.000     1.848    MIN_ONES/FF0/n0
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.852     1.980    MIN_ONES/FF0/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF0/q_reg/C
                         clock pessimism             -0.513     1.467    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.120     1.587    MIN_ONES/FF0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SECOND_ONES/FF1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECOND_ONES/FF3/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.472    SECOND_ONES/FF1/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  SECOND_ONES/FF1/q_reg/Q
                         net (fo=6, routed)           0.186     1.823    SECOND_ONES/FF1/q_reg_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.043     1.866 r  SECOND_ONES/FF1/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.866    SECOND_ONES/FF3/n3
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     1.986    SECOND_ONES/FF3/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF3/q_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.131     1.603    SECOND_ONES/FF3/q_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MIN_ONES/FF2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIN_ONES/FF2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.395%)  route 0.175ns (45.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.584     1.467    MIN_ONES/FF2/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  MIN_ONES/FF2/q_reg/Q
                         net (fo=4, routed)           0.175     1.806    MIN_ONES/Digit1MIN_ONES_OBUF[2]
    SLICE_X64Y79         LUT4 (Prop_lut4_I1_O)        0.045     1.851 r  MIN_ONES/n2/O
                         net (fo=1, routed)           0.000     1.851    MIN_ONES/FF2/n2__0
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.852     1.980    MIN_ONES/FF2/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF2/q_reg/C
                         clock pessimism             -0.513     1.467    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.121     1.588    MIN_ONES/FF2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MIN_ONES/FF3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIN_ONES/FF1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.246ns (63.991%)  route 0.138ns (36.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.584     1.467    MIN_ONES/FF3/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.148     1.615 f  MIN_ONES/FF3/q_reg/Q
                         net (fo=5, routed)           0.138     1.754    MIN_ONES/FF1/q_reg_2
    SLICE_X64Y79         LUT3 (Prop_lut3_I2_O)        0.098     1.852 r  MIN_ONES/FF1/q_i_1__4/O
                         net (fo=1, routed)           0.000     1.852    MIN_ONES/FF1/n1
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.852     1.980    MIN_ONES/FF1/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  MIN_ONES/FF1/q_reg/C
                         clock pessimism             -0.513     1.467    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.121     1.588    MIN_ONES/FF1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SECOND_ONES/FF1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECOND_ONES/FF0/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.472    SECOND_ONES/FF1/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  SECOND_ONES/FF1/q_reg/Q
                         net (fo=6, routed)           0.186     1.823    SECOND_ONES/FF1/q_reg_0
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.045     1.868 r  SECOND_ONES/FF1/q_i_2/O
                         net (fo=1, routed)           0.000     1.868    SECOND_ONES/FF0/n0
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     1.986    SECOND_ONES/FF0/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF0/q_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.121     1.593    SECOND_ONES/FF0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 TENTHS/F2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TENTHS/F1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.472    TENTHS/F2/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  TENTHS/F2/q_reg/Q
                         net (fo=6, routed)           0.187     1.824    TENTHS/F0/q_reg_5
    SLICE_X64Y86         LUT4 (Prop_lut4_I1_O)        0.045     1.869 r  TENTHS/F0/q_i_1__9/O
                         net (fo=1, routed)           0.000     1.869    TENTHS/F1/q_reg_1
    SLICE_X64Y86         FDRE                                         r  TENTHS/F1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     1.986    TENTHS/F1/clk_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  TENTHS/F1/q_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.121     1.593    TENTHS/F1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 SECOND_ONES/FF3/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECOND_ONES/FF2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.247ns (61.719%)  route 0.153ns (38.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.589     1.472    SECOND_ONES/FF3/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.148     1.620 f  SECOND_ONES/FF3/q_reg/Q
                         net (fo=6, routed)           0.153     1.773    SECOND_ONES/FF1/q_reg_4
    SLICE_X64Y85         LUT4 (Prop_lut4_I3_O)        0.099     1.872 r  SECOND_ONES/FF1/q_i_1__3/O
                         net (fo=1, routed)           0.000     1.872    SECOND_ONES/FF2/n2
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.858     1.986    SECOND_ONES/FF2/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  SECOND_ONES/FF2/q_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.121     1.593    SECOND_ONES/FF2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   MIN_ONES/FF0/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   MIN_ONES/FF1/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   MIN_ONES/FF2/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   MIN_ONES/FF3/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y85   SECOND_ONES/FF0/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y85   SECOND_ONES/FF1/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y85   SECOND_ONES/FF2/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y85   SECOND_ONES/FF3/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81   TENS/F0/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   SECOND_ONES/FF0/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   SECOND_ONES/FF1/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   SECOND_ONES/FF2/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   SECOND_ONES/FF3/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   TENTHS/F0/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   TENTHS/F1/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   TENTHS/F2/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   SECOND_ONES/FF0/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   SECOND_ONES/FF1/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   SECOND_ONES/FF2/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   MIN_ONES/FF0/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   MIN_ONES/FF1/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   MIN_ONES/FF2/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   MIN_ONES/FF3/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   TENS/F0/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   TENS/F1/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   TENS/F2/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   MIN_ONES/FF0/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   MIN_ONES/FF1/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   MIN_ONES/FF2/q_reg/C



