Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 10:22:46 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      20          
TIMING-16  Warning   Large setup violation          307         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.787     -958.935                    415                  571        0.126        0.000                      0                  571        0.270        0.000                       0                   413  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.787     -958.935                    415                  571        0.126        0.000                      0                  571        0.270        0.000                       0                   413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          415  Failing Endpoints,  Worst Slack       -4.787ns,  Total Violation     -958.935ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.787ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 2.039ns (28.489%)  route 5.118ns (71.511%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 7.436 - 2.500 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  C_internal_reg[12]/Q
                         net (fo=25, routed)          0.868     6.565    DUT/RightShifterComponent/level5_d1_reg[37]_0[12]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.689 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=14, routed)          0.232     6.922    DUT/BisNormal66_out
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  DUT/i___0_carry_i_8/O
                         net (fo=6, routed)           0.342     7.388    DUT/i___0_carry_i_8_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.512 r  DUT/i___0_carry__0_i_7/O
                         net (fo=7, routed)           0.665     8.177    DUT/i___0_carry__0_i_7_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  DUT/i___0_carry__0_i_1_comp/O
                         net (fo=2, routed)           0.507     8.808    DUT/i___0_carry__0_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.345 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          0.676    10.022    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X11Y70         LUT5 (Prop_lut5_I3_O)        0.302    10.324 r  DUT/RightShifterComponent/ShiftValue_d2_reg[2]_srl2_i_1/O
                         net (fo=37, routed)          1.211    11.534    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[2]
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.124    11.658 r  DUT/RightShifterComponent/level5_d1[34]_i_1/O
                         net (fo=3, routed)           0.287    11.945    DUT/RightShifterComponent/level3[10]
    SLICE_X13Y68         LUT4 (Prop_lut4_I0_O)        0.124    12.069 r  DUT/RightShifterComponent/level5_d1[26]_i_1/O
                         net (fo=2, routed)           0.330    12.399    DUT/RightShifterComponent/level4__0[10]
    SLICE_X13Y69         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.513     7.436    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[26]/C
                         clock pessimism              0.259     7.695    
                         clock uncertainty           -0.035     7.659    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)       -0.047     7.612    DUT/RightShifterComponent/level5_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.612    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                 -4.787    

Slack (VIOLATED) :        -4.734ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 2.039ns (28.574%)  route 5.097ns (71.426%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 7.436 - 2.500 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  C_internal_reg[12]/Q
                         net (fo=25, routed)          0.868     6.565    DUT/RightShifterComponent/level5_d1_reg[37]_0[12]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.689 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=14, routed)          0.232     6.922    DUT/BisNormal66_out
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  DUT/i___0_carry_i_8/O
                         net (fo=6, routed)           0.342     7.388    DUT/i___0_carry_i_8_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.512 r  DUT/i___0_carry__0_i_7/O
                         net (fo=7, routed)           0.665     8.177    DUT/i___0_carry__0_i_7_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  DUT/i___0_carry__0_i_1_comp/O
                         net (fo=2, routed)           0.507     8.808    DUT/i___0_carry__0_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.345 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          0.685    10.030    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X10Y70         LUT4 (Prop_lut4_I0_O)        0.302    10.332 r  DUT/RightShifterComponent/ShiftValue_d2_reg[1]_srl2_i_1/O
                         net (fo=24, routed)          0.762    11.093    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[1]
    SLICE_X13Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.217 r  DUT/RightShifterComponent/level5_d1[19]_i_3/O
                         net (fo=3, routed)           0.645    11.862    DUT/RightShifterComponent/level2[3]
    SLICE_X15Y70         LUT5 (Prop_lut5_I4_O)        0.124    11.986 r  DUT/RightShifterComponent/level5_d1[27]_i_1/O
                         net (fo=2, routed)           0.392    12.378    DUT/RightShifterComponent/level4__0[11]
    SLICE_X14Y70         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.513     7.436    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X14Y70         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[27]/C
                         clock pessimism              0.259     7.695    
                         clock uncertainty           -0.035     7.659    
    SLICE_X14Y70         FDRE (Setup_fdre_C_D)       -0.016     7.643    DUT/RightShifterComponent/level5_d1_reg[27]
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -4.734    

Slack (VIOLATED) :        -4.727ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 1.915ns (26.867%)  route 5.213ns (73.133%))
  Logic Levels:           7  (CARRY4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 7.435 - 2.500 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  C_internal_reg[12]/Q
                         net (fo=25, routed)          0.868     6.565    DUT/RightShifterComponent/level5_d1_reg[37]_0[12]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.689 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=14, routed)          0.232     6.922    DUT/BisNormal66_out
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  DUT/i___0_carry_i_8/O
                         net (fo=6, routed)           0.342     7.388    DUT/i___0_carry_i_8_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.512 r  DUT/i___0_carry__0_i_7/O
                         net (fo=7, routed)           0.665     8.177    DUT/i___0_carry__0_i_7_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  DUT/i___0_carry__0_i_1_comp/O
                         net (fo=2, routed)           0.507     8.808    DUT/i___0_carry__0_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.345 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          0.676    10.022    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X11Y70         LUT5 (Prop_lut5_I3_O)        0.302    10.324 r  DUT/RightShifterComponent/ShiftValue_d2_reg[2]_srl2_i_1/O
                         net (fo=37, routed)          1.152    11.475    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[2]
    SLICE_X4Y69          LUT6 (Prop_lut6_I2_O)        0.124    11.599 r  DUT/RightShifterComponent/level5_d1[4]_i_1/O
                         net (fo=2, routed)           0.770    12.369    DUT/RightShifterComponent/level3[4]
    SLICE_X12Y71         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.512     7.435    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X12Y71         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[4]/C
                         clock pessimism              0.259     7.694    
                         clock uncertainty           -0.035     7.658    
    SLICE_X12Y71         FDRE (Setup_fdre_C_D)       -0.016     7.642    DUT/RightShifterComponent/level5_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.642    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 -4.727    

Slack (VIOLATED) :        -4.723ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 2.039ns (28.805%)  route 5.040ns (71.195%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 7.436 - 2.500 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  C_internal_reg[12]/Q
                         net (fo=25, routed)          0.868     6.565    DUT/RightShifterComponent/level5_d1_reg[37]_0[12]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.689 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=14, routed)          0.232     6.922    DUT/BisNormal66_out
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  DUT/i___0_carry_i_8/O
                         net (fo=6, routed)           0.342     7.388    DUT/i___0_carry_i_8_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.512 r  DUT/i___0_carry__0_i_7/O
                         net (fo=7, routed)           0.665     8.177    DUT/i___0_carry__0_i_7_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  DUT/i___0_carry__0_i_1_comp/O
                         net (fo=2, routed)           0.507     8.808    DUT/i___0_carry__0_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.345 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          0.685    10.030    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X10Y70         LUT4 (Prop_lut4_I0_O)        0.302    10.332 r  DUT/RightShifterComponent/ShiftValue_d2_reg[1]_srl2_i_1/O
                         net (fo=24, routed)          0.762    11.093    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[1]
    SLICE_X13Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.217 r  DUT/RightShifterComponent/level5_d1[19]_i_3/O
                         net (fo=3, routed)           0.645    11.862    DUT/RightShifterComponent/level2[3]
    SLICE_X15Y70         LUT5 (Prop_lut5_I4_O)        0.124    11.986 r  DUT/RightShifterComponent/level5_d1[27]_i_1/O
                         net (fo=2, routed)           0.334    12.320    DUT/RightShifterComponent/level4__0[11]
    SLICE_X13Y70         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.513     7.436    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[11]/C
                         clock pessimism              0.259     7.695    
                         clock uncertainty           -0.035     7.659    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)       -0.062     7.597    DUT/RightShifterComponent/level5_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.597    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                 -4.723    

Slack (VIOLATED) :        -4.681ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 2.039ns (28.996%)  route 4.993ns (71.004%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 7.436 - 2.500 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  C_internal_reg[12]/Q
                         net (fo=25, routed)          0.868     6.565    DUT/RightShifterComponent/level5_d1_reg[37]_0[12]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.689 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=14, routed)          0.232     6.922    DUT/BisNormal66_out
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  DUT/i___0_carry_i_8/O
                         net (fo=6, routed)           0.342     7.388    DUT/i___0_carry_i_8_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.512 r  DUT/i___0_carry__0_i_7/O
                         net (fo=7, routed)           0.665     8.177    DUT/i___0_carry__0_i_7_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  DUT/i___0_carry__0_i_1_comp/O
                         net (fo=2, routed)           0.507     8.808    DUT/i___0_carry__0_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.345 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          0.685    10.030    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X10Y70         LUT4 (Prop_lut4_I0_O)        0.302    10.332 r  DUT/RightShifterComponent/ShiftValue_d2_reg[1]_srl2_i_1/O
                         net (fo=24, routed)          0.898    11.230    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[1]
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.124    11.354 r  DUT/RightShifterComponent/level5_d1[32]_i_3/O
                         net (fo=2, routed)           0.417    11.771    DUT/RightShifterComponent/level2[4]
    SLICE_X15Y69         LUT5 (Prop_lut5_I1_O)        0.124    11.895 r  DUT/RightShifterComponent/level5_d1[8]_i_1/O
                         net (fo=1, routed)           0.379    12.274    DUT/RightShifterComponent/level4__0[8]
    SLICE_X15Y69         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.513     7.436    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[8]/C
                         clock pessimism              0.259     7.695    
                         clock uncertainty           -0.035     7.659    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.067     7.592    DUT/RightShifterComponent/level5_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                         -12.274    
  -------------------------------------------------------------------
                         slack                                 -4.681    

Slack (VIOLATED) :        -4.662ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 2.039ns (28.854%)  route 5.028ns (71.146%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 7.436 - 2.500 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  C_internal_reg[12]/Q
                         net (fo=25, routed)          0.868     6.565    DUT/RightShifterComponent/level5_d1_reg[37]_0[12]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.689 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=14, routed)          0.232     6.922    DUT/BisNormal66_out
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  DUT/i___0_carry_i_8/O
                         net (fo=6, routed)           0.342     7.388    DUT/i___0_carry_i_8_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.512 r  DUT/i___0_carry__0_i_7/O
                         net (fo=7, routed)           0.665     8.177    DUT/i___0_carry__0_i_7_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  DUT/i___0_carry__0_i_1_comp/O
                         net (fo=2, routed)           0.507     8.808    DUT/i___0_carry__0_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.345 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          0.685    10.030    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X10Y70         LUT4 (Prop_lut4_I0_O)        0.302    10.332 r  DUT/RightShifterComponent/ShiftValue_d2_reg[1]_srl2_i_1/O
                         net (fo=24, routed)          1.055    11.386    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[1]
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.124    11.510 r  DUT/RightShifterComponent/level5_d1[4]_i_1_comp/O
                         net (fo=1, routed)           0.484    11.995    DUT/RightShifterComponent/level3[4]_repN
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.119 r  DUT/RightShifterComponent/level5_d1[28]_i_1_comp/O
                         net (fo=2, routed)           0.190    12.308    DUT/RightShifterComponent/level4__0[12]
    SLICE_X12Y69         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.513     7.436    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[12]/C
                         clock pessimism              0.259     7.695    
                         clock uncertainty           -0.035     7.659    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)       -0.013     7.646    DUT/RightShifterComponent/level5_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                 -4.662    

Slack (VIOLATED) :        -4.661ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 2.039ns (28.969%)  route 5.000ns (71.031%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 7.436 - 2.500 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  C_internal_reg[12]/Q
                         net (fo=25, routed)          0.868     6.565    DUT/RightShifterComponent/level5_d1_reg[37]_0[12]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.689 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=14, routed)          0.232     6.922    DUT/BisNormal66_out
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  DUT/i___0_carry_i_8/O
                         net (fo=6, routed)           0.342     7.388    DUT/i___0_carry_i_8_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.512 r  DUT/i___0_carry__0_i_7/O
                         net (fo=7, routed)           0.665     8.177    DUT/i___0_carry__0_i_7_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  DUT/i___0_carry__0_i_1_comp/O
                         net (fo=2, routed)           0.507     8.808    DUT/i___0_carry__0_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.345 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          0.737    10.082    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X10Y71         LUT3 (Prop_lut3_I1_O)        0.302    10.384 r  DUT/RightShifterComponent/ShiftValue_d2_reg[0]_srl2_i_1/O
                         net (fo=13, routed)          0.645    11.029    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.153 r  DUT/RightShifterComponent/level5_d1[22]_i_3/O
                         net (fo=3, routed)           0.660    11.813    DUT/RightShifterComponent/level2[6]
    SLICE_X13Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.937 r  DUT/RightShifterComponent/level5_d1[30]_i_1/O
                         net (fo=2, routed)           0.343    12.280    DUT/RightShifterComponent/level4__0[14]
    SLICE_X13Y70         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.513     7.436    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[14]/C
                         clock pessimism              0.259     7.695    
                         clock uncertainty           -0.035     7.659    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)       -0.040     7.619    DUT/RightShifterComponent/level5_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                 -4.661    

Slack (VIOLATED) :        -4.657ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 2.039ns (29.002%)  route 4.992ns (70.998%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 7.435 - 2.500 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  C_internal_reg[12]/Q
                         net (fo=25, routed)          0.868     6.565    DUT/RightShifterComponent/level5_d1_reg[37]_0[12]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.689 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=14, routed)          0.232     6.922    DUT/BisNormal66_out
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  DUT/i___0_carry_i_8/O
                         net (fo=6, routed)           0.342     7.388    DUT/i___0_carry_i_8_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.512 r  DUT/i___0_carry__0_i_7/O
                         net (fo=7, routed)           0.665     8.177    DUT/i___0_carry__0_i_7_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  DUT/i___0_carry__0_i_1_comp/O
                         net (fo=2, routed)           0.507     8.808    DUT/i___0_carry__0_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.345 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          0.737    10.082    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X10Y71         LUT3 (Prop_lut3_I1_O)        0.302    10.384 r  DUT/RightShifterComponent/ShiftValue_d2_reg[0]_srl2_i_1/O
                         net (fo=13, routed)          0.645    11.029    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[0]
    SLICE_X12Y70         LUT6 (Prop_lut6_I4_O)        0.124    11.153 r  DUT/RightShifterComponent/level5_d1[22]_i_3/O
                         net (fo=3, routed)           0.660    11.813    DUT/RightShifterComponent/level2[6]
    SLICE_X13Y71         LUT5 (Prop_lut5_I2_O)        0.124    11.937 r  DUT/RightShifterComponent/level5_d1[30]_i_1/O
                         net (fo=2, routed)           0.335    12.272    DUT/RightShifterComponent/level4__0[14]
    SLICE_X15Y71         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.512     7.435    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X15Y71         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[30]/C
                         clock pessimism              0.259     7.694    
                         clock uncertainty           -0.035     7.658    
    SLICE_X15Y71         FDRE (Setup_fdre_C_D)       -0.043     7.615    DUT/RightShifterComponent/level5_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                         -12.272    
  -------------------------------------------------------------------
                         slack                                 -4.657    

Slack (VIOLATED) :        -4.654ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 2.039ns (29.011%)  route 4.989ns (70.989%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 7.436 - 2.500 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  C_internal_reg[12]/Q
                         net (fo=25, routed)          0.868     6.565    DUT/RightShifterComponent/level5_d1_reg[37]_0[12]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.689 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=14, routed)          0.232     6.922    DUT/BisNormal66_out
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  DUT/i___0_carry_i_8/O
                         net (fo=6, routed)           0.342     7.388    DUT/i___0_carry_i_8_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.512 r  DUT/i___0_carry__0_i_7/O
                         net (fo=7, routed)           0.665     8.177    DUT/i___0_carry__0_i_7_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  DUT/i___0_carry__0_i_1_comp/O
                         net (fo=2, routed)           0.507     8.808    DUT/i___0_carry__0_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.345 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          0.676    10.022    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X11Y70         LUT5 (Prop_lut5_I3_O)        0.302    10.324 r  DUT/RightShifterComponent/ShiftValue_d2_reg[2]_srl2_i_1/O
                         net (fo=37, routed)          1.054    11.378    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[2]
    SLICE_X14Y70         LUT5 (Prop_lut5_I3_O)        0.124    11.502 r  DUT/RightShifterComponent/level5_d1[5]_i_1/O
                         net (fo=3, routed)           0.313    11.815    DUT/RightShifterComponent/level3[5]
    SLICE_X15Y71         LUT3 (Prop_lut3_I2_O)        0.124    11.939 r  DUT/RightShifterComponent/level5_d1[29]_i_1/O
                         net (fo=2, routed)           0.331    12.270    DUT/RightShifterComponent/level4__0[13]
    SLICE_X15Y69         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.513     7.436    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[13]/C
                         clock pessimism              0.259     7.695    
                         clock uncertainty           -0.035     7.659    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)       -0.043     7.616    DUT/RightShifterComponent/level5_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.616    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                 -4.654    

Slack (VIOLATED) :        -4.626ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 1.915ns (27.503%)  route 5.048ns (72.497%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 7.436 - 2.500 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.639     5.242    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  C_internal_reg[12]/Q
                         net (fo=25, routed)          0.868     6.565    DUT/RightShifterComponent/level5_d1_reg[37]_0[12]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.124     6.689 f  DUT/RightShifterComponent/CisNormal_d2_reg_srl2_i_1/O
                         net (fo=14, routed)          0.232     6.922    DUT/BisNormal66_out
    SLICE_X10Y65         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  DUT/i___0_carry_i_8/O
                         net (fo=6, routed)           0.342     7.388    DUT/i___0_carry_i_8_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.512 r  DUT/i___0_carry__0_i_7/O
                         net (fo=7, routed)           0.665     8.177    DUT/i___0_carry__0_i_7_n_0
    SLICE_X8Y65          LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  DUT/i___0_carry__0_i_1_comp/O
                         net (fo=2, routed)           0.507     8.808    DUT/i___0_carry__0_i_1_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     9.345 f  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=22, routed)          0.685    10.030    DUT/RightShifterComponent/ps_d1_reg[5]_11[0]
    SLICE_X10Y70         LUT4 (Prop_lut4_I0_O)        0.302    10.332 f  DUT/RightShifterComponent/ShiftValue_d2_reg[1]_srl2_i_1/O
                         net (fo=24, routed)          0.725    11.056    DUT/RightShifterComponent/minusOp_inferred__6/i__carry__0[1]
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124    11.180 r  DUT/RightShifterComponent/level5_d1[40]_i_2/O
                         net (fo=4, routed)           1.024    12.205    DUT/RightShifterComponent/level5_d1[40]_i_2_n_0
    SLICE_X15Y70         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.513     7.436    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[40]/C
                         clock pessimism              0.259     7.695    
                         clock uncertainty           -0.035     7.659    
    SLICE_X15Y70         FDRE (Setup_fdre_C_D)       -0.081     7.578    DUT/RightShifterComponent/level5_d1_reg[40]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 -4.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.568     1.487    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  DUT/NormalizationShifter/level0_d1_reg[36]/Q
                         net (fo=1, routed)           0.056     1.684    DUT/NormalizationShifter/level0_d1[36]
    SLICE_X9Y81          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.837     2.002    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[36]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.071     1.558    DUT/NormalizationShifter/level0_d2_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/NormalizationShifter/level5_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.571     1.490    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  DUT/NormalizationShifter/level3_d1_reg[0]/Q
                         net (fo=4, routed)           0.103     1.735    DUT/NormalizationShifter/level3_d1[0]
    SLICE_X14Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  DUT/NormalizationShifter/level5_d1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.780    DUT/NormalizationShifter/level50_in[24]
    SLICE_X14Y64         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.841     2.006    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X14Y64         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[24]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.121     1.624    DUT/NormalizationShifter/level5_d1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d1_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.567     1.486    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  DUT/NormalizationShifter/level0_d1_reg[33]/Q
                         net (fo=1, routed)           0.056     1.706    DUT/NormalizationShifter/level0_d1[33]
    SLICE_X8Y80          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.836     2.001    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[33]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.060     1.546    DUT/NormalizationShifter/level0_d2_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.567     1.486    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.650 r  DUT/NormalizationShifter/level0_d1_reg[35]/Q
                         net (fo=1, routed)           0.056     1.706    DUT/NormalizationShifter/level0_d1[35]
    SLICE_X8Y80          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.836     2.001    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[35]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.053     1.539    DUT/NormalizationShifter/level0_d2_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.565     1.484    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  DUT/NormalizationShifter/level0_d1_reg[13]/Q
                         net (fo=1, routed)           0.112     1.737    DUT/NormalizationShifter/level0_d1[13]
    SLICE_X13Y76         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.831     1.996    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[13]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X13Y76         FDRE (Hold_fdre_C_D)         0.070     1.565    DUT/NormalizationShifter/level0_d2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/NormalizationShifter/level5_d1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.571     1.490    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X15Y65         FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  DUT/NormalizationShifter/level3_d1_reg[5]/Q
                         net (fo=4, routed)           0.123     1.754    DUT/NormalizationShifter/level3_d1[5]
    SLICE_X14Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  DUT/NormalizationShifter/level5_d1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.799    DUT/NormalizationShifter/level50_in[29]
    SLICE_X14Y64         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.841     2.006    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X14Y64         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[29]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.121     1.626    DUT/NormalizationShifter/level5_d1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DUT/Bsgn_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/Bsgn_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.590     1.509    DUT/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  DUT/Bsgn_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  DUT/Bsgn_d1_reg/Q
                         net (fo=2, routed)           0.108     1.759    DUT/Bsgn_d1
    SLICE_X6Y76          FDRE                                         r  DUT/Bsgn_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.859     2.024    DUT/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  DUT/Bsgn_d2_reg/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.060     1.583    DUT/Bsgn_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 prev_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            start_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  prev_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.128     1.638 f  prev_start_reg/Q
                         net (fo=1, routed)           0.054     1.693    prev_start
    SLICE_X3Y74          LUT2 (Prop_lut2_I1_O)        0.099     1.792 r  start_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.792    start_pulse_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  start_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  start_pulse_reg/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.091     1.601    start_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level0_d1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/NormalizationShifter/level0_d2_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.568     1.487    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  DUT/NormalizationShifter/level0_d1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  DUT/NormalizationShifter/level0_d1_reg[34]/Q
                         net (fo=1, routed)           0.110     1.761    DUT/NormalizationShifter/level0_d1[34]
    SLICE_X10Y80         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.836     2.001    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  DUT/NormalizationShifter/level0_d2_reg[34]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.059     1.559    DUT/NormalizationShifter/level0_d2_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DUT/ShiftValue_d2_reg[3]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            DUT/ShiftValue_d2_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.923%)  route 0.204ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.565     1.484    DUT/clk_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  DUT/ShiftValue_d2_reg[3]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  DUT/ShiftValue_d2_reg[3]_srl2_srlopt/Q
                         net (fo=1, routed)           0.204     1.829    DUT/srlopt_n_4
    SLICE_X14Y73         SRL16E                                       r  DUT/ShiftValue_d2_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.831     1.996    DUT/clk_IBUF_BUFG
    SLICE_X14Y73         SRL16E                                       r  DUT/ShiftValue_d2_reg[3]_srl2/CLK
                         clock pessimism             -0.479     1.516    
    SLICE_X14Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.624    DUT/ShiftValue_d2_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.500       0.345      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.500       0.346      DSP48_X0Y28     DUT/multOp/CLK
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X10Y73    A_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X10Y64    A_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X10Y64    A_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X7Y68     A_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X8Y66     A_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X6Y67     A_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X4Y73     A_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.500       1.500      SLICE_X11Y69    A_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X2Y76     DUT/AisZero_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X2Y76     DUT/AisZero_d2_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X6Y73     DUT/AexpPlusBexp_d2_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X2Y76     DUT/AisZero_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.250       0.270      SLICE_X2Y76     DUT/AisZero_d2_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 4.111ns (53.427%)  route 3.584ns (46.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.638     5.241    clk_IBUF_BUFG
    SLICE_X9Y66          FDCE                                         r  C_internal_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDCE (Prop_fdce_C_Q)         0.419     5.660 r  C_internal_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.584     9.244    C_internal_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.692    12.936 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.936    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.613ns  (logic 4.009ns (52.654%)  route 3.604ns (47.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.638     5.241    clk_IBUF_BUFG
    SLICE_X9Y66          FDCE                                         r  C_internal_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDCE (Prop_fdce_C_Q)         0.456     5.697 r  C_internal_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.604     9.301    C_internal_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.854 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.854    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.254ns  (logic 4.053ns (55.875%)  route 3.201ns (44.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.638     5.241    clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  C_internal_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDCE (Prop_fdce_C_Q)         0.518     5.759 r  C_internal_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.201     8.960    C_internal_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.495 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.495    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.760ns  (logic 4.008ns (59.288%)  route 2.752ns (40.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.637     5.240    clk_IBUF_BUFG
    SLICE_X13Y67         FDCE                                         r  C_internal_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.456     5.696 r  C_internal_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.752     8.448    C_internal_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.999 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.999    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 4.069ns (61.013%)  route 2.600ns (38.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.637     5.240    clk_IBUF_BUFG
    SLICE_X14Y67         FDCE                                         r  C_internal_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.518     5.758 r  C_internal_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.600     8.357    C_internal_reg[3]_lopt_replica_1
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.908 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.908    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 4.204ns (63.602%)  route 2.406ns (36.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.637     5.240    clk_IBUF_BUFG
    SLICE_X14Y67         FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.478     5.718 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.406     8.124    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.726    11.850 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.850    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 4.146ns (63.473%)  route 2.386ns (36.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.637     5.240    clk_IBUF_BUFG
    SLICE_X13Y67         FDCE                                         r  C_internal_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.419     5.659 r  C_internal_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           2.386     8.045    C_internal_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         3.727    11.772 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.772    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 4.026ns (63.257%)  route 2.339ns (36.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.637     5.240    clk_IBUF_BUFG
    SLICE_X13Y67         FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.456     5.696 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           2.339     8.034    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.605 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.605    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.330ns  (logic 4.148ns (65.528%)  route 2.182ns (34.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.637     5.240    clk_IBUF_BUFG
    SLICE_X15Y67         FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.419     5.659 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.182     7.841    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         3.729    11.570 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.570    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.327ns  (logic 4.146ns (65.528%)  route 2.181ns (34.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.637     5.240    clk_IBUF_BUFG
    SLICE_X15Y67         FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.419     5.659 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.181     7.840    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         3.727    11.566 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.566    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.363ns (74.987%)  route 0.455ns (25.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  fsm_done_reg/Q
                         net (fo=1, routed)           0.455     2.109    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.331 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.331    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.373ns (71.202%)  route 0.555ns (28.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.555     2.186    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.418 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.418    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.410ns (73.919%)  route 0.498ns (26.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  C_internal_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  C_internal_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.498     2.153    C_internal_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.422 r  R_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.422    R[15]
    V11                                                               r  R[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.393ns (71.431%)  route 0.557ns (28.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X13Y67         FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.557     2.187    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.439 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.439    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.389ns (71.115%)  route 0.564ns (28.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X15Y67         FDCE                                         r  C_internal_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  C_internal_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.564     2.194    C_internal_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.442 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.442    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.420ns (71.032%)  route 0.579ns (28.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X14Y67         FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.579     2.231    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.487 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.487    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.457ns (71.941%)  route 0.568ns (28.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  C_internal_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDCE (Prop_fdce_C_Q)         0.148     1.637 r  C_internal_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.568     2.205    C_internal_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.309     3.514 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.514    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.433ns (70.323%)  route 0.605ns (29.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X15Y67         FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.128     1.616 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.605     2.221    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         1.305     3.527 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.527    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.437ns (70.364%)  route 0.605ns (29.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X15Y67         FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.128     1.616 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.605     2.222    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         1.309     3.530 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.530    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.412ns (67.958%)  route 0.666ns (32.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X13Y67         FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.666     2.295    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.566 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.566    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[13]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.134ns  (logic 1.480ns (28.820%)  route 3.654ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.654     5.134    rst_IBUF
    SLICE_X14Y66         FDCE                                         f  C_internal_reg[13]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  C_internal_reg[13]_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[13]_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.134ns  (logic 1.480ns (28.820%)  route 3.654ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.654     5.134    rst_IBUF
    SLICE_X14Y66         FDCE                                         f  C_internal_reg[13]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  C_internal_reg[13]_replica_1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.134ns  (logic 1.480ns (28.820%)  route 3.654ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.654     5.134    rst_IBUF
    SLICE_X14Y66         FDCE                                         f  C_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  C_internal_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.134ns  (logic 1.480ns (28.820%)  route 3.654ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.654     5.134    rst_IBUF
    SLICE_X14Y66         FDCE                                         f  C_internal_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  C_internal_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.134ns  (logic 1.480ns (28.820%)  route 3.654ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.654     5.134    rst_IBUF
    SLICE_X14Y66         FDCE                                         f  C_internal_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  C_internal_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.134ns  (logic 1.480ns (28.820%)  route 3.654ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.654     5.134    rst_IBUF
    SLICE_X14Y66         FDCE                                         f  C_internal_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  C_internal_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.134ns  (logic 1.480ns (28.820%)  route 3.654ns (71.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.654     5.134    rst_IBUF
    SLICE_X14Y66         FDCE                                         f  C_internal_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.517     4.940    clk_IBUF_BUFG
    SLICE_X14Y66         FDCE                                         r  C_internal_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.856ns  (logic 1.480ns (30.466%)  route 3.377ns (69.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.377     4.856    rst_IBUF
    SLICE_X10Y66         FDCE                                         f  C_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.520     4.943    clk_IBUF_BUFG
    SLICE_X10Y66         FDCE                                         r  C_internal_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.856ns  (logic 1.480ns (30.466%)  route 3.377ns (69.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.377     4.856    rst_IBUF
    SLICE_X11Y66         FDCE                                         f  C_internal_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.520     4.943    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.856ns  (logic 1.480ns (30.466%)  route 3.377ns (69.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.377     4.856    rst_IBUF
    SLICE_X11Y66         FDCE                                         f  C_internal_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         1.520     4.943    clk_IBUF_BUFG
    SLICE_X11Y66         FDCE                                         r  C_internal_reg[11]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            wait_cycles_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.247ns (25.064%)  route 0.740ns (74.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          0.740     0.987    rst_IBUF
    SLICE_X1Y73          FDCE                                         f  wait_cycles_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  wait_cycles_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            prev_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.245ns (24.496%)  route 0.757ns (75.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.757     1.002    start_IBUF
    SLICE_X3Y74          FDRE                                         r  prev_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  prev_start_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.247ns (24.431%)  route 0.765ns (75.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          0.765     1.013    rst_IBUF
    SLICE_X1Y72          FDCE                                         f  fsm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.247ns (24.338%)  route 0.769ns (75.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          0.769     1.017    rst_IBUF
    SLICE_X3Y72          FDPE                                         f  FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X3Y72          FDPE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            index_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.247ns (24.338%)  route 0.769ns (75.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          0.769     1.017    rst_IBUF
    SLICE_X2Y72          FDCE                                         f  index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  index_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            index_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.247ns (24.338%)  route 0.769ns (75.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          0.769     1.017    rst_IBUF
    SLICE_X2Y72          FDCE                                         f  index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  index_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.247ns (22.694%)  route 0.843ns (77.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          0.843     1.090    rst_IBUF
    SLICE_X3Y71          FDCE                                         f  B_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y71          FDCE                                         r  B_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.247ns (22.694%)  route 0.843ns (77.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          0.843     1.090    rst_IBUF
    SLICE_X2Y71          FDCE                                         f  C_internal_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  C_internal_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.247ns (22.608%)  route 0.847ns (77.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          0.847     1.094    rst_IBUF
    SLICE_X4Y73          FDCE                                         f  A_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.859     2.024    clk_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  A_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.247ns (22.426%)  route 0.856ns (77.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          0.856     1.103    rst_IBUF
    SLICE_X3Y73          FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=412, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X3Y73          FDCE                                         r  FSM_onehot_state_reg[1]/C





