/// Auto-generated register definitions for IO_QSPI
/// Family: rp2040
/// Vendor: Raspberry Pi
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::raspberrypi::rp2040::io_qspi {

// ============================================================================
// IO_QSPI - Peripheral Registers
// Base Address: 0x40018000
// ============================================================================

/// IO_QSPI Register Structure
struct IO_QSPI_Registers {
    /// GPIO status
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t GPIO_QSPI_SCLK_STATUS;

    /// GPIO control including function select and overrides.
    /// Offset: 0x0004
    /// Reset value: 0x0000001F
    volatile uint32_t GPIO_QSPI_SCLK_CTRL;

    /// GPIO status
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t GPIO_QSPI_SS_STATUS;

    /// GPIO control including function select and overrides.
    /// Offset: 0x000C
    /// Reset value: 0x0000001F
    volatile uint32_t GPIO_QSPI_SS_CTRL;

    /// GPIO status
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    volatile uint32_t GPIO_QSPI_SD0_STATUS;

    /// GPIO control including function select and overrides.
    /// Offset: 0x0014
    /// Reset value: 0x0000001F
    volatile uint32_t GPIO_QSPI_SD0_CTRL;

    /// GPIO status
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    volatile uint32_t GPIO_QSPI_SD1_STATUS;

    /// GPIO control including function select and overrides.
    /// Offset: 0x001C
    /// Reset value: 0x0000001F
    volatile uint32_t GPIO_QSPI_SD1_CTRL;

    /// GPIO status
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    volatile uint32_t GPIO_QSPI_SD2_STATUS;

    /// GPIO control including function select and overrides.
    /// Offset: 0x0024
    /// Reset value: 0x0000001F
    volatile uint32_t GPIO_QSPI_SD2_CTRL;

    /// GPIO status
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    volatile uint32_t GPIO_QSPI_SD3_STATUS;

    /// GPIO control including function select and overrides.
    /// Offset: 0x002C
    /// Reset value: 0x0000001F
    volatile uint32_t GPIO_QSPI_SD3_CTRL;

    /// Raw Interrupts
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    volatile uint32_t INTR;

    /// Interrupt Enable for proc0
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    volatile uint32_t PROC0_INTE;

    /// Interrupt Force for proc0
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    volatile uint32_t PROC0_INTF;

    /// Interrupt status after masking & forcing for proc0
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    volatile uint32_t PROC0_INTS;

    /// Interrupt Enable for proc1
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    volatile uint32_t PROC1_INTE;

    /// Interrupt Force for proc1
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    volatile uint32_t PROC1_INTF;

    /// Interrupt status after masking & forcing for proc1
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    volatile uint32_t PROC1_INTS;

    /// Interrupt Enable for dormant_wake
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    volatile uint32_t DORMANT_WAKE_INTE;

    /// Interrupt Force for dormant_wake
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    volatile uint32_t DORMANT_WAKE_INTF;

    /// Interrupt status after masking & forcing for dormant_wake
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    volatile uint32_t DORMANT_WAKE_INTS;
};

static_assert(sizeof(IO_QSPI_Registers) >= 88, "IO_QSPI_Registers size mismatch");

/// IO_QSPI peripheral instance
inline IO_QSPI_Registers* IO_QSPI() {
    return reinterpret_cast<IO_QSPI_Registers*>(0x40018000);
}

}  // namespace alloy::hal::raspberrypi::rp2040::io_qspi
