input_directory = "C:\repo\genai_fpga\Dataset_860_parsing\Dataset_complet\dsp_core_pipelined_fft-ifft_128_points_processor\SRC"
output_file = "C:\repo\genai_fpga\Dataset_860_parsing\Dataset_complet\dsp_core_pipelined_fft-ifft_128_points_processor\SRC\sdf_test.csv"
excluded_directories = sim,TB
excluded_files = bufram128c.v
define_list = XILINX_SPARTAN6_FPGA,XILINX_FPGA,ETH_BIST
