lbl_802AECE0:
/* 802AECE0 00000000  C0 63 00 0C */	lfs f3, 0xc(r3)
/* 802AECE4 00000004  C0 02 BE 80 */	lfs f0, Z2SeMgr__LIT_4042(r2)
/* 802AECE8 00000008  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 802AECEC 00000000  40 81 00 08 */	ble lbl_802AECF4
/* 802AECF0 00000004  48 00 00 18 */	b lbl_802AED08
lbl_802AECF4:
/* 802AECF4 00000000  C0 02 BE 78 */	lfs f0, Z2SeMgr__LIT_4040(r2)
/* 802AECF8 00000004  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 802AECFC 00000000  40 80 00 08 */	bge lbl_802AED04
/* 802AED00 00000004  48 00 00 08 */	b lbl_802AED08
lbl_802AED04:
/* 802AED04 00000000  FC 00 18 90 */	fmr f0, f3
lbl_802AED08:
/* 802AED08 00000000  C0 83 00 08 */	lfs f4, 8(r3)
/* 802AED0C 00000004  C0 22 BE 80 */	lfs f1, Z2SeMgr__LIT_4042(r2)
/* 802AED10 00000008  FC 04 08 40 */	fcmpo cr0, f4, f1
/* 802AED14 00000000  40 81 00 08 */	ble lbl_802AED1C
/* 802AED18 00000004  48 00 00 18 */	b lbl_802AED30
lbl_802AED1C:
/* 802AED1C 00000000  C0 22 BE 78 */	lfs f1, Z2SeMgr__LIT_4040(r2)
/* 802AED20 00000004  FC 04 08 40 */	fcmpo cr0, f4, f1
/* 802AED24 00000000  40 80 00 08 */	bge lbl_802AED2C
/* 802AED28 00000004  48 00 00 08 */	b lbl_802AED30
lbl_802AED2C:
/* 802AED2C 00000000  FC 20 20 90 */	fmr f1, f4
lbl_802AED30:
/* 802AED30 00000000  EC 21 00 2A */	fadds f1, f1, f0
/* 802AED34 00000004  C0 02 BE 78 */	lfs f0, Z2SeMgr__LIT_4040(r2)
/* 802AED38 00000008  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 802AED3C 00000000  40 81 00 7C */	ble lbl_802AEDB8
/* 802AED40 00000004  C0 42 BE 80 */	lfs f2, Z2SeMgr__LIT_4042(r2)
/* 802AED44 00000014  FC 03 10 40 */	fcmpo cr0, f3, f2
/* 802AED48 00000000  40 81 00 08 */	ble lbl_802AED50
/* 802AED4C 00000004  48 00 00 18 */	b lbl_802AED64
lbl_802AED50:
/* 802AED50 00000000  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 802AED54 00000000  40 80 00 0C */	bge lbl_802AED60
/* 802AED58 00000004  FC 40 00 90 */	fmr f2, f0
/* 802AED5C 00000008  48 00 00 08 */	b lbl_802AED64
lbl_802AED60:
/* 802AED60 00000000  FC 40 18 90 */	fmr f2, f3
lbl_802AED64:
/* 802AED64 00000000  C0 02 BE 80 */	lfs f0, Z2SeMgr__LIT_4042(r2)
/* 802AED68 00000004  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 802AED6C 00000000  40 81 00 08 */	ble lbl_802AED74
/* 802AED70 00000004  48 00 00 18 */	b lbl_802AED88
lbl_802AED74:
/* 802AED74 00000000  C0 02 BE 78 */	lfs f0, Z2SeMgr__LIT_4040(r2)
/* 802AED78 00000004  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 802AED7C 00000000  40 80 00 08 */	bge lbl_802AED84
/* 802AED80 00000004  48 00 00 08 */	b lbl_802AED88
lbl_802AED84:
/* 802AED84 00000000  FC 00 20 90 */	fmr f0, f4
lbl_802AED88:
/* 802AED88 00000000  C0 22 BE 80 */	lfs f1, Z2SeMgr__LIT_4042(r2)
/* 802AED8C 00000004  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 802AED90 00000000  40 81 00 08 */	ble lbl_802AED98
/* 802AED94 00000004  48 00 00 18 */	b lbl_802AEDAC
lbl_802AED98:
/* 802AED98 00000000  C0 22 BE 78 */	lfs f1, Z2SeMgr__LIT_4040(r2)
/* 802AED9C 00000004  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 802AEDA0 00000000  40 80 00 08 */	bge lbl_802AEDA8
/* 802AEDA4 00000004  48 00 00 08 */	b lbl_802AEDAC
lbl_802AEDA8:
/* 802AEDA8 00000000  FC 20 18 90 */	fmr f1, f3
lbl_802AEDAC:
/* 802AEDAC 00000000  EC 00 10 2A */	fadds f0, f0, f2
/* 802AEDB0 00000004  EC 21 00 24 */	fdivs f1, f1, f0
/* 802AEDB4 00000008  4E 80 00 20 */	blr 
lbl_802AEDB8:
/* 802AEDB8 00000000  C0 22 BE A8 */	lfs f1, Z2SeMgr__LIT_4052(r2)
/* 802AEDBC 00000004  4E 80 00 20 */	blr 
