Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep 29 17:21:16 2022
| Host         : DESKTOP-FRUK6JR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file intellight_v2_wrapper_timing_summary_routed.rpt -pb intellight_v2_wrapper_timing_summary_routed.pb -rpx intellight_v2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : intellight_v2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.126        0.000                      0                 5248        0.045        0.000                      0                 5248        7.520        0.000                       0                  2232  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.500}      17.000          58.824          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.126        0.000                      0                 5248        0.045        0.000                      0                 5248        7.520        0.000                       0                  2232  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.606ns  (logic 7.094ns (45.457%)  route 8.512ns (54.543%))
  Logic Levels:           17  (CARRY4=9 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 19.640 - 17.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.694     2.988    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.442 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=4, routed)           1.671     7.113    intellight_v2_i/QA_0/inst/max0/Droad2[34]
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][2]_i_1/O
                         net (fo=4, routed)           1.097     8.334    intellight_v2_i/QA_0/inst/max0/Q3[2]
    SLICE_X39Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.458 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.458    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.008 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.008    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          1.106    10.228    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.150    10.378 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.622    11.000    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X47Y69         LUT4 (Prop_lut4_I3_O)        0.326    11.326 r  intellight_v2_i/QA_0/inst/max0/__7_carry_i_7/O
                         net (fo=1, routed)           0.000    11.326    intellight_v2_i/QA_0/inst/max0/__7_carry_i_7_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.876 r  intellight_v2_i/QA_0/inst/max0/__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.876    intellight_v2_i/QA_0/inst/max0/__7_carry_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  intellight_v2_i/QA_0/inst/max0/__7_carry__0/CO[3]
                         net (fo=16, routed)          1.152    13.142    intellight_v2_i/QA_0/inst/max0/p_1_in
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.150    13.292 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18/O
                         net (fo=1, routed)           0.652    13.943    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.269 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12/O
                         net (fo=3, routed)           0.717    14.987    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124    15.111 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_3/O
                         net (fo=1, routed)           0.379    15.490    intellight_v2_i/QA_0/inst/max0_n_67
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.997 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.997    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.331 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.588    16.919    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.303    17.222 r  intellight_v2_i/QA_0/inst/x__45_carry__0_i_2/O
                         net (fo=1, routed)           0.519    17.741    intellight_v2_i/QA_0/inst/x__45_carry__0_i_2_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.145 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.145    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.262 r  intellight_v2_i/QA_0/inst/x__45_carry__1/CO[3]
                         net (fo=1, routed)           0.009    18.271    intellight_v2_i/QA_0/inst/x__45_carry__1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.594 r  intellight_v2_i/QA_0/inst/x__45_carry__2/O[1]
                         net (fo=1, routed)           0.000    18.594    intellight_v2_i/QA_0/inst/x[13]
    SLICE_X46Y75         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.461    19.640    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y75         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[13]/C
                         clock pessimism              0.229    19.869    
                         clock uncertainty           -0.257    19.612    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)        0.109    19.721    intellight_v2_i/QA_0/inst/x_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         19.721    
                         arrival time                         -18.594    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.598ns  (logic 7.086ns (45.429%)  route 8.512ns (54.571%))
  Logic Levels:           17  (CARRY4=9 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 19.640 - 17.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.694     2.988    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.442 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=4, routed)           1.671     7.113    intellight_v2_i/QA_0/inst/max0/Droad2[34]
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][2]_i_1/O
                         net (fo=4, routed)           1.097     8.334    intellight_v2_i/QA_0/inst/max0/Q3[2]
    SLICE_X39Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.458 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.458    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.008 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.008    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          1.106    10.228    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.150    10.378 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.622    11.000    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X47Y69         LUT4 (Prop_lut4_I3_O)        0.326    11.326 r  intellight_v2_i/QA_0/inst/max0/__7_carry_i_7/O
                         net (fo=1, routed)           0.000    11.326    intellight_v2_i/QA_0/inst/max0/__7_carry_i_7_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.876 r  intellight_v2_i/QA_0/inst/max0/__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.876    intellight_v2_i/QA_0/inst/max0/__7_carry_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  intellight_v2_i/QA_0/inst/max0/__7_carry__0/CO[3]
                         net (fo=16, routed)          1.152    13.142    intellight_v2_i/QA_0/inst/max0/p_1_in
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.150    13.292 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18/O
                         net (fo=1, routed)           0.652    13.943    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.269 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12/O
                         net (fo=3, routed)           0.717    14.987    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124    15.111 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_3/O
                         net (fo=1, routed)           0.379    15.490    intellight_v2_i/QA_0/inst/max0_n_67
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.997 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.997    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.331 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.588    16.919    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.303    17.222 r  intellight_v2_i/QA_0/inst/x__45_carry__0_i_2/O
                         net (fo=1, routed)           0.519    17.741    intellight_v2_i/QA_0/inst/x__45_carry__0_i_2_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.145 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.145    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.262 r  intellight_v2_i/QA_0/inst/x__45_carry__1/CO[3]
                         net (fo=1, routed)           0.009    18.271    intellight_v2_i/QA_0/inst/x__45_carry__1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.586 r  intellight_v2_i/QA_0/inst/x__45_carry__2/O[3]
                         net (fo=1, routed)           0.000    18.586    intellight_v2_i/QA_0/inst/x[15]
    SLICE_X46Y75         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.461    19.640    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y75         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[15]/C
                         clock pessimism              0.229    19.869    
                         clock uncertainty           -0.257    19.612    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)        0.109    19.721    intellight_v2_i/QA_0/inst/x_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         19.721    
                         arrival time                         -18.586    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.522ns  (logic 7.010ns (45.162%)  route 8.512ns (54.838%))
  Logic Levels:           17  (CARRY4=9 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 19.640 - 17.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.694     2.988    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.442 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=4, routed)           1.671     7.113    intellight_v2_i/QA_0/inst/max0/Droad2[34]
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][2]_i_1/O
                         net (fo=4, routed)           1.097     8.334    intellight_v2_i/QA_0/inst/max0/Q3[2]
    SLICE_X39Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.458 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.458    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.008 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.008    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          1.106    10.228    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.150    10.378 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.622    11.000    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X47Y69         LUT4 (Prop_lut4_I3_O)        0.326    11.326 r  intellight_v2_i/QA_0/inst/max0/__7_carry_i_7/O
                         net (fo=1, routed)           0.000    11.326    intellight_v2_i/QA_0/inst/max0/__7_carry_i_7_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.876 r  intellight_v2_i/QA_0/inst/max0/__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.876    intellight_v2_i/QA_0/inst/max0/__7_carry_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  intellight_v2_i/QA_0/inst/max0/__7_carry__0/CO[3]
                         net (fo=16, routed)          1.152    13.142    intellight_v2_i/QA_0/inst/max0/p_1_in
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.150    13.292 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18/O
                         net (fo=1, routed)           0.652    13.943    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.269 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12/O
                         net (fo=3, routed)           0.717    14.987    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124    15.111 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_3/O
                         net (fo=1, routed)           0.379    15.490    intellight_v2_i/QA_0/inst/max0_n_67
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.997 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.997    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.331 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.588    16.919    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.303    17.222 r  intellight_v2_i/QA_0/inst/x__45_carry__0_i_2/O
                         net (fo=1, routed)           0.519    17.741    intellight_v2_i/QA_0/inst/x__45_carry__0_i_2_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.145 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.145    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.262 r  intellight_v2_i/QA_0/inst/x__45_carry__1/CO[3]
                         net (fo=1, routed)           0.009    18.271    intellight_v2_i/QA_0/inst/x__45_carry__1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.510 r  intellight_v2_i/QA_0/inst/x__45_carry__2/O[2]
                         net (fo=1, routed)           0.000    18.510    intellight_v2_i/QA_0/inst/x[14]
    SLICE_X46Y75         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.461    19.640    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y75         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[14]/C
                         clock pessimism              0.229    19.869    
                         clock uncertainty           -0.257    19.612    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)        0.109    19.721    intellight_v2_i/QA_0/inst/x_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         19.721    
                         arrival time                         -18.510    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.502ns  (logic 6.990ns (45.091%)  route 8.512ns (54.909%))
  Logic Levels:           17  (CARRY4=9 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 19.640 - 17.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.694     2.988    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.442 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=4, routed)           1.671     7.113    intellight_v2_i/QA_0/inst/max0/Droad2[34]
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][2]_i_1/O
                         net (fo=4, routed)           1.097     8.334    intellight_v2_i/QA_0/inst/max0/Q3[2]
    SLICE_X39Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.458 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.458    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.008 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.008    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          1.106    10.228    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.150    10.378 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.622    11.000    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X47Y69         LUT4 (Prop_lut4_I3_O)        0.326    11.326 r  intellight_v2_i/QA_0/inst/max0/__7_carry_i_7/O
                         net (fo=1, routed)           0.000    11.326    intellight_v2_i/QA_0/inst/max0/__7_carry_i_7_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.876 r  intellight_v2_i/QA_0/inst/max0/__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.876    intellight_v2_i/QA_0/inst/max0/__7_carry_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  intellight_v2_i/QA_0/inst/max0/__7_carry__0/CO[3]
                         net (fo=16, routed)          1.152    13.142    intellight_v2_i/QA_0/inst/max0/p_1_in
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.150    13.292 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18/O
                         net (fo=1, routed)           0.652    13.943    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.269 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12/O
                         net (fo=3, routed)           0.717    14.987    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124    15.111 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_3/O
                         net (fo=1, routed)           0.379    15.490    intellight_v2_i/QA_0/inst/max0_n_67
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.997 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.997    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.331 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.588    16.919    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.303    17.222 r  intellight_v2_i/QA_0/inst/x__45_carry__0_i_2/O
                         net (fo=1, routed)           0.519    17.741    intellight_v2_i/QA_0/inst/x__45_carry__0_i_2_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.145 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.145    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.262 r  intellight_v2_i/QA_0/inst/x__45_carry__1/CO[3]
                         net (fo=1, routed)           0.009    18.271    intellight_v2_i/QA_0/inst/x__45_carry__1_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.490 r  intellight_v2_i/QA_0/inst/x__45_carry__2/O[0]
                         net (fo=1, routed)           0.000    18.490    intellight_v2_i/QA_0/inst/x[12]
    SLICE_X46Y75         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.461    19.640    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y75         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[12]/C
                         clock pessimism              0.229    19.869    
                         clock uncertainty           -0.257    19.612    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)        0.109    19.721    intellight_v2_i/QA_0/inst/x_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         19.721    
                         arrival time                         -18.490    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.480ns  (logic 6.977ns (45.071%)  route 8.503ns (54.928%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 19.640 - 17.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.694     2.988    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.442 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=4, routed)           1.671     7.113    intellight_v2_i/QA_0/inst/max0/Droad2[34]
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][2]_i_1/O
                         net (fo=4, routed)           1.097     8.334    intellight_v2_i/QA_0/inst/max0/Q3[2]
    SLICE_X39Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.458 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.458    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.008 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.008    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          1.106    10.228    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.150    10.378 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.622    11.000    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X47Y69         LUT4 (Prop_lut4_I3_O)        0.326    11.326 r  intellight_v2_i/QA_0/inst/max0/__7_carry_i_7/O
                         net (fo=1, routed)           0.000    11.326    intellight_v2_i/QA_0/inst/max0/__7_carry_i_7_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.876 r  intellight_v2_i/QA_0/inst/max0/__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.876    intellight_v2_i/QA_0/inst/max0/__7_carry_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  intellight_v2_i/QA_0/inst/max0/__7_carry__0/CO[3]
                         net (fo=16, routed)          1.152    13.142    intellight_v2_i/QA_0/inst/max0/p_1_in
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.150    13.292 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18/O
                         net (fo=1, routed)           0.652    13.943    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.269 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12/O
                         net (fo=3, routed)           0.717    14.987    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124    15.111 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_3/O
                         net (fo=1, routed)           0.379    15.490    intellight_v2_i/QA_0/inst/max0_n_67
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.997 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.997    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.331 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.588    16.919    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.303    17.222 r  intellight_v2_i/QA_0/inst/x__45_carry__0_i_2/O
                         net (fo=1, routed)           0.519    17.741    intellight_v2_i/QA_0/inst/x__45_carry__0_i_2_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.145 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.145    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.468 r  intellight_v2_i/QA_0/inst/x__45_carry__1/O[1]
                         net (fo=1, routed)           0.000    18.468    intellight_v2_i/QA_0/inst/x[9]
    SLICE_X46Y74         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.461    19.640    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y74         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[9]/C
                         clock pessimism              0.229    19.869    
                         clock uncertainty           -0.257    19.612    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)        0.109    19.721    intellight_v2_i/QA_0/inst/x_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         19.721    
                         arrival time                         -18.468    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.472ns  (logic 6.969ns (45.043%)  route 8.503ns (54.957%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 19.640 - 17.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.694     2.988    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.442 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=4, routed)           1.671     7.113    intellight_v2_i/QA_0/inst/max0/Droad2[34]
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][2]_i_1/O
                         net (fo=4, routed)           1.097     8.334    intellight_v2_i/QA_0/inst/max0/Q3[2]
    SLICE_X39Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.458 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.458    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.008 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.008    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          1.106    10.228    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.150    10.378 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.622    11.000    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X47Y69         LUT4 (Prop_lut4_I3_O)        0.326    11.326 r  intellight_v2_i/QA_0/inst/max0/__7_carry_i_7/O
                         net (fo=1, routed)           0.000    11.326    intellight_v2_i/QA_0/inst/max0/__7_carry_i_7_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.876 r  intellight_v2_i/QA_0/inst/max0/__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.876    intellight_v2_i/QA_0/inst/max0/__7_carry_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  intellight_v2_i/QA_0/inst/max0/__7_carry__0/CO[3]
                         net (fo=16, routed)          1.152    13.142    intellight_v2_i/QA_0/inst/max0/p_1_in
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.150    13.292 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18/O
                         net (fo=1, routed)           0.652    13.943    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.269 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12/O
                         net (fo=3, routed)           0.717    14.987    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124    15.111 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_3/O
                         net (fo=1, routed)           0.379    15.490    intellight_v2_i/QA_0/inst/max0_n_67
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.997 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.997    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.331 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.588    16.919    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.303    17.222 r  intellight_v2_i/QA_0/inst/x__45_carry__0_i_2/O
                         net (fo=1, routed)           0.519    17.741    intellight_v2_i/QA_0/inst/x__45_carry__0_i_2_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.145 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.145    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.460 r  intellight_v2_i/QA_0/inst/x__45_carry__1/O[3]
                         net (fo=1, routed)           0.000    18.460    intellight_v2_i/QA_0/inst/x[11]
    SLICE_X46Y74         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.461    19.640    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y74         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[11]/C
                         clock pessimism              0.229    19.869    
                         clock uncertainty           -0.257    19.612    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)        0.109    19.721    intellight_v2_i/QA_0/inst/x_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         19.721    
                         arrival time                         -18.460    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.396ns  (logic 6.893ns (44.772%)  route 8.503ns (55.228%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 19.640 - 17.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.694     2.988    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.442 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=4, routed)           1.671     7.113    intellight_v2_i/QA_0/inst/max0/Droad2[34]
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][2]_i_1/O
                         net (fo=4, routed)           1.097     8.334    intellight_v2_i/QA_0/inst/max0/Q3[2]
    SLICE_X39Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.458 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.458    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.008 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.008    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          1.106    10.228    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.150    10.378 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.622    11.000    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X47Y69         LUT4 (Prop_lut4_I3_O)        0.326    11.326 r  intellight_v2_i/QA_0/inst/max0/__7_carry_i_7/O
                         net (fo=1, routed)           0.000    11.326    intellight_v2_i/QA_0/inst/max0/__7_carry_i_7_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.876 r  intellight_v2_i/QA_0/inst/max0/__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.876    intellight_v2_i/QA_0/inst/max0/__7_carry_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  intellight_v2_i/QA_0/inst/max0/__7_carry__0/CO[3]
                         net (fo=16, routed)          1.152    13.142    intellight_v2_i/QA_0/inst/max0/p_1_in
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.150    13.292 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18/O
                         net (fo=1, routed)           0.652    13.943    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.269 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12/O
                         net (fo=3, routed)           0.717    14.987    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124    15.111 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_3/O
                         net (fo=1, routed)           0.379    15.490    intellight_v2_i/QA_0/inst/max0_n_67
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.997 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.997    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.331 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.588    16.919    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.303    17.222 r  intellight_v2_i/QA_0/inst/x__45_carry__0_i_2/O
                         net (fo=1, routed)           0.519    17.741    intellight_v2_i/QA_0/inst/x__45_carry__0_i_2_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.145 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.145    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.384 r  intellight_v2_i/QA_0/inst/x__45_carry__1/O[2]
                         net (fo=1, routed)           0.000    18.384    intellight_v2_i/QA_0/inst/x[10]
    SLICE_X46Y74         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.461    19.640    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y74         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[10]/C
                         clock pessimism              0.229    19.869    
                         clock uncertainty           -0.257    19.612    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)        0.109    19.721    intellight_v2_i/QA_0/inst/x_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         19.721    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.376ns  (logic 6.873ns (44.700%)  route 8.503ns (55.300%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 19.640 - 17.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.694     2.988    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.442 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=4, routed)           1.671     7.113    intellight_v2_i/QA_0/inst/max0/Droad2[34]
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][2]_i_1/O
                         net (fo=4, routed)           1.097     8.334    intellight_v2_i/QA_0/inst/max0/Q3[2]
    SLICE_X39Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.458 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.458    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.008 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.008    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          1.106    10.228    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.150    10.378 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.622    11.000    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X47Y69         LUT4 (Prop_lut4_I3_O)        0.326    11.326 r  intellight_v2_i/QA_0/inst/max0/__7_carry_i_7/O
                         net (fo=1, routed)           0.000    11.326    intellight_v2_i/QA_0/inst/max0/__7_carry_i_7_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.876 r  intellight_v2_i/QA_0/inst/max0/__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.876    intellight_v2_i/QA_0/inst/max0/__7_carry_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  intellight_v2_i/QA_0/inst/max0/__7_carry__0/CO[3]
                         net (fo=16, routed)          1.152    13.142    intellight_v2_i/QA_0/inst/max0/p_1_in
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.150    13.292 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18/O
                         net (fo=1, routed)           0.652    13.943    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.269 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12/O
                         net (fo=3, routed)           0.717    14.987    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124    15.111 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_3/O
                         net (fo=1, routed)           0.379    15.490    intellight_v2_i/QA_0/inst/max0_n_67
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.997 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.997    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.331 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.588    16.919    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.303    17.222 r  intellight_v2_i/QA_0/inst/x__45_carry__0_i_2/O
                         net (fo=1, routed)           0.519    17.741    intellight_v2_i/QA_0/inst/x__45_carry__0_i_2_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.145 r  intellight_v2_i/QA_0/inst/x__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.145    intellight_v2_i/QA_0/inst/x__45_carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.364 r  intellight_v2_i/QA_0/inst/x__45_carry__1/O[0]
                         net (fo=1, routed)           0.000    18.364    intellight_v2_i/QA_0/inst/x[8]
    SLICE_X46Y74         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.461    19.640    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y74         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[8]/C
                         clock pessimism              0.229    19.869    
                         clock uncertainty           -0.257    19.612    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)        0.109    19.721    intellight_v2_i/QA_0/inst/x_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         19.721    
                         arrival time                         -18.364    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.200ns  (logic 6.697ns (44.060%)  route 8.503ns (55.940%))
  Logic Levels:           15  (CARRY4=7 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 19.642 - 17.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.694     2.988    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.442 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=4, routed)           1.671     7.113    intellight_v2_i/QA_0/inst/max0/Droad2[34]
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][2]_i_1/O
                         net (fo=4, routed)           1.097     8.334    intellight_v2_i/QA_0/inst/max0/Q3[2]
    SLICE_X39Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.458 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.458    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.008 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.008    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          1.106    10.228    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.150    10.378 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.622    11.000    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X47Y69         LUT4 (Prop_lut4_I3_O)        0.326    11.326 r  intellight_v2_i/QA_0/inst/max0/__7_carry_i_7/O
                         net (fo=1, routed)           0.000    11.326    intellight_v2_i/QA_0/inst/max0/__7_carry_i_7_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.876 r  intellight_v2_i/QA_0/inst/max0/__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.876    intellight_v2_i/QA_0/inst/max0/__7_carry_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  intellight_v2_i/QA_0/inst/max0/__7_carry__0/CO[3]
                         net (fo=16, routed)          1.152    13.142    intellight_v2_i/QA_0/inst/max0/p_1_in
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.150    13.292 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18/O
                         net (fo=1, routed)           0.652    13.943    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.269 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12/O
                         net (fo=3, routed)           0.717    14.987    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124    15.111 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_3/O
                         net (fo=1, routed)           0.379    15.490    intellight_v2_i/QA_0/inst/max0_n_67
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.997 r  intellight_v2_i/QA_0/inst/x__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.997    intellight_v2_i/QA_0/inst/x__0_carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.331 r  intellight_v2_i/QA_0/inst/x__0_carry__0/O[1]
                         net (fo=3, routed)           0.588    16.919    intellight_v2_i/QA_0/inst/gm[5]
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.303    17.222 r  intellight_v2_i/QA_0/inst/x__45_carry__0_i_2/O
                         net (fo=1, routed)           0.519    17.741    intellight_v2_i/QA_0/inst/x__45_carry__0_i_2_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    18.188 r  intellight_v2_i/QA_0/inst/x__45_carry__0/O[3]
                         net (fo=1, routed)           0.000    18.188    intellight_v2_i/QA_0/inst/x[7]
    SLICE_X46Y73         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.463    19.642    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y73         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[7]/C
                         clock pessimism              0.229    19.871    
                         clock uncertainty           -0.257    19.614    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)        0.109    19.723    intellight_v2_i/QA_0/inst/x_reg0_reg[7]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -18.188    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/x_reg0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.017ns  (logic 6.664ns (44.377%)  route 8.353ns (55.623%))
  Logic Levels:           15  (CARRY4=7 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 19.642 - 17.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.694     2.988    intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     5.442 r  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=4, routed)           1.671     7.113    intellight_v2_i/QA_0/inst/max0/Droad2[34]
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  intellight_v2_i/QA_0/inst/max0/Q_reg0[3][2]_i_1/O
                         net (fo=4, routed)           1.097     8.334    intellight_v2_i/QA_0/inst/max0/Q3[2]
    SLICE_X39Y70         LUT4 (Prop_lut4_I2_O)        0.124     8.458 r  intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7/O
                         net (fo=1, routed)           0.000     8.458    intellight_v2_i/QA_0/inst/max0/temp11_carry_i_7_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.008 r  intellight_v2_i/QA_0/inst/max0/temp11_carry/CO[3]
                         net (fo=1, routed)           0.000     9.008    intellight_v2_i/QA_0/inst/max0/temp11_carry_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.122 r  intellight_v2_i/QA_0/inst/max0/temp11_carry__0/CO[3]
                         net (fo=19, routed)          1.106    10.228    intellight_v2_i/QA_0/inst/max0/temp11
    SLICE_X45Y70         LUT3 (Prop_lut3_I1_O)        0.150    10.378 r  intellight_v2_i/QA_0/inst/max0/_carry_i_14/O
                         net (fo=5, routed)           0.622    11.000    intellight_v2_i/QA_0/inst/max0/temp1[2]
    SLICE_X47Y69         LUT4 (Prop_lut4_I3_O)        0.326    11.326 r  intellight_v2_i/QA_0/inst/max0/__7_carry_i_7/O
                         net (fo=1, routed)           0.000    11.326    intellight_v2_i/QA_0/inst/max0/__7_carry_i_7_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.876 r  intellight_v2_i/QA_0/inst/max0/__7_carry/CO[3]
                         net (fo=1, routed)           0.000    11.876    intellight_v2_i/QA_0/inst/max0/__7_carry_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  intellight_v2_i/QA_0/inst/max0/__7_carry__0/CO[3]
                         net (fo=16, routed)          1.152    13.142    intellight_v2_i/QA_0/inst/max0/p_1_in
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.150    13.292 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18/O
                         net (fo=1, routed)           0.652    13.943    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.326    14.269 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12/O
                         net (fo=3, routed)           0.717    14.987    intellight_v2_i/QA_0/inst/max0/x__0_carry_i_12_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124    15.111 r  intellight_v2_i/QA_0/inst/max0/x__0_carry_i_3/O
                         net (fo=1, routed)           0.379    15.490    intellight_v2_i/QA_0/inst/max0_n_67
    SLICE_X49Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    16.027 r  intellight_v2_i/QA_0/inst/x__0_carry/O[2]
                         net (fo=3, routed)           0.335    16.362    intellight_v2_i/QA_0/inst/gm[2]
    SLICE_X47Y72         LUT3 (Prop_lut3_I2_O)        0.302    16.664 r  intellight_v2_i/QA_0/inst/x__45_carry_i_1/O
                         net (fo=1, routed)           0.622    17.286    intellight_v2_i/QA_0/inst/x__45_carry_i_1_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.682 r  intellight_v2_i/QA_0/inst/x__45_carry/CO[3]
                         net (fo=1, routed)           0.000    17.682    intellight_v2_i/QA_0/inst/x__45_carry_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.005 r  intellight_v2_i/QA_0/inst/x__45_carry__0/O[1]
                         net (fo=1, routed)           0.000    18.005    intellight_v2_i/QA_0/inst/x[5]
    SLICE_X46Y73         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.463    19.642    intellight_v2_i/QA_0/inst/clk
    SLICE_X46Y73         FDRE                                         r  intellight_v2_i/QA_0/inst/x_reg0_reg[5]/C
                         clock pessimism              0.229    19.871    
                         clock uncertainty           -0.257    19.614    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)        0.109    19.723    intellight_v2_i/QA_0/inst/x_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -18.005    
  -------------------------------------------------------------------
                         slack                                  1.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.576     0.912    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.103     1.156    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y95         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.844     1.210    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.559     0.895    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.115     1.151    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y96         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.825     1.191    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.562%)  route 0.177ns (54.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.641     0.977    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.148     1.125 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.177     1.302    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y98         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.826     1.192    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.221    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.039%)  route 0.208ns (61.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.641     0.977    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y100        FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.208     1.313    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y98         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.826     1.192    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.218    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.803%)  route 0.174ns (55.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.555     0.891    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y87         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.174     1.205    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y86         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.820     1.186    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y86         SRLC32E                                      r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.599%)  route 0.205ns (52.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.656     0.992    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.205     1.338    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X27Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.383 r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.383    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X27Y96         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.843     1.209    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y96         FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X27Y96         FDRE (Hold_fdre_C_D)         0.092     1.266    intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.655     0.991    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y104        FDRE                                         r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.128     1.119 r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.178    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y104        SRL16E                                       r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.929     1.295    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y104        SRL16E                                       r  intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.060    intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 intellight_v2_i/QA_0/inst/Q_reg0_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/Q_reg1_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.547     0.883    intellight_v2_i/QA_0/inst/clk
    SLICE_X45Y70         FDRE                                         r  intellight_v2_i/QA_0/inst/Q_reg0_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  intellight_v2_i/QA_0/inst/Q_reg0_reg[1][7]/Q
                         net (fo=1, routed)           0.056     1.079    intellight_v2_i/QA_0/inst/Q_reg0_reg[1][7]
    SLICE_X45Y70         FDRE                                         r  intellight_v2_i/QA_0/inst/Q_reg1_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.813     1.179    intellight_v2_i/QA_0/inst/clk
    SLICE_X45Y70         FDRE                                         r  intellight_v2_i/QA_0/inst/Q_reg1_reg[1][7]/C
                         clock pessimism             -0.296     0.883    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.076     0.959    intellight_v2_i/QA_0/inst/Q_reg1_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 intellight_v2_i/QA_0/inst/Q_reg0_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/Q_reg1_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.546     0.882    intellight_v2_i/QA_0/inst/clk
    SLICE_X39Y72         FDRE                                         r  intellight_v2_i/QA_0/inst/Q_reg0_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  intellight_v2_i/QA_0/inst/Q_reg0_reg[2][14]/Q
                         net (fo=1, routed)           0.056     1.078    intellight_v2_i/QA_0/inst/Q_reg0_reg[2][14]
    SLICE_X39Y72         FDRE                                         r  intellight_v2_i/QA_0/inst/Q_reg1_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.811     1.177    intellight_v2_i/QA_0/inst/clk
    SLICE_X39Y72         FDRE                                         r  intellight_v2_i/QA_0/inst/Q_reg1_reg[2][14]/C
                         clock pessimism             -0.295     0.882    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.076     0.958    intellight_v2_i/QA_0/inst/Q_reg1_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 intellight_v2_i/QA_0/inst/Q_reg0_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            intellight_v2_i/QA_0/inst/Q_reg1_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.543     0.879    intellight_v2_i/QA_0/inst/clk
    SLICE_X41Y74         FDRE                                         r  intellight_v2_i/QA_0/inst/Q_reg0_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  intellight_v2_i/QA_0/inst/Q_reg0_reg[2][9]/Q
                         net (fo=1, routed)           0.056     1.075    intellight_v2_i/QA_0/inst/Q_reg0_reg[2][9]
    SLICE_X41Y74         FDRE                                         r  intellight_v2_i/QA_0/inst/Q_reg1_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.808     1.174    intellight_v2_i/QA_0/inst/clk
    SLICE_X41Y74         FDRE                                         r  intellight_v2_i/QA_0/inst/Q_reg1_reg[2][9]/C
                         clock pessimism             -0.295     0.879    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.076     0.955    intellight_v2_i/QA_0/inst/Q_reg1_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.500 }
Period(ns):         17.000
Sources:            { intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.000      14.056     RAMB36_X3Y15  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.000      14.056     RAMB36_X3Y15  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y13  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y13  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.000      14.056     RAMB36_X3Y14  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.000      14.056     RAMB36_X3Y14  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y14  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y14  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y15  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.000      14.056     RAMB36_X2Y15  intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y67  intellight_v2_i/MII_0/inst/D_reg_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y67  intellight_v2_i/MII_0/inst/D_reg_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y67  intellight_v2_i/MII_0/inst/D_reg_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y67  intellight_v2_i/MII_0/inst/D_reg_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.500       7.520      SLICE_X42Y72  intellight_v2_i/MII_0/inst/D_reg_reg[2][13]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.537ns  (logic 0.124ns (8.066%)  route 1.413ns (91.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.413     1.413    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.537 r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.537    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y77         FDRE                                         r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.511     2.690    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y77         FDRE                                         r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.045ns (7.961%)  route 0.520ns (92.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.520     0.520    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.565 r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.565    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y77         FDRE                                         r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.831     1.197    intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y77         FDRE                                         r  intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intellight_v2_i/CU_0/inst/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.320ns  (logic 4.094ns (43.929%)  route 5.226ns (56.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.650     2.944    intellight_v2_i/CU_0/inst/clk
    SLICE_X45Y91         FDRE                                         r  intellight_v2_i/CU_0/inst/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  intellight_v2_i/CU_0/inst/idle_reg/Q
                         net (fo=1, routed)           5.226     8.589    idle_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.675    12.264 r  idle_OBUF_inst/O
                         net (fo=0)                   0.000    12.264    idle
    G14                                                               r  idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 4.090ns (48.724%)  route 4.305ns (51.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.642     2.936    intellight_v2_i/MII_0/inst/clk
    SLICE_X42Y82         FDRE                                         r  intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     3.454 r  intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/Q
                         net (fo=1, routed)           4.305     7.759    lopt_2
    N16                  OBUF (Prop_obuf_I_O)         3.572    11.331 r  wen2_OBUF_inst/O
                         net (fo=0)                   0.000    11.331    wen2
    N16                                                               r  wen2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.876ns  (logic 4.048ns (51.393%)  route 3.828ns (48.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.642     2.936    intellight_v2_i/MII_0/inst/clk
    SLICE_X42Y82         FDRE                                         r  intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     3.454 r  intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/Q
                         net (fo=1, routed)           3.828     7.282    lopt
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.812 r  wen0_OBUF_inst/O
                         net (fo=0)                   0.000    10.812    wen0
    R14                                                               r  wen0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.806ns  (logic 4.099ns (52.511%)  route 3.707ns (47.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.642     2.936    intellight_v2_i/MII_0/inst/clk
    SLICE_X42Y82         FDRE                                         r  intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     3.454 r  intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/Q
                         net (fo=1, routed)           3.707     7.161    lopt_3
    M14                  OBUF (Prop_obuf_I_O)         3.581    10.742 r  wen3_OBUF_inst/O
                         net (fo=0)                   0.000    10.742    wen3
    M14                                                               r  wen3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.768ns  (logic 4.075ns (52.463%)  route 3.693ns (47.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        1.642     2.936    intellight_v2_i/MII_0/inst/clk
    SLICE_X42Y82         FDRE                                         r  intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     3.454 r  intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/Q
                         net (fo=1, routed)           3.693     7.147    lopt_1
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.704 r  wen1_OBUF_inst/O
                         net (fo=0)                   0.000    10.704    wen1
    P14                                                               r  wen1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.445ns (52.420%)  route 1.312ns (47.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.550     0.886    intellight_v2_i/MII_0/inst/clk
    SLICE_X42Y82         FDRE                                         r  intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  intellight_v2_i/MII_0/inst/wen3_reg_lopt_replica/Q
                         net (fo=1, routed)           1.312     2.362    lopt_3
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.643 r  wen3_OBUF_inst/O
                         net (fo=0)                   0.000     3.643    wen3
    M14                                                               r  wen3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.422ns (51.065%)  route 1.363ns (48.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.550     0.886    intellight_v2_i/MII_0/inst/clk
    SLICE_X42Y82         FDRE                                         r  intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  intellight_v2_i/MII_0/inst/wen1_reg_lopt_replica/Q
                         net (fo=1, routed)           1.363     2.412    lopt_1
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.670 r  wen1_OBUF_inst/O
                         net (fo=0)                   0.000     3.670    wen1
    P14                                                               r  wen1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.395ns (49.615%)  route 1.416ns (50.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.550     0.886    intellight_v2_i/MII_0/inst/clk
    SLICE_X42Y82         FDRE                                         r  intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  intellight_v2_i/MII_0/inst/wen0_reg_lopt_replica/Q
                         net (fo=1, routed)           1.416     2.466    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.697 r  wen0_OBUF_inst/O
                         net (fo=0)                   0.000     3.697    wen0
    R14                                                               r  wen0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            wen2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.090ns  (logic 1.437ns (46.508%)  route 1.653ns (53.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.550     0.886    intellight_v2_i/MII_0/inst/clk
    SLICE_X42Y82         FDRE                                         r  intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  intellight_v2_i/MII_0/inst/wen2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.653     2.702    lopt_2
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.975 r  wen2_OBUF_inst/O
                         net (fo=0)                   0.000     3.975    wen2
    N16                                                               r  wen2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intellight_v2_i/CU_0/inst/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.454ns  (logic 1.383ns (40.050%)  route 2.071ns (59.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  intellight_v2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    intellight_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  intellight_v2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2232, routed)        0.555     0.891    intellight_v2_i/CU_0/inst/clk
    SLICE_X45Y91         FDRE                                         r  intellight_v2_i/CU_0/inst/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  intellight_v2_i/CU_0/inst/idle_reg/Q
                         net (fo=1, routed)           2.071     3.090    idle_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.255     4.345 r  idle_OBUF_inst/O
                         net (fo=0)                   0.000     4.345    idle
    G14                                                               r  idle (OUT)
  -------------------------------------------------------------------    -------------------





