Warning (10268): Verilog HDL information at Control_Unit.sv(85): always construct contains both blocking and non-blocking assignments File: C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Lab_2/Quartus_Proj/Lab_2_Top_Level/Control_Unit.sv Line: 85
