webpackJsonp([0x73a07d970a50],{473:function(e,t){e.exports={data:{allMarkdownRemark:{totalCount:2,edges:[{node:{fields:{slug:"/vhdl-sine-wave-oscillator"},excerpt:"Table of Contents Phase step Theory Design time constants Run time parameters VHDL Design Interface Architecture Testing Testing phase step…",timeToRead:11,frontmatter:{title:"VHDL sine wave oscillator",tags:["VHDL FPGA DSP"],cover:"/logos/sine-article.jpg",date:"2018-09-22 22:00"}}},{node:{fields:{slug:"/vhdl-i-2-s-transmitter"},excerpt:"Table of Contents I2S parameters i2s interface Generation of the clocks Clock dividing Counters Generation of the SDIN signal Top level…",timeToRead:8,frontmatter:{title:"VHDL i2s transmitter",tags:["VHDL FPGA DSP"],cover:"/logos/wave.jpg",date:"2018-09-14 22:00"}}}]}},pathContext:{tag:"VHDL FPGA DSP"}}}});
//# sourceMappingURL=path---tags-vhdl-fpga-dsp-7d96f7dad28b85ad3df8.js.map