The following files were generated for 'M_Ila' in directory
D:\Project\Zhang wenjun\Ha Gong Da\FPGA_Code\1440_1080\FPGA_Code\M_Lcd4Top\ipcore\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * M_Ila.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * M_Ila.cdc
   * M_Ila.constraints/M_Ila.ucf
   * M_Ila.constraints/M_Ila.xdc
   * M_Ila.ncf
   * M_Ila.ngc
   * M_Ila.ucf
   * M_Ila.vhd
   * M_Ila.vho
   * M_Ila.xdc
   * M_Ila_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * M_Ila.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * M_Ila.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * M_Ila.gise
   * M_Ila.xise

Deliver Readme:
   Readme file for the IP.

   * M_Ila_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * M_Ila_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

