
CLCD_NEW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000546e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000158  00800060  0000546e  00005502  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001f  008001b8  008001b8  0000565a  2**0
                  ALLOC
  3 .stab         00003d08  00000000  00000000  0000565c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000185f  00000000  00000000  00009364  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000abc3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f0  00000000  00000000  0000ad63  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002ce6  00000000  00000000  0000af53  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001354  00000000  00000000  0000dc39  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001308  00000000  00000000  0000ef8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00010298  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000340  00000000  00000000  00010458  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000021ec  00000000  00000000  00010798  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000080  00000000  00000000  00012984  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 60 15 	jmp	0x2ac0	; 0x2ac0 <__vector_1>
       8:	0c 94 8d 15 	jmp	0x2b1a	; 0x2b1a <__vector_2>
       c:	0c 94 99 15 	jmp	0x2b32	; 0x2b32 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 49 14 	jmp	0x2892	; 0x2892 <__vector_10>
      2c:	0c 94 88 14 	jmp	0x2910	; 0x2910 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e6       	ldi	r30, 0x6E	; 110
      68:	f4 e5       	ldi	r31, 0x54	; 84
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 3b       	cpi	r26, 0xB8	; 184
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a8 eb       	ldi	r26, 0xB8	; 184
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 3d       	cpi	r26, 0xD7	; 215
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 9a 29 	call	0x5334	; 0x5334 <main>
      8a:	0c 94 35 2a 	jmp	0x546a	; 0x546a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__ashldi3>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	df 93       	push	r29
      9a:	cf 93       	push	r28
      9c:	cd b7       	in	r28, 0x3d	; 61
      9e:	de b7       	in	r29, 0x3e	; 62
      a0:	60 97       	sbiw	r28, 0x10	; 16
      a2:	0f b6       	in	r0, 0x3f	; 63
      a4:	f8 94       	cli
      a6:	de bf       	out	0x3e, r29	; 62
      a8:	0f be       	out	0x3f, r0	; 63
      aa:	cd bf       	out	0x3d, r28	; 61
      ac:	a8 2f       	mov	r26, r24
      ae:	00 23       	and	r16, r16
      b0:	09 f4       	brne	.+2      	; 0xb4 <__ashldi3+0x22>
      b2:	61 c0       	rjmp	.+194    	; 0x176 <__ashldi3+0xe4>
      b4:	7e 01       	movw	r14, r28
      b6:	08 94       	sec
      b8:	e1 1c       	adc	r14, r1
      ba:	f1 1c       	adc	r15, r1
      bc:	88 e0       	ldi	r24, 0x08	; 8
      be:	f7 01       	movw	r30, r14
      c0:	11 92       	st	Z+, r1
      c2:	8a 95       	dec	r24
      c4:	e9 f7       	brne	.-6      	; 0xc0 <__ashldi3+0x2e>
      c6:	29 83       	std	Y+1, r18	; 0x01
      c8:	3a 83       	std	Y+2, r19	; 0x02
      ca:	4b 83       	std	Y+3, r20	; 0x03
      cc:	5c 83       	std	Y+4, r21	; 0x04
      ce:	6d 83       	std	Y+5, r22	; 0x05
      d0:	7e 83       	std	Y+6, r23	; 0x06
      d2:	af 83       	std	Y+7, r26	; 0x07
      d4:	98 87       	std	Y+8, r25	; 0x08
      d6:	80 e2       	ldi	r24, 0x20	; 32
      d8:	80 1b       	sub	r24, r16
      da:	e8 2f       	mov	r30, r24
      dc:	ff 27       	eor	r31, r31
      de:	e7 fd       	sbrc	r30, 7
      e0:	f0 95       	com	r31
      e2:	49 81       	ldd	r20, Y+1	; 0x01
      e4:	5a 81       	ldd	r21, Y+2	; 0x02
      e6:	6b 81       	ldd	r22, Y+3	; 0x03
      e8:	7c 81       	ldd	r23, Y+4	; 0x04
      ea:	18 16       	cp	r1, r24
      ec:	84 f0       	brlt	.+32     	; 0x10e <__ashldi3+0x7c>
      ee:	19 86       	std	Y+9, r1	; 0x09
      f0:	1a 86       	std	Y+10, r1	; 0x0a
      f2:	1b 86       	std	Y+11, r1	; 0x0b
      f4:	1c 86       	std	Y+12, r1	; 0x0c
      f6:	88 27       	eor	r24, r24
      f8:	99 27       	eor	r25, r25
      fa:	8e 1b       	sub	r24, r30
      fc:	9f 0b       	sbc	r25, r31
      fe:	04 c0       	rjmp	.+8      	; 0x108 <__ashldi3+0x76>
     100:	44 0f       	add	r20, r20
     102:	55 1f       	adc	r21, r21
     104:	66 1f       	adc	r22, r22
     106:	77 1f       	adc	r23, r23
     108:	8a 95       	dec	r24
     10a:	d2 f7       	brpl	.-12     	; 0x100 <__ashldi3+0x6e>
     10c:	28 c0       	rjmp	.+80     	; 0x15e <__ashldi3+0xcc>
     10e:	20 2f       	mov	r18, r16
     110:	33 27       	eor	r19, r19
     112:	27 fd       	sbrc	r18, 7
     114:	30 95       	com	r19
     116:	db 01       	movw	r26, r22
     118:	ca 01       	movw	r24, r20
     11a:	02 2e       	mov	r0, r18
     11c:	04 c0       	rjmp	.+8      	; 0x126 <__ashldi3+0x94>
     11e:	88 0f       	add	r24, r24
     120:	99 1f       	adc	r25, r25
     122:	aa 1f       	adc	r26, r26
     124:	bb 1f       	adc	r27, r27
     126:	0a 94       	dec	r0
     128:	d2 f7       	brpl	.-12     	; 0x11e <__ashldi3+0x8c>
     12a:	89 87       	std	Y+9, r24	; 0x09
     12c:	9a 87       	std	Y+10, r25	; 0x0a
     12e:	ab 87       	std	Y+11, r26	; 0x0b
     130:	bc 87       	std	Y+12, r27	; 0x0c
     132:	04 c0       	rjmp	.+8      	; 0x13c <__ashldi3+0xaa>
     134:	76 95       	lsr	r23
     136:	67 95       	ror	r22
     138:	57 95       	ror	r21
     13a:	47 95       	ror	r20
     13c:	ea 95       	dec	r30
     13e:	d2 f7       	brpl	.-12     	; 0x134 <__ashldi3+0xa2>
     140:	8d 81       	ldd	r24, Y+5	; 0x05
     142:	9e 81       	ldd	r25, Y+6	; 0x06
     144:	af 81       	ldd	r26, Y+7	; 0x07
     146:	b8 85       	ldd	r27, Y+8	; 0x08
     148:	04 c0       	rjmp	.+8      	; 0x152 <__ashldi3+0xc0>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	aa 1f       	adc	r26, r26
     150:	bb 1f       	adc	r27, r27
     152:	2a 95       	dec	r18
     154:	d2 f7       	brpl	.-12     	; 0x14a <__ashldi3+0xb8>
     156:	48 2b       	or	r20, r24
     158:	59 2b       	or	r21, r25
     15a:	6a 2b       	or	r22, r26
     15c:	7b 2b       	or	r23, r27
     15e:	4d 87       	std	Y+13, r20	; 0x0d
     160:	5e 87       	std	Y+14, r21	; 0x0e
     162:	6f 87       	std	Y+15, r22	; 0x0f
     164:	78 8b       	std	Y+16, r23	; 0x10
     166:	29 85       	ldd	r18, Y+9	; 0x09
     168:	3a 85       	ldd	r19, Y+10	; 0x0a
     16a:	4b 85       	ldd	r20, Y+11	; 0x0b
     16c:	5c 85       	ldd	r21, Y+12	; 0x0c
     16e:	6d 85       	ldd	r22, Y+13	; 0x0d
     170:	7e 85       	ldd	r23, Y+14	; 0x0e
     172:	af 85       	ldd	r26, Y+15	; 0x0f
     174:	98 89       	ldd	r25, Y+16	; 0x10
     176:	8a 2f       	mov	r24, r26
     178:	60 96       	adiw	r28, 0x10	; 16
     17a:	0f b6       	in	r0, 0x3f	; 63
     17c:	f8 94       	cli
     17e:	de bf       	out	0x3e, r29	; 62
     180:	0f be       	out	0x3f, r0	; 63
     182:	cd bf       	out	0x3d, r28	; 61
     184:	cf 91       	pop	r28
     186:	df 91       	pop	r29
     188:	0f 91       	pop	r16
     18a:	ff 90       	pop	r15
     18c:	ef 90       	pop	r14
     18e:	08 95       	ret

00000190 <__fixunssfsi>:
     190:	ef 92       	push	r14
     192:	ff 92       	push	r15
     194:	0f 93       	push	r16
     196:	1f 93       	push	r17
     198:	7b 01       	movw	r14, r22
     19a:	8c 01       	movw	r16, r24
     19c:	20 e0       	ldi	r18, 0x00	; 0
     19e:	30 e0       	ldi	r19, 0x00	; 0
     1a0:	40 e0       	ldi	r20, 0x00	; 0
     1a2:	5f e4       	ldi	r21, 0x4F	; 79
     1a4:	0e 94 ad 10 	call	0x215a	; 0x215a <__gesf2>
     1a8:	88 23       	and	r24, r24
     1aa:	8c f0       	brlt	.+34     	; 0x1ce <__fixunssfsi+0x3e>
     1ac:	c8 01       	movw	r24, r16
     1ae:	b7 01       	movw	r22, r14
     1b0:	20 e0       	ldi	r18, 0x00	; 0
     1b2:	30 e0       	ldi	r19, 0x00	; 0
     1b4:	40 e0       	ldi	r20, 0x00	; 0
     1b6:	5f e4       	ldi	r21, 0x4F	; 79
     1b8:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__subsf3>
     1bc:	0e 94 0d 11 	call	0x221a	; 0x221a <__fixsfsi>
     1c0:	9b 01       	movw	r18, r22
     1c2:	ac 01       	movw	r20, r24
     1c4:	20 50       	subi	r18, 0x00	; 0
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 48       	sbci	r21, 0x80	; 128
     1cc:	06 c0       	rjmp	.+12     	; 0x1da <__fixunssfsi+0x4a>
     1ce:	c8 01       	movw	r24, r16
     1d0:	b7 01       	movw	r22, r14
     1d2:	0e 94 0d 11 	call	0x221a	; 0x221a <__fixsfsi>
     1d6:	9b 01       	movw	r18, r22
     1d8:	ac 01       	movw	r20, r24
     1da:	b9 01       	movw	r22, r18
     1dc:	ca 01       	movw	r24, r20
     1de:	1f 91       	pop	r17
     1e0:	0f 91       	pop	r16
     1e2:	ff 90       	pop	r15
     1e4:	ef 90       	pop	r14
     1e6:	08 95       	ret

000001e8 <__udivdi3>:
     1e8:	ae e5       	ldi	r26, 0x5E	; 94
     1ea:	b0 e0       	ldi	r27, 0x00	; 0
     1ec:	ea ef       	ldi	r30, 0xFA	; 250
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	0c 94 fe 29 	jmp	0x53fc	; 0x53fc <__prologue_saves__>
     1f4:	a8 e0       	ldi	r26, 0x08	; 8
     1f6:	4e 01       	movw	r8, r28
     1f8:	08 94       	sec
     1fa:	81 1c       	adc	r8, r1
     1fc:	91 1c       	adc	r9, r1
     1fe:	f4 01       	movw	r30, r8
     200:	6a 2e       	mov	r6, r26
     202:	11 92       	st	Z+, r1
     204:	6a 94       	dec	r6
     206:	e9 f7       	brne	.-6      	; 0x202 <__udivdi3+0x1a>
     208:	29 83       	std	Y+1, r18	; 0x01
     20a:	3a 83       	std	Y+2, r19	; 0x02
     20c:	4b 83       	std	Y+3, r20	; 0x03
     20e:	5c 83       	std	Y+4, r21	; 0x04
     210:	6d 83       	std	Y+5, r22	; 0x05
     212:	7e 83       	std	Y+6, r23	; 0x06
     214:	8f 83       	std	Y+7, r24	; 0x07
     216:	98 87       	std	Y+8, r25	; 0x08
     218:	ce 01       	movw	r24, r28
     21a:	09 96       	adiw	r24, 0x09	; 9
     21c:	fc 01       	movw	r30, r24
     21e:	11 92       	st	Z+, r1
     220:	aa 95       	dec	r26
     222:	e9 f7       	brne	.-6      	; 0x21e <__udivdi3+0x36>
     224:	a9 86       	std	Y+9, r10	; 0x09
     226:	ba 86       	std	Y+10, r11	; 0x0a
     228:	cb 86       	std	Y+11, r12	; 0x0b
     22a:	dc 86       	std	Y+12, r13	; 0x0c
     22c:	ed 86       	std	Y+13, r14	; 0x0d
     22e:	fe 86       	std	Y+14, r15	; 0x0e
     230:	0f 87       	std	Y+15, r16	; 0x0f
     232:	18 8b       	std	Y+16, r17	; 0x10
     234:	29 84       	ldd	r2, Y+9	; 0x09
     236:	3a 84       	ldd	r3, Y+10	; 0x0a
     238:	4b 84       	ldd	r4, Y+11	; 0x0b
     23a:	5c 84       	ldd	r5, Y+12	; 0x0c
     23c:	ed 84       	ldd	r14, Y+13	; 0x0d
     23e:	fe 84       	ldd	r15, Y+14	; 0x0e
     240:	0f 85       	ldd	r16, Y+15	; 0x0f
     242:	18 89       	ldd	r17, Y+16	; 0x10
     244:	69 80       	ldd	r6, Y+1	; 0x01
     246:	7a 80       	ldd	r7, Y+2	; 0x02
     248:	8b 80       	ldd	r8, Y+3	; 0x03
     24a:	9c 80       	ldd	r9, Y+4	; 0x04
     24c:	6d a6       	std	Y+45, r6	; 0x2d
     24e:	7e a6       	std	Y+46, r7	; 0x2e
     250:	8f a6       	std	Y+47, r8	; 0x2f
     252:	98 aa       	std	Y+48, r9	; 0x30
     254:	6d 80       	ldd	r6, Y+5	; 0x05
     256:	7e 80       	ldd	r7, Y+6	; 0x06
     258:	8f 80       	ldd	r8, Y+7	; 0x07
     25a:	98 84       	ldd	r9, Y+8	; 0x08
     25c:	e1 14       	cp	r14, r1
     25e:	f1 04       	cpc	r15, r1
     260:	01 05       	cpc	r16, r1
     262:	11 05       	cpc	r17, r1
     264:	09 f0       	breq	.+2      	; 0x268 <__udivdi3+0x80>
     266:	b3 c3       	rjmp	.+1894   	; 0x9ce <__stack+0x16f>
     268:	62 14       	cp	r6, r2
     26a:	73 04       	cpc	r7, r3
     26c:	84 04       	cpc	r8, r4
     26e:	95 04       	cpc	r9, r5
     270:	08 f0       	brcs	.+2      	; 0x274 <__udivdi3+0x8c>
     272:	3d c1       	rjmp	.+634    	; 0x4ee <__udivdi3+0x306>
     274:	00 e0       	ldi	r16, 0x00	; 0
     276:	20 16       	cp	r2, r16
     278:	00 e0       	ldi	r16, 0x00	; 0
     27a:	30 06       	cpc	r3, r16
     27c:	01 e0       	ldi	r16, 0x01	; 1
     27e:	40 06       	cpc	r4, r16
     280:	00 e0       	ldi	r16, 0x00	; 0
     282:	50 06       	cpc	r5, r16
     284:	88 f4       	brcc	.+34     	; 0x2a8 <__udivdi3+0xc0>
     286:	1f ef       	ldi	r17, 0xFF	; 255
     288:	21 16       	cp	r2, r17
     28a:	31 04       	cpc	r3, r1
     28c:	41 04       	cpc	r4, r1
     28e:	51 04       	cpc	r5, r1
     290:	39 f0       	breq	.+14     	; 0x2a0 <__udivdi3+0xb8>
     292:	30 f0       	brcs	.+12     	; 0x2a0 <__udivdi3+0xb8>
     294:	48 e0       	ldi	r20, 0x08	; 8
     296:	e4 2e       	mov	r14, r20
     298:	f1 2c       	mov	r15, r1
     29a:	01 2d       	mov	r16, r1
     29c:	11 2d       	mov	r17, r1
     29e:	18 c0       	rjmp	.+48     	; 0x2d0 <__udivdi3+0xe8>
     2a0:	ee 24       	eor	r14, r14
     2a2:	ff 24       	eor	r15, r15
     2a4:	87 01       	movw	r16, r14
     2a6:	14 c0       	rjmp	.+40     	; 0x2d0 <__udivdi3+0xe8>
     2a8:	20 e0       	ldi	r18, 0x00	; 0
     2aa:	22 16       	cp	r2, r18
     2ac:	20 e0       	ldi	r18, 0x00	; 0
     2ae:	32 06       	cpc	r3, r18
     2b0:	20 e0       	ldi	r18, 0x00	; 0
     2b2:	42 06       	cpc	r4, r18
     2b4:	21 e0       	ldi	r18, 0x01	; 1
     2b6:	52 06       	cpc	r5, r18
     2b8:	30 f0       	brcs	.+12     	; 0x2c6 <__udivdi3+0xde>
     2ba:	38 e1       	ldi	r19, 0x18	; 24
     2bc:	e3 2e       	mov	r14, r19
     2be:	f1 2c       	mov	r15, r1
     2c0:	01 2d       	mov	r16, r1
     2c2:	11 2d       	mov	r17, r1
     2c4:	05 c0       	rjmp	.+10     	; 0x2d0 <__udivdi3+0xe8>
     2c6:	20 e1       	ldi	r18, 0x10	; 16
     2c8:	e2 2e       	mov	r14, r18
     2ca:	f1 2c       	mov	r15, r1
     2cc:	01 2d       	mov	r16, r1
     2ce:	11 2d       	mov	r17, r1
     2d0:	d2 01       	movw	r26, r4
     2d2:	c1 01       	movw	r24, r2
     2d4:	0e 2c       	mov	r0, r14
     2d6:	04 c0       	rjmp	.+8      	; 0x2e0 <__udivdi3+0xf8>
     2d8:	b6 95       	lsr	r27
     2da:	a7 95       	ror	r26
     2dc:	97 95       	ror	r25
     2de:	87 95       	ror	r24
     2e0:	0a 94       	dec	r0
     2e2:	d2 f7       	brpl	.-12     	; 0x2d8 <__udivdi3+0xf0>
     2e4:	88 59       	subi	r24, 0x98	; 152
     2e6:	9f 4f       	sbci	r25, 0xFF	; 255
     2e8:	dc 01       	movw	r26, r24
     2ea:	2c 91       	ld	r18, X
     2ec:	80 e2       	ldi	r24, 0x20	; 32
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	a0 e0       	ldi	r26, 0x00	; 0
     2f2:	b0 e0       	ldi	r27, 0x00	; 0
     2f4:	8e 19       	sub	r24, r14
     2f6:	9f 09       	sbc	r25, r15
     2f8:	a0 0b       	sbc	r26, r16
     2fa:	b1 0b       	sbc	r27, r17
     2fc:	7c 01       	movw	r14, r24
     2fe:	8d 01       	movw	r16, r26
     300:	e2 1a       	sub	r14, r18
     302:	f1 08       	sbc	r15, r1
     304:	01 09       	sbc	r16, r1
     306:	11 09       	sbc	r17, r1
     308:	e1 14       	cp	r14, r1
     30a:	f1 04       	cpc	r15, r1
     30c:	01 05       	cpc	r16, r1
     30e:	11 05       	cpc	r17, r1
     310:	a1 f1       	breq	.+104    	; 0x37a <__udivdi3+0x192>
     312:	0e 2c       	mov	r0, r14
     314:	04 c0       	rjmp	.+8      	; 0x31e <__udivdi3+0x136>
     316:	22 0c       	add	r2, r2
     318:	33 1c       	adc	r3, r3
     31a:	44 1c       	adc	r4, r4
     31c:	55 1c       	adc	r5, r5
     31e:	0a 94       	dec	r0
     320:	d2 f7       	brpl	.-12     	; 0x316 <__udivdi3+0x12e>
     322:	a4 01       	movw	r20, r8
     324:	93 01       	movw	r18, r6
     326:	0e 2c       	mov	r0, r14
     328:	04 c0       	rjmp	.+8      	; 0x332 <__udivdi3+0x14a>
     32a:	22 0f       	add	r18, r18
     32c:	33 1f       	adc	r19, r19
     32e:	44 1f       	adc	r20, r20
     330:	55 1f       	adc	r21, r21
     332:	0a 94       	dec	r0
     334:	d2 f7       	brpl	.-12     	; 0x32a <__udivdi3+0x142>
     336:	80 e2       	ldi	r24, 0x20	; 32
     338:	90 e0       	ldi	r25, 0x00	; 0
     33a:	8e 19       	sub	r24, r14
     33c:	9f 09       	sbc	r25, r15
     33e:	6d a4       	ldd	r6, Y+45	; 0x2d
     340:	7e a4       	ldd	r7, Y+46	; 0x2e
     342:	8f a4       	ldd	r8, Y+47	; 0x2f
     344:	98 a8       	ldd	r9, Y+48	; 0x30
     346:	04 c0       	rjmp	.+8      	; 0x350 <__udivdi3+0x168>
     348:	96 94       	lsr	r9
     34a:	87 94       	ror	r8
     34c:	77 94       	ror	r7
     34e:	67 94       	ror	r6
     350:	8a 95       	dec	r24
     352:	d2 f7       	brpl	.-12     	; 0x348 <__udivdi3+0x160>
     354:	62 2a       	or	r6, r18
     356:	73 2a       	or	r7, r19
     358:	84 2a       	or	r8, r20
     35a:	95 2a       	or	r9, r21
     35c:	ad a4       	ldd	r10, Y+45	; 0x2d
     35e:	be a4       	ldd	r11, Y+46	; 0x2e
     360:	cf a4       	ldd	r12, Y+47	; 0x2f
     362:	d8 a8       	ldd	r13, Y+48	; 0x30
     364:	04 c0       	rjmp	.+8      	; 0x36e <__udivdi3+0x186>
     366:	aa 0c       	add	r10, r10
     368:	bb 1c       	adc	r11, r11
     36a:	cc 1c       	adc	r12, r12
     36c:	dd 1c       	adc	r13, r13
     36e:	ea 94       	dec	r14
     370:	d2 f7       	brpl	.-12     	; 0x366 <__udivdi3+0x17e>
     372:	ad a6       	std	Y+45, r10	; 0x2d
     374:	be a6       	std	Y+46, r11	; 0x2e
     376:	cf a6       	std	Y+47, r12	; 0x2f
     378:	d8 aa       	std	Y+48, r13	; 0x30
     37a:	62 01       	movw	r12, r4
     37c:	ee 24       	eor	r14, r14
     37e:	ff 24       	eor	r15, r15
     380:	cd aa       	std	Y+53, r12	; 0x35
     382:	de aa       	std	Y+54, r13	; 0x36
     384:	ef aa       	std	Y+55, r14	; 0x37
     386:	f8 ae       	std	Y+56, r15	; 0x38
     388:	92 01       	movw	r18, r4
     38a:	81 01       	movw	r16, r2
     38c:	20 70       	andi	r18, 0x00	; 0
     38e:	30 70       	andi	r19, 0x00	; 0
     390:	09 af       	std	Y+57, r16	; 0x39
     392:	1a af       	std	Y+58, r17	; 0x3a
     394:	2b af       	std	Y+59, r18	; 0x3b
     396:	3c af       	std	Y+60, r19	; 0x3c
     398:	c4 01       	movw	r24, r8
     39a:	b3 01       	movw	r22, r6
     39c:	a7 01       	movw	r20, r14
     39e:	96 01       	movw	r18, r12
     3a0:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     3a4:	7b 01       	movw	r14, r22
     3a6:	8c 01       	movw	r16, r24
     3a8:	c4 01       	movw	r24, r8
     3aa:	b3 01       	movw	r22, r6
     3ac:	2d a9       	ldd	r18, Y+53	; 0x35
     3ae:	3e a9       	ldd	r19, Y+54	; 0x36
     3b0:	4f a9       	ldd	r20, Y+55	; 0x37
     3b2:	58 ad       	ldd	r21, Y+56	; 0x38
     3b4:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     3b8:	c9 01       	movw	r24, r18
     3ba:	da 01       	movw	r26, r20
     3bc:	3c 01       	movw	r6, r24
     3be:	4d 01       	movw	r8, r26
     3c0:	c4 01       	movw	r24, r8
     3c2:	b3 01       	movw	r22, r6
     3c4:	29 ad       	ldd	r18, Y+57	; 0x39
     3c6:	3a ad       	ldd	r19, Y+58	; 0x3a
     3c8:	4b ad       	ldd	r20, Y+59	; 0x3b
     3ca:	5c ad       	ldd	r21, Y+60	; 0x3c
     3cc:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     3d0:	9b 01       	movw	r18, r22
     3d2:	ac 01       	movw	r20, r24
     3d4:	87 01       	movw	r16, r14
     3d6:	ff 24       	eor	r15, r15
     3d8:	ee 24       	eor	r14, r14
     3da:	ad a4       	ldd	r10, Y+45	; 0x2d
     3dc:	be a4       	ldd	r11, Y+46	; 0x2e
     3de:	cf a4       	ldd	r12, Y+47	; 0x2f
     3e0:	d8 a8       	ldd	r13, Y+48	; 0x30
     3e2:	c6 01       	movw	r24, r12
     3e4:	aa 27       	eor	r26, r26
     3e6:	bb 27       	eor	r27, r27
     3e8:	57 01       	movw	r10, r14
     3ea:	68 01       	movw	r12, r16
     3ec:	a8 2a       	or	r10, r24
     3ee:	b9 2a       	or	r11, r25
     3f0:	ca 2a       	or	r12, r26
     3f2:	db 2a       	or	r13, r27
     3f4:	a2 16       	cp	r10, r18
     3f6:	b3 06       	cpc	r11, r19
     3f8:	c4 06       	cpc	r12, r20
     3fa:	d5 06       	cpc	r13, r21
     3fc:	e0 f4       	brcc	.+56     	; 0x436 <__udivdi3+0x24e>
     3fe:	08 94       	sec
     400:	61 08       	sbc	r6, r1
     402:	71 08       	sbc	r7, r1
     404:	81 08       	sbc	r8, r1
     406:	91 08       	sbc	r9, r1
     408:	a2 0c       	add	r10, r2
     40a:	b3 1c       	adc	r11, r3
     40c:	c4 1c       	adc	r12, r4
     40e:	d5 1c       	adc	r13, r5
     410:	a2 14       	cp	r10, r2
     412:	b3 04       	cpc	r11, r3
     414:	c4 04       	cpc	r12, r4
     416:	d5 04       	cpc	r13, r5
     418:	70 f0       	brcs	.+28     	; 0x436 <__udivdi3+0x24e>
     41a:	a2 16       	cp	r10, r18
     41c:	b3 06       	cpc	r11, r19
     41e:	c4 06       	cpc	r12, r20
     420:	d5 06       	cpc	r13, r21
     422:	48 f4       	brcc	.+18     	; 0x436 <__udivdi3+0x24e>
     424:	08 94       	sec
     426:	61 08       	sbc	r6, r1
     428:	71 08       	sbc	r7, r1
     42a:	81 08       	sbc	r8, r1
     42c:	91 08       	sbc	r9, r1
     42e:	a2 0c       	add	r10, r2
     430:	b3 1c       	adc	r11, r3
     432:	c4 1c       	adc	r12, r4
     434:	d5 1c       	adc	r13, r5
     436:	a2 1a       	sub	r10, r18
     438:	b3 0a       	sbc	r11, r19
     43a:	c4 0a       	sbc	r12, r20
     43c:	d5 0a       	sbc	r13, r21
     43e:	c6 01       	movw	r24, r12
     440:	b5 01       	movw	r22, r10
     442:	2d a9       	ldd	r18, Y+53	; 0x35
     444:	3e a9       	ldd	r19, Y+54	; 0x36
     446:	4f a9       	ldd	r20, Y+55	; 0x37
     448:	58 ad       	ldd	r21, Y+56	; 0x38
     44a:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     44e:	7b 01       	movw	r14, r22
     450:	8c 01       	movw	r16, r24
     452:	c6 01       	movw	r24, r12
     454:	b5 01       	movw	r22, r10
     456:	2d a9       	ldd	r18, Y+53	; 0x35
     458:	3e a9       	ldd	r19, Y+54	; 0x36
     45a:	4f a9       	ldd	r20, Y+55	; 0x37
     45c:	58 ad       	ldd	r21, Y+56	; 0x38
     45e:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     462:	c9 01       	movw	r24, r18
     464:	da 01       	movw	r26, r20
     466:	5c 01       	movw	r10, r24
     468:	6d 01       	movw	r12, r26
     46a:	c6 01       	movw	r24, r12
     46c:	b5 01       	movw	r22, r10
     46e:	29 ad       	ldd	r18, Y+57	; 0x39
     470:	3a ad       	ldd	r19, Y+58	; 0x3a
     472:	4b ad       	ldd	r20, Y+59	; 0x3b
     474:	5c ad       	ldd	r21, Y+60	; 0x3c
     476:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     47a:	9b 01       	movw	r18, r22
     47c:	ac 01       	movw	r20, r24
     47e:	87 01       	movw	r16, r14
     480:	ff 24       	eor	r15, r15
     482:	ee 24       	eor	r14, r14
     484:	8d a5       	ldd	r24, Y+45	; 0x2d
     486:	9e a5       	ldd	r25, Y+46	; 0x2e
     488:	af a5       	ldd	r26, Y+47	; 0x2f
     48a:	b8 a9       	ldd	r27, Y+48	; 0x30
     48c:	a0 70       	andi	r26, 0x00	; 0
     48e:	b0 70       	andi	r27, 0x00	; 0
     490:	e8 2a       	or	r14, r24
     492:	f9 2a       	or	r15, r25
     494:	0a 2b       	or	r16, r26
     496:	1b 2b       	or	r17, r27
     498:	e2 16       	cp	r14, r18
     49a:	f3 06       	cpc	r15, r19
     49c:	04 07       	cpc	r16, r20
     49e:	15 07       	cpc	r17, r21
     4a0:	c0 f4       	brcc	.+48     	; 0x4d2 <__udivdi3+0x2ea>
     4a2:	08 94       	sec
     4a4:	a1 08       	sbc	r10, r1
     4a6:	b1 08       	sbc	r11, r1
     4a8:	c1 08       	sbc	r12, r1
     4aa:	d1 08       	sbc	r13, r1
     4ac:	e2 0c       	add	r14, r2
     4ae:	f3 1c       	adc	r15, r3
     4b0:	04 1d       	adc	r16, r4
     4b2:	15 1d       	adc	r17, r5
     4b4:	e2 14       	cp	r14, r2
     4b6:	f3 04       	cpc	r15, r3
     4b8:	04 05       	cpc	r16, r4
     4ba:	15 05       	cpc	r17, r5
     4bc:	50 f0       	brcs	.+20     	; 0x4d2 <__udivdi3+0x2ea>
     4be:	e2 16       	cp	r14, r18
     4c0:	f3 06       	cpc	r15, r19
     4c2:	04 07       	cpc	r16, r20
     4c4:	15 07       	cpc	r17, r21
     4c6:	28 f4       	brcc	.+10     	; 0x4d2 <__udivdi3+0x2ea>
     4c8:	08 94       	sec
     4ca:	a1 08       	sbc	r10, r1
     4cc:	b1 08       	sbc	r11, r1
     4ce:	c1 08       	sbc	r12, r1
     4d0:	d1 08       	sbc	r13, r1
     4d2:	d3 01       	movw	r26, r6
     4d4:	99 27       	eor	r25, r25
     4d6:	88 27       	eor	r24, r24
     4d8:	86 01       	movw	r16, r12
     4da:	75 01       	movw	r14, r10
     4dc:	e8 2a       	or	r14, r24
     4de:	f9 2a       	or	r15, r25
     4e0:	0a 2b       	or	r16, r26
     4e2:	1b 2b       	or	r17, r27
     4e4:	e9 aa       	std	Y+49, r14	; 0x31
     4e6:	fa aa       	std	Y+50, r15	; 0x32
     4e8:	0b ab       	std	Y+51, r16	; 0x33
     4ea:	1c ab       	std	Y+52, r17	; 0x34
     4ec:	cf c4       	rjmp	.+2462   	; 0xe8c <__stack+0x62d>
     4ee:	21 14       	cp	r2, r1
     4f0:	31 04       	cpc	r3, r1
     4f2:	41 04       	cpc	r4, r1
     4f4:	51 04       	cpc	r5, r1
     4f6:	71 f4       	brne	.+28     	; 0x514 <__udivdi3+0x32c>
     4f8:	61 e0       	ldi	r22, 0x01	; 1
     4fa:	70 e0       	ldi	r23, 0x00	; 0
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	20 e0       	ldi	r18, 0x00	; 0
     502:	30 e0       	ldi	r19, 0x00	; 0
     504:	40 e0       	ldi	r20, 0x00	; 0
     506:	50 e0       	ldi	r21, 0x00	; 0
     508:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     50c:	c9 01       	movw	r24, r18
     50e:	da 01       	movw	r26, r20
     510:	1c 01       	movw	r2, r24
     512:	2d 01       	movw	r4, r26
     514:	00 e0       	ldi	r16, 0x00	; 0
     516:	20 16       	cp	r2, r16
     518:	00 e0       	ldi	r16, 0x00	; 0
     51a:	30 06       	cpc	r3, r16
     51c:	01 e0       	ldi	r16, 0x01	; 1
     51e:	40 06       	cpc	r4, r16
     520:	00 e0       	ldi	r16, 0x00	; 0
     522:	50 06       	cpc	r5, r16
     524:	88 f4       	brcc	.+34     	; 0x548 <__udivdi3+0x360>
     526:	1f ef       	ldi	r17, 0xFF	; 255
     528:	21 16       	cp	r2, r17
     52a:	31 04       	cpc	r3, r1
     52c:	41 04       	cpc	r4, r1
     52e:	51 04       	cpc	r5, r1
     530:	31 f0       	breq	.+12     	; 0x53e <__udivdi3+0x356>
     532:	28 f0       	brcs	.+10     	; 0x53e <__udivdi3+0x356>
     534:	48 e0       	ldi	r20, 0x08	; 8
     536:	50 e0       	ldi	r21, 0x00	; 0
     538:	60 e0       	ldi	r22, 0x00	; 0
     53a:	70 e0       	ldi	r23, 0x00	; 0
     53c:	17 c0       	rjmp	.+46     	; 0x56c <__udivdi3+0x384>
     53e:	40 e0       	ldi	r20, 0x00	; 0
     540:	50 e0       	ldi	r21, 0x00	; 0
     542:	60 e0       	ldi	r22, 0x00	; 0
     544:	70 e0       	ldi	r23, 0x00	; 0
     546:	12 c0       	rjmp	.+36     	; 0x56c <__udivdi3+0x384>
     548:	20 e0       	ldi	r18, 0x00	; 0
     54a:	22 16       	cp	r2, r18
     54c:	20 e0       	ldi	r18, 0x00	; 0
     54e:	32 06       	cpc	r3, r18
     550:	20 e0       	ldi	r18, 0x00	; 0
     552:	42 06       	cpc	r4, r18
     554:	21 e0       	ldi	r18, 0x01	; 1
     556:	52 06       	cpc	r5, r18
     558:	28 f0       	brcs	.+10     	; 0x564 <__udivdi3+0x37c>
     55a:	48 e1       	ldi	r20, 0x18	; 24
     55c:	50 e0       	ldi	r21, 0x00	; 0
     55e:	60 e0       	ldi	r22, 0x00	; 0
     560:	70 e0       	ldi	r23, 0x00	; 0
     562:	04 c0       	rjmp	.+8      	; 0x56c <__udivdi3+0x384>
     564:	40 e1       	ldi	r20, 0x10	; 16
     566:	50 e0       	ldi	r21, 0x00	; 0
     568:	60 e0       	ldi	r22, 0x00	; 0
     56a:	70 e0       	ldi	r23, 0x00	; 0
     56c:	d2 01       	movw	r26, r4
     56e:	c1 01       	movw	r24, r2
     570:	04 2e       	mov	r0, r20
     572:	04 c0       	rjmp	.+8      	; 0x57c <__udivdi3+0x394>
     574:	b6 95       	lsr	r27
     576:	a7 95       	ror	r26
     578:	97 95       	ror	r25
     57a:	87 95       	ror	r24
     57c:	0a 94       	dec	r0
     57e:	d2 f7       	brpl	.-12     	; 0x574 <__udivdi3+0x38c>
     580:	88 59       	subi	r24, 0x98	; 152
     582:	9f 4f       	sbci	r25, 0xFF	; 255
     584:	dc 01       	movw	r26, r24
     586:	2c 91       	ld	r18, X
     588:	e0 e2       	ldi	r30, 0x20	; 32
     58a:	ee 2e       	mov	r14, r30
     58c:	f1 2c       	mov	r15, r1
     58e:	01 2d       	mov	r16, r1
     590:	11 2d       	mov	r17, r1
     592:	d8 01       	movw	r26, r16
     594:	c7 01       	movw	r24, r14
     596:	84 1b       	sub	r24, r20
     598:	95 0b       	sbc	r25, r21
     59a:	a6 0b       	sbc	r26, r22
     59c:	b7 0b       	sbc	r27, r23
     59e:	82 1b       	sub	r24, r18
     5a0:	91 09       	sbc	r25, r1
     5a2:	a1 09       	sbc	r26, r1
     5a4:	b1 09       	sbc	r27, r1
     5a6:	00 97       	sbiw	r24, 0x00	; 0
     5a8:	a1 05       	cpc	r26, r1
     5aa:	b1 05       	cpc	r27, r1
     5ac:	61 f4       	brne	.+24     	; 0x5c6 <__udivdi3+0x3de>
     5ae:	64 01       	movw	r12, r8
     5b0:	53 01       	movw	r10, r6
     5b2:	a2 18       	sub	r10, r2
     5b4:	b3 08       	sbc	r11, r3
     5b6:	c4 08       	sbc	r12, r4
     5b8:	d5 08       	sbc	r13, r5
     5ba:	31 e0       	ldi	r19, 0x01	; 1
     5bc:	63 2e       	mov	r6, r19
     5be:	71 2c       	mov	r7, r1
     5c0:	81 2c       	mov	r8, r1
     5c2:	91 2c       	mov	r9, r1
     5c4:	1e c1       	rjmp	.+572    	; 0x802 <__udivdi3+0x61a>
     5c6:	6f 96       	adiw	r28, 0x1f	; 31
     5c8:	8f af       	std	Y+63, r24	; 0x3f
     5ca:	6f 97       	sbiw	r28, 0x1f	; 31
     5cc:	08 2e       	mov	r0, r24
     5ce:	04 c0       	rjmp	.+8      	; 0x5d8 <__udivdi3+0x3f0>
     5d0:	22 0c       	add	r2, r2
     5d2:	33 1c       	adc	r3, r3
     5d4:	44 1c       	adc	r4, r4
     5d6:	55 1c       	adc	r5, r5
     5d8:	0a 94       	dec	r0
     5da:	d2 f7       	brpl	.-12     	; 0x5d0 <__udivdi3+0x3e8>
     5dc:	ee 2d       	mov	r30, r14
     5de:	e8 1b       	sub	r30, r24
     5e0:	64 01       	movw	r12, r8
     5e2:	53 01       	movw	r10, r6
     5e4:	0e 2e       	mov	r0, r30
     5e6:	04 c0       	rjmp	.+8      	; 0x5f0 <__udivdi3+0x408>
     5e8:	d6 94       	lsr	r13
     5ea:	c7 94       	ror	r12
     5ec:	b7 94       	ror	r11
     5ee:	a7 94       	ror	r10
     5f0:	0a 94       	dec	r0
     5f2:	d2 f7       	brpl	.-12     	; 0x5e8 <__udivdi3+0x400>
     5f4:	a4 01       	movw	r20, r8
     5f6:	93 01       	movw	r18, r6
     5f8:	6f 96       	adiw	r28, 0x1f	; 31
     5fa:	0f ac       	ldd	r0, Y+63	; 0x3f
     5fc:	6f 97       	sbiw	r28, 0x1f	; 31
     5fe:	04 c0       	rjmp	.+8      	; 0x608 <__udivdi3+0x420>
     600:	22 0f       	add	r18, r18
     602:	33 1f       	adc	r19, r19
     604:	44 1f       	adc	r20, r20
     606:	55 1f       	adc	r21, r21
     608:	0a 94       	dec	r0
     60a:	d2 f7       	brpl	.-12     	; 0x600 <__udivdi3+0x418>
     60c:	6d a4       	ldd	r6, Y+45	; 0x2d
     60e:	7e a4       	ldd	r7, Y+46	; 0x2e
     610:	8f a4       	ldd	r8, Y+47	; 0x2f
     612:	98 a8       	ldd	r9, Y+48	; 0x30
     614:	0e 2e       	mov	r0, r30
     616:	04 c0       	rjmp	.+8      	; 0x620 <__udivdi3+0x438>
     618:	96 94       	lsr	r9
     61a:	87 94       	ror	r8
     61c:	77 94       	ror	r7
     61e:	67 94       	ror	r6
     620:	0a 94       	dec	r0
     622:	d2 f7       	brpl	.-12     	; 0x618 <__udivdi3+0x430>
     624:	84 01       	movw	r16, r8
     626:	73 01       	movw	r14, r6
     628:	e2 2a       	or	r14, r18
     62a:	f3 2a       	or	r15, r19
     62c:	04 2b       	or	r16, r20
     62e:	15 2b       	or	r17, r21
     630:	e9 a6       	std	Y+41, r14	; 0x29
     632:	fa a6       	std	Y+42, r15	; 0x2a
     634:	0b a7       	std	Y+43, r16	; 0x2b
     636:	1c a7       	std	Y+44, r17	; 0x2c
     638:	32 01       	movw	r6, r4
     63a:	88 24       	eor	r8, r8
     63c:	99 24       	eor	r9, r9
     63e:	92 01       	movw	r18, r4
     640:	81 01       	movw	r16, r2
     642:	20 70       	andi	r18, 0x00	; 0
     644:	30 70       	andi	r19, 0x00	; 0
     646:	21 96       	adiw	r28, 0x01	; 1
     648:	0c af       	std	Y+60, r16	; 0x3c
     64a:	1d af       	std	Y+61, r17	; 0x3d
     64c:	2e af       	std	Y+62, r18	; 0x3e
     64e:	3f af       	std	Y+63, r19	; 0x3f
     650:	21 97       	sbiw	r28, 0x01	; 1
     652:	c6 01       	movw	r24, r12
     654:	b5 01       	movw	r22, r10
     656:	a4 01       	movw	r20, r8
     658:	93 01       	movw	r18, r6
     65a:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     65e:	7b 01       	movw	r14, r22
     660:	8c 01       	movw	r16, r24
     662:	c6 01       	movw	r24, r12
     664:	b5 01       	movw	r22, r10
     666:	a4 01       	movw	r20, r8
     668:	93 01       	movw	r18, r6
     66a:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     66e:	c9 01       	movw	r24, r18
     670:	da 01       	movw	r26, r20
     672:	25 96       	adiw	r28, 0x05	; 5
     674:	8c af       	std	Y+60, r24	; 0x3c
     676:	9d af       	std	Y+61, r25	; 0x3d
     678:	ae af       	std	Y+62, r26	; 0x3e
     67a:	bf af       	std	Y+63, r27	; 0x3f
     67c:	25 97       	sbiw	r28, 0x05	; 5
     67e:	bc 01       	movw	r22, r24
     680:	cd 01       	movw	r24, r26
     682:	21 96       	adiw	r28, 0x01	; 1
     684:	2c ad       	ldd	r18, Y+60	; 0x3c
     686:	3d ad       	ldd	r19, Y+61	; 0x3d
     688:	4e ad       	ldd	r20, Y+62	; 0x3e
     68a:	5f ad       	ldd	r21, Y+63	; 0x3f
     68c:	21 97       	sbiw	r28, 0x01	; 1
     68e:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     692:	9b 01       	movw	r18, r22
     694:	ac 01       	movw	r20, r24
     696:	87 01       	movw	r16, r14
     698:	ff 24       	eor	r15, r15
     69a:	ee 24       	eor	r14, r14
     69c:	a9 a4       	ldd	r10, Y+41	; 0x29
     69e:	ba a4       	ldd	r11, Y+42	; 0x2a
     6a0:	cb a4       	ldd	r12, Y+43	; 0x2b
     6a2:	dc a4       	ldd	r13, Y+44	; 0x2c
     6a4:	c6 01       	movw	r24, r12
     6a6:	aa 27       	eor	r26, r26
     6a8:	bb 27       	eor	r27, r27
     6aa:	5c 01       	movw	r10, r24
     6ac:	6d 01       	movw	r12, r26
     6ae:	ae 28       	or	r10, r14
     6b0:	bf 28       	or	r11, r15
     6b2:	c0 2a       	or	r12, r16
     6b4:	d1 2a       	or	r13, r17
     6b6:	a2 16       	cp	r10, r18
     6b8:	b3 06       	cpc	r11, r19
     6ba:	c4 06       	cpc	r12, r20
     6bc:	d5 06       	cpc	r13, r21
     6be:	60 f5       	brcc	.+88     	; 0x718 <__udivdi3+0x530>
     6c0:	25 96       	adiw	r28, 0x05	; 5
     6c2:	6c ad       	ldd	r22, Y+60	; 0x3c
     6c4:	7d ad       	ldd	r23, Y+61	; 0x3d
     6c6:	8e ad       	ldd	r24, Y+62	; 0x3e
     6c8:	9f ad       	ldd	r25, Y+63	; 0x3f
     6ca:	25 97       	sbiw	r28, 0x05	; 5
     6cc:	61 50       	subi	r22, 0x01	; 1
     6ce:	70 40       	sbci	r23, 0x00	; 0
     6d0:	80 40       	sbci	r24, 0x00	; 0
     6d2:	90 40       	sbci	r25, 0x00	; 0
     6d4:	25 96       	adiw	r28, 0x05	; 5
     6d6:	6c af       	std	Y+60, r22	; 0x3c
     6d8:	7d af       	std	Y+61, r23	; 0x3d
     6da:	8e af       	std	Y+62, r24	; 0x3e
     6dc:	9f af       	std	Y+63, r25	; 0x3f
     6de:	25 97       	sbiw	r28, 0x05	; 5
     6e0:	a2 0c       	add	r10, r2
     6e2:	b3 1c       	adc	r11, r3
     6e4:	c4 1c       	adc	r12, r4
     6e6:	d5 1c       	adc	r13, r5
     6e8:	a2 14       	cp	r10, r2
     6ea:	b3 04       	cpc	r11, r3
     6ec:	c4 04       	cpc	r12, r4
     6ee:	d5 04       	cpc	r13, r5
     6f0:	98 f0       	brcs	.+38     	; 0x718 <__udivdi3+0x530>
     6f2:	a2 16       	cp	r10, r18
     6f4:	b3 06       	cpc	r11, r19
     6f6:	c4 06       	cpc	r12, r20
     6f8:	d5 06       	cpc	r13, r21
     6fa:	70 f4       	brcc	.+28     	; 0x718 <__udivdi3+0x530>
     6fc:	61 50       	subi	r22, 0x01	; 1
     6fe:	70 40       	sbci	r23, 0x00	; 0
     700:	80 40       	sbci	r24, 0x00	; 0
     702:	90 40       	sbci	r25, 0x00	; 0
     704:	25 96       	adiw	r28, 0x05	; 5
     706:	6c af       	std	Y+60, r22	; 0x3c
     708:	7d af       	std	Y+61, r23	; 0x3d
     70a:	8e af       	std	Y+62, r24	; 0x3e
     70c:	9f af       	std	Y+63, r25	; 0x3f
     70e:	25 97       	sbiw	r28, 0x05	; 5
     710:	a2 0c       	add	r10, r2
     712:	b3 1c       	adc	r11, r3
     714:	c4 1c       	adc	r12, r4
     716:	d5 1c       	adc	r13, r5
     718:	a2 1a       	sub	r10, r18
     71a:	b3 0a       	sbc	r11, r19
     71c:	c4 0a       	sbc	r12, r20
     71e:	d5 0a       	sbc	r13, r21
     720:	c6 01       	movw	r24, r12
     722:	b5 01       	movw	r22, r10
     724:	a4 01       	movw	r20, r8
     726:	93 01       	movw	r18, r6
     728:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     72c:	7b 01       	movw	r14, r22
     72e:	8c 01       	movw	r16, r24
     730:	c6 01       	movw	r24, r12
     732:	b5 01       	movw	r22, r10
     734:	a4 01       	movw	r20, r8
     736:	93 01       	movw	r18, r6
     738:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     73c:	c9 01       	movw	r24, r18
     73e:	da 01       	movw	r26, r20
     740:	3c 01       	movw	r6, r24
     742:	4d 01       	movw	r8, r26
     744:	c4 01       	movw	r24, r8
     746:	b3 01       	movw	r22, r6
     748:	21 96       	adiw	r28, 0x01	; 1
     74a:	2c ad       	ldd	r18, Y+60	; 0x3c
     74c:	3d ad       	ldd	r19, Y+61	; 0x3d
     74e:	4e ad       	ldd	r20, Y+62	; 0x3e
     750:	5f ad       	ldd	r21, Y+63	; 0x3f
     752:	21 97       	sbiw	r28, 0x01	; 1
     754:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     758:	9b 01       	movw	r18, r22
     75a:	ac 01       	movw	r20, r24
     75c:	87 01       	movw	r16, r14
     75e:	ff 24       	eor	r15, r15
     760:	ee 24       	eor	r14, r14
     762:	89 a5       	ldd	r24, Y+41	; 0x29
     764:	9a a5       	ldd	r25, Y+42	; 0x2a
     766:	ab a5       	ldd	r26, Y+43	; 0x2b
     768:	bc a5       	ldd	r27, Y+44	; 0x2c
     76a:	a0 70       	andi	r26, 0x00	; 0
     76c:	b0 70       	andi	r27, 0x00	; 0
     76e:	57 01       	movw	r10, r14
     770:	68 01       	movw	r12, r16
     772:	a8 2a       	or	r10, r24
     774:	b9 2a       	or	r11, r25
     776:	ca 2a       	or	r12, r26
     778:	db 2a       	or	r13, r27
     77a:	a2 16       	cp	r10, r18
     77c:	b3 06       	cpc	r11, r19
     77e:	c4 06       	cpc	r12, r20
     780:	d5 06       	cpc	r13, r21
     782:	e0 f4       	brcc	.+56     	; 0x7bc <__udivdi3+0x5d4>
     784:	08 94       	sec
     786:	61 08       	sbc	r6, r1
     788:	71 08       	sbc	r7, r1
     78a:	81 08       	sbc	r8, r1
     78c:	91 08       	sbc	r9, r1
     78e:	a2 0c       	add	r10, r2
     790:	b3 1c       	adc	r11, r3
     792:	c4 1c       	adc	r12, r4
     794:	d5 1c       	adc	r13, r5
     796:	a2 14       	cp	r10, r2
     798:	b3 04       	cpc	r11, r3
     79a:	c4 04       	cpc	r12, r4
     79c:	d5 04       	cpc	r13, r5
     79e:	70 f0       	brcs	.+28     	; 0x7bc <__udivdi3+0x5d4>
     7a0:	a2 16       	cp	r10, r18
     7a2:	b3 06       	cpc	r11, r19
     7a4:	c4 06       	cpc	r12, r20
     7a6:	d5 06       	cpc	r13, r21
     7a8:	48 f4       	brcc	.+18     	; 0x7bc <__udivdi3+0x5d4>
     7aa:	08 94       	sec
     7ac:	61 08       	sbc	r6, r1
     7ae:	71 08       	sbc	r7, r1
     7b0:	81 08       	sbc	r8, r1
     7b2:	91 08       	sbc	r9, r1
     7b4:	a2 0c       	add	r10, r2
     7b6:	b3 1c       	adc	r11, r3
     7b8:	c4 1c       	adc	r12, r4
     7ba:	d5 1c       	adc	r13, r5
     7bc:	8d a5       	ldd	r24, Y+45	; 0x2d
     7be:	9e a5       	ldd	r25, Y+46	; 0x2e
     7c0:	af a5       	ldd	r26, Y+47	; 0x2f
     7c2:	b8 a9       	ldd	r27, Y+48	; 0x30
     7c4:	6f 96       	adiw	r28, 0x1f	; 31
     7c6:	0f ac       	ldd	r0, Y+63	; 0x3f
     7c8:	6f 97       	sbiw	r28, 0x1f	; 31
     7ca:	04 c0       	rjmp	.+8      	; 0x7d4 <__udivdi3+0x5ec>
     7cc:	88 0f       	add	r24, r24
     7ce:	99 1f       	adc	r25, r25
     7d0:	aa 1f       	adc	r26, r26
     7d2:	bb 1f       	adc	r27, r27
     7d4:	0a 94       	dec	r0
     7d6:	d2 f7       	brpl	.-12     	; 0x7cc <__udivdi3+0x5e4>
     7d8:	8d a7       	std	Y+45, r24	; 0x2d
     7da:	9e a7       	std	Y+46, r25	; 0x2e
     7dc:	af a7       	std	Y+47, r26	; 0x2f
     7de:	b8 ab       	std	Y+48, r27	; 0x30
     7e0:	a2 1a       	sub	r10, r18
     7e2:	b3 0a       	sbc	r11, r19
     7e4:	c4 0a       	sbc	r12, r20
     7e6:	d5 0a       	sbc	r13, r21
     7e8:	25 96       	adiw	r28, 0x05	; 5
     7ea:	ec ac       	ldd	r14, Y+60	; 0x3c
     7ec:	fd ac       	ldd	r15, Y+61	; 0x3d
     7ee:	0e ad       	ldd	r16, Y+62	; 0x3e
     7f0:	1f ad       	ldd	r17, Y+63	; 0x3f
     7f2:	25 97       	sbiw	r28, 0x05	; 5
     7f4:	d7 01       	movw	r26, r14
     7f6:	99 27       	eor	r25, r25
     7f8:	88 27       	eor	r24, r24
     7fa:	68 2a       	or	r6, r24
     7fc:	79 2a       	or	r7, r25
     7fe:	8a 2a       	or	r8, r26
     800:	9b 2a       	or	r9, r27
     802:	82 01       	movw	r16, r4
     804:	22 27       	eor	r18, r18
     806:	33 27       	eor	r19, r19
     808:	29 96       	adiw	r28, 0x09	; 9
     80a:	0c af       	std	Y+60, r16	; 0x3c
     80c:	1d af       	std	Y+61, r17	; 0x3d
     80e:	2e af       	std	Y+62, r18	; 0x3e
     810:	3f af       	std	Y+63, r19	; 0x3f
     812:	29 97       	sbiw	r28, 0x09	; 9
     814:	a2 01       	movw	r20, r4
     816:	91 01       	movw	r18, r2
     818:	40 70       	andi	r20, 0x00	; 0
     81a:	50 70       	andi	r21, 0x00	; 0
     81c:	2d 96       	adiw	r28, 0x0d	; 13
     81e:	2c af       	std	Y+60, r18	; 0x3c
     820:	3d af       	std	Y+61, r19	; 0x3d
     822:	4e af       	std	Y+62, r20	; 0x3e
     824:	5f af       	std	Y+63, r21	; 0x3f
     826:	2d 97       	sbiw	r28, 0x0d	; 13
     828:	c6 01       	movw	r24, r12
     82a:	b5 01       	movw	r22, r10
     82c:	29 96       	adiw	r28, 0x09	; 9
     82e:	2c ad       	ldd	r18, Y+60	; 0x3c
     830:	3d ad       	ldd	r19, Y+61	; 0x3d
     832:	4e ad       	ldd	r20, Y+62	; 0x3e
     834:	5f ad       	ldd	r21, Y+63	; 0x3f
     836:	29 97       	sbiw	r28, 0x09	; 9
     838:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     83c:	7b 01       	movw	r14, r22
     83e:	8c 01       	movw	r16, r24
     840:	c6 01       	movw	r24, r12
     842:	b5 01       	movw	r22, r10
     844:	29 96       	adiw	r28, 0x09	; 9
     846:	2c ad       	ldd	r18, Y+60	; 0x3c
     848:	3d ad       	ldd	r19, Y+61	; 0x3d
     84a:	4e ad       	ldd	r20, Y+62	; 0x3e
     84c:	5f ad       	ldd	r21, Y+63	; 0x3f
     84e:	29 97       	sbiw	r28, 0x09	; 9
     850:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     854:	c9 01       	movw	r24, r18
     856:	da 01       	movw	r26, r20
     858:	61 96       	adiw	r28, 0x11	; 17
     85a:	8c af       	std	Y+60, r24	; 0x3c
     85c:	9d af       	std	Y+61, r25	; 0x3d
     85e:	ae af       	std	Y+62, r26	; 0x3e
     860:	bf af       	std	Y+63, r27	; 0x3f
     862:	61 97       	sbiw	r28, 0x11	; 17
     864:	bc 01       	movw	r22, r24
     866:	cd 01       	movw	r24, r26
     868:	2d 96       	adiw	r28, 0x0d	; 13
     86a:	2c ad       	ldd	r18, Y+60	; 0x3c
     86c:	3d ad       	ldd	r19, Y+61	; 0x3d
     86e:	4e ad       	ldd	r20, Y+62	; 0x3e
     870:	5f ad       	ldd	r21, Y+63	; 0x3f
     872:	2d 97       	sbiw	r28, 0x0d	; 13
     874:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     878:	9b 01       	movw	r18, r22
     87a:	ac 01       	movw	r20, r24
     87c:	87 01       	movw	r16, r14
     87e:	ff 24       	eor	r15, r15
     880:	ee 24       	eor	r14, r14
     882:	ad a4       	ldd	r10, Y+45	; 0x2d
     884:	be a4       	ldd	r11, Y+46	; 0x2e
     886:	cf a4       	ldd	r12, Y+47	; 0x2f
     888:	d8 a8       	ldd	r13, Y+48	; 0x30
     88a:	c6 01       	movw	r24, r12
     88c:	aa 27       	eor	r26, r26
     88e:	bb 27       	eor	r27, r27
     890:	57 01       	movw	r10, r14
     892:	68 01       	movw	r12, r16
     894:	a8 2a       	or	r10, r24
     896:	b9 2a       	or	r11, r25
     898:	ca 2a       	or	r12, r26
     89a:	db 2a       	or	r13, r27
     89c:	a2 16       	cp	r10, r18
     89e:	b3 06       	cpc	r11, r19
     8a0:	c4 06       	cpc	r12, r20
     8a2:	d5 06       	cpc	r13, r21
     8a4:	60 f5       	brcc	.+88     	; 0x8fe <__stack+0x9f>
     8a6:	61 96       	adiw	r28, 0x11	; 17
     8a8:	6c ad       	ldd	r22, Y+60	; 0x3c
     8aa:	7d ad       	ldd	r23, Y+61	; 0x3d
     8ac:	8e ad       	ldd	r24, Y+62	; 0x3e
     8ae:	9f ad       	ldd	r25, Y+63	; 0x3f
     8b0:	61 97       	sbiw	r28, 0x11	; 17
     8b2:	61 50       	subi	r22, 0x01	; 1
     8b4:	70 40       	sbci	r23, 0x00	; 0
     8b6:	80 40       	sbci	r24, 0x00	; 0
     8b8:	90 40       	sbci	r25, 0x00	; 0
     8ba:	61 96       	adiw	r28, 0x11	; 17
     8bc:	6c af       	std	Y+60, r22	; 0x3c
     8be:	7d af       	std	Y+61, r23	; 0x3d
     8c0:	8e af       	std	Y+62, r24	; 0x3e
     8c2:	9f af       	std	Y+63, r25	; 0x3f
     8c4:	61 97       	sbiw	r28, 0x11	; 17
     8c6:	a2 0c       	add	r10, r2
     8c8:	b3 1c       	adc	r11, r3
     8ca:	c4 1c       	adc	r12, r4
     8cc:	d5 1c       	adc	r13, r5
     8ce:	a2 14       	cp	r10, r2
     8d0:	b3 04       	cpc	r11, r3
     8d2:	c4 04       	cpc	r12, r4
     8d4:	d5 04       	cpc	r13, r5
     8d6:	98 f0       	brcs	.+38     	; 0x8fe <__stack+0x9f>
     8d8:	a2 16       	cp	r10, r18
     8da:	b3 06       	cpc	r11, r19
     8dc:	c4 06       	cpc	r12, r20
     8de:	d5 06       	cpc	r13, r21
     8e0:	70 f4       	brcc	.+28     	; 0x8fe <__stack+0x9f>
     8e2:	61 50       	subi	r22, 0x01	; 1
     8e4:	70 40       	sbci	r23, 0x00	; 0
     8e6:	80 40       	sbci	r24, 0x00	; 0
     8e8:	90 40       	sbci	r25, 0x00	; 0
     8ea:	61 96       	adiw	r28, 0x11	; 17
     8ec:	6c af       	std	Y+60, r22	; 0x3c
     8ee:	7d af       	std	Y+61, r23	; 0x3d
     8f0:	8e af       	std	Y+62, r24	; 0x3e
     8f2:	9f af       	std	Y+63, r25	; 0x3f
     8f4:	61 97       	sbiw	r28, 0x11	; 17
     8f6:	a2 0c       	add	r10, r2
     8f8:	b3 1c       	adc	r11, r3
     8fa:	c4 1c       	adc	r12, r4
     8fc:	d5 1c       	adc	r13, r5
     8fe:	a2 1a       	sub	r10, r18
     900:	b3 0a       	sbc	r11, r19
     902:	c4 0a       	sbc	r12, r20
     904:	d5 0a       	sbc	r13, r21
     906:	c6 01       	movw	r24, r12
     908:	b5 01       	movw	r22, r10
     90a:	29 96       	adiw	r28, 0x09	; 9
     90c:	2c ad       	ldd	r18, Y+60	; 0x3c
     90e:	3d ad       	ldd	r19, Y+61	; 0x3d
     910:	4e ad       	ldd	r20, Y+62	; 0x3e
     912:	5f ad       	ldd	r21, Y+63	; 0x3f
     914:	29 97       	sbiw	r28, 0x09	; 9
     916:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     91a:	7b 01       	movw	r14, r22
     91c:	8c 01       	movw	r16, r24
     91e:	c6 01       	movw	r24, r12
     920:	b5 01       	movw	r22, r10
     922:	29 96       	adiw	r28, 0x09	; 9
     924:	2c ad       	ldd	r18, Y+60	; 0x3c
     926:	3d ad       	ldd	r19, Y+61	; 0x3d
     928:	4e ad       	ldd	r20, Y+62	; 0x3e
     92a:	5f ad       	ldd	r21, Y+63	; 0x3f
     92c:	29 97       	sbiw	r28, 0x09	; 9
     92e:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     932:	c9 01       	movw	r24, r18
     934:	da 01       	movw	r26, r20
     936:	5c 01       	movw	r10, r24
     938:	6d 01       	movw	r12, r26
     93a:	c6 01       	movw	r24, r12
     93c:	b5 01       	movw	r22, r10
     93e:	2d 96       	adiw	r28, 0x0d	; 13
     940:	2c ad       	ldd	r18, Y+60	; 0x3c
     942:	3d ad       	ldd	r19, Y+61	; 0x3d
     944:	4e ad       	ldd	r20, Y+62	; 0x3e
     946:	5f ad       	ldd	r21, Y+63	; 0x3f
     948:	2d 97       	sbiw	r28, 0x0d	; 13
     94a:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     94e:	9b 01       	movw	r18, r22
     950:	ac 01       	movw	r20, r24
     952:	87 01       	movw	r16, r14
     954:	ff 24       	eor	r15, r15
     956:	ee 24       	eor	r14, r14
     958:	8d a5       	ldd	r24, Y+45	; 0x2d
     95a:	9e a5       	ldd	r25, Y+46	; 0x2e
     95c:	af a5       	ldd	r26, Y+47	; 0x2f
     95e:	b8 a9       	ldd	r27, Y+48	; 0x30
     960:	a0 70       	andi	r26, 0x00	; 0
     962:	b0 70       	andi	r27, 0x00	; 0
     964:	e8 2a       	or	r14, r24
     966:	f9 2a       	or	r15, r25
     968:	0a 2b       	or	r16, r26
     96a:	1b 2b       	or	r17, r27
     96c:	e2 16       	cp	r14, r18
     96e:	f3 06       	cpc	r15, r19
     970:	04 07       	cpc	r16, r20
     972:	15 07       	cpc	r17, r21
     974:	c0 f4       	brcc	.+48     	; 0x9a6 <__stack+0x147>
     976:	08 94       	sec
     978:	a1 08       	sbc	r10, r1
     97a:	b1 08       	sbc	r11, r1
     97c:	c1 08       	sbc	r12, r1
     97e:	d1 08       	sbc	r13, r1
     980:	e2 0c       	add	r14, r2
     982:	f3 1c       	adc	r15, r3
     984:	04 1d       	adc	r16, r4
     986:	15 1d       	adc	r17, r5
     988:	e2 14       	cp	r14, r2
     98a:	f3 04       	cpc	r15, r3
     98c:	04 05       	cpc	r16, r4
     98e:	15 05       	cpc	r17, r5
     990:	50 f0       	brcs	.+20     	; 0x9a6 <__stack+0x147>
     992:	e2 16       	cp	r14, r18
     994:	f3 06       	cpc	r15, r19
     996:	04 07       	cpc	r16, r20
     998:	15 07       	cpc	r17, r21
     99a:	28 f4       	brcc	.+10     	; 0x9a6 <__stack+0x147>
     99c:	08 94       	sec
     99e:	a1 08       	sbc	r10, r1
     9a0:	b1 08       	sbc	r11, r1
     9a2:	c1 08       	sbc	r12, r1
     9a4:	d1 08       	sbc	r13, r1
     9a6:	61 96       	adiw	r28, 0x11	; 17
     9a8:	ec ac       	ldd	r14, Y+60	; 0x3c
     9aa:	fd ac       	ldd	r15, Y+61	; 0x3d
     9ac:	0e ad       	ldd	r16, Y+62	; 0x3e
     9ae:	1f ad       	ldd	r17, Y+63	; 0x3f
     9b0:	61 97       	sbiw	r28, 0x11	; 17
     9b2:	d7 01       	movw	r26, r14
     9b4:	99 27       	eor	r25, r25
     9b6:	88 27       	eor	r24, r24
     9b8:	96 01       	movw	r18, r12
     9ba:	85 01       	movw	r16, r10
     9bc:	08 2b       	or	r16, r24
     9be:	19 2b       	or	r17, r25
     9c0:	2a 2b       	or	r18, r26
     9c2:	3b 2b       	or	r19, r27
     9c4:	09 ab       	std	Y+49, r16	; 0x31
     9c6:	1a ab       	std	Y+50, r17	; 0x32
     9c8:	2b ab       	std	Y+51, r18	; 0x33
     9ca:	3c ab       	std	Y+52, r19	; 0x34
     9cc:	62 c2       	rjmp	.+1220   	; 0xe92 <__stack+0x633>
     9ce:	6e 14       	cp	r6, r14
     9d0:	7f 04       	cpc	r7, r15
     9d2:	80 06       	cpc	r8, r16
     9d4:	91 06       	cpc	r9, r17
     9d6:	08 f4       	brcc	.+2      	; 0x9da <__stack+0x17b>
     9d8:	51 c2       	rjmp	.+1186   	; 0xe7c <__stack+0x61d>
     9da:	20 e0       	ldi	r18, 0x00	; 0
     9dc:	e2 16       	cp	r14, r18
     9de:	20 e0       	ldi	r18, 0x00	; 0
     9e0:	f2 06       	cpc	r15, r18
     9e2:	21 e0       	ldi	r18, 0x01	; 1
     9e4:	02 07       	cpc	r16, r18
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	12 07       	cpc	r17, r18
     9ea:	88 f4       	brcc	.+34     	; 0xa0e <__stack+0x1af>
     9ec:	3f ef       	ldi	r19, 0xFF	; 255
     9ee:	e3 16       	cp	r14, r19
     9f0:	f1 04       	cpc	r15, r1
     9f2:	01 05       	cpc	r16, r1
     9f4:	11 05       	cpc	r17, r1
     9f6:	31 f0       	breq	.+12     	; 0xa04 <__stack+0x1a5>
     9f8:	28 f0       	brcs	.+10     	; 0xa04 <__stack+0x1a5>
     9fa:	48 e0       	ldi	r20, 0x08	; 8
     9fc:	50 e0       	ldi	r21, 0x00	; 0
     9fe:	60 e0       	ldi	r22, 0x00	; 0
     a00:	70 e0       	ldi	r23, 0x00	; 0
     a02:	17 c0       	rjmp	.+46     	; 0xa32 <__stack+0x1d3>
     a04:	40 e0       	ldi	r20, 0x00	; 0
     a06:	50 e0       	ldi	r21, 0x00	; 0
     a08:	60 e0       	ldi	r22, 0x00	; 0
     a0a:	70 e0       	ldi	r23, 0x00	; 0
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__stack+0x1d3>
     a0e:	40 e0       	ldi	r20, 0x00	; 0
     a10:	e4 16       	cp	r14, r20
     a12:	40 e0       	ldi	r20, 0x00	; 0
     a14:	f4 06       	cpc	r15, r20
     a16:	40 e0       	ldi	r20, 0x00	; 0
     a18:	04 07       	cpc	r16, r20
     a1a:	41 e0       	ldi	r20, 0x01	; 1
     a1c:	14 07       	cpc	r17, r20
     a1e:	28 f0       	brcs	.+10     	; 0xa2a <__stack+0x1cb>
     a20:	48 e1       	ldi	r20, 0x18	; 24
     a22:	50 e0       	ldi	r21, 0x00	; 0
     a24:	60 e0       	ldi	r22, 0x00	; 0
     a26:	70 e0       	ldi	r23, 0x00	; 0
     a28:	04 c0       	rjmp	.+8      	; 0xa32 <__stack+0x1d3>
     a2a:	40 e1       	ldi	r20, 0x10	; 16
     a2c:	50 e0       	ldi	r21, 0x00	; 0
     a2e:	60 e0       	ldi	r22, 0x00	; 0
     a30:	70 e0       	ldi	r23, 0x00	; 0
     a32:	d8 01       	movw	r26, r16
     a34:	c7 01       	movw	r24, r14
     a36:	04 2e       	mov	r0, r20
     a38:	04 c0       	rjmp	.+8      	; 0xa42 <__stack+0x1e3>
     a3a:	b6 95       	lsr	r27
     a3c:	a7 95       	ror	r26
     a3e:	97 95       	ror	r25
     a40:	87 95       	ror	r24
     a42:	0a 94       	dec	r0
     a44:	d2 f7       	brpl	.-12     	; 0xa3a <__stack+0x1db>
     a46:	88 59       	subi	r24, 0x98	; 152
     a48:	9f 4f       	sbci	r25, 0xFF	; 255
     a4a:	dc 01       	movw	r26, r24
     a4c:	2c 91       	ld	r18, X
     a4e:	30 e2       	ldi	r19, 0x20	; 32
     a50:	a3 2e       	mov	r10, r19
     a52:	b1 2c       	mov	r11, r1
     a54:	c1 2c       	mov	r12, r1
     a56:	d1 2c       	mov	r13, r1
     a58:	d6 01       	movw	r26, r12
     a5a:	c5 01       	movw	r24, r10
     a5c:	84 1b       	sub	r24, r20
     a5e:	95 0b       	sbc	r25, r21
     a60:	a6 0b       	sbc	r26, r22
     a62:	b7 0b       	sbc	r27, r23
     a64:	82 1b       	sub	r24, r18
     a66:	91 09       	sbc	r25, r1
     a68:	a1 09       	sbc	r26, r1
     a6a:	b1 09       	sbc	r27, r1
     a6c:	00 97       	sbiw	r24, 0x00	; 0
     a6e:	a1 05       	cpc	r26, r1
     a70:	b1 05       	cpc	r27, r1
     a72:	89 f4       	brne	.+34     	; 0xa96 <__stack+0x237>
     a74:	e6 14       	cp	r14, r6
     a76:	f7 04       	cpc	r15, r7
     a78:	08 05       	cpc	r16, r8
     a7a:	19 05       	cpc	r17, r9
     a7c:	08 f4       	brcc	.+2      	; 0xa80 <__stack+0x221>
     a7e:	f2 c1       	rjmp	.+996    	; 0xe64 <__stack+0x605>
     a80:	6d a4       	ldd	r6, Y+45	; 0x2d
     a82:	7e a4       	ldd	r7, Y+46	; 0x2e
     a84:	8f a4       	ldd	r8, Y+47	; 0x2f
     a86:	98 a8       	ldd	r9, Y+48	; 0x30
     a88:	62 14       	cp	r6, r2
     a8a:	73 04       	cpc	r7, r3
     a8c:	84 04       	cpc	r8, r4
     a8e:	95 04       	cpc	r9, r5
     a90:	08 f0       	brcs	.+2      	; 0xa94 <__stack+0x235>
     a92:	e8 c1       	rjmp	.+976    	; 0xe64 <__stack+0x605>
     a94:	f3 c1       	rjmp	.+998    	; 0xe7c <__stack+0x61d>
     a96:	6e 96       	adiw	r28, 0x1e	; 30
     a98:	8f af       	std	Y+63, r24	; 0x3f
     a9a:	6e 97       	sbiw	r28, 0x1e	; 30
     a9c:	08 2e       	mov	r0, r24
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__stack+0x249>
     aa0:	ee 0c       	add	r14, r14
     aa2:	ff 1c       	adc	r15, r15
     aa4:	00 1f       	adc	r16, r16
     aa6:	11 1f       	adc	r17, r17
     aa8:	0a 94       	dec	r0
     aaa:	d2 f7       	brpl	.-12     	; 0xaa0 <__stack+0x241>
     aac:	6a 2d       	mov	r22, r10
     aae:	68 1b       	sub	r22, r24
     ab0:	d2 01       	movw	r26, r4
     ab2:	c1 01       	movw	r24, r2
     ab4:	06 2e       	mov	r0, r22
     ab6:	04 c0       	rjmp	.+8      	; 0xac0 <__stack+0x261>
     ab8:	b6 95       	lsr	r27
     aba:	a7 95       	ror	r26
     abc:	97 95       	ror	r25
     abe:	87 95       	ror	r24
     ac0:	0a 94       	dec	r0
     ac2:	d2 f7       	brpl	.-12     	; 0xab8 <__stack+0x259>
     ac4:	5c 01       	movw	r10, r24
     ac6:	6d 01       	movw	r12, r26
     ac8:	ae 28       	or	r10, r14
     aca:	bf 28       	or	r11, r15
     acc:	c0 2a       	or	r12, r16
     ace:	d1 2a       	or	r13, r17
     ad0:	ad a2       	std	Y+37, r10	; 0x25
     ad2:	be a2       	std	Y+38, r11	; 0x26
     ad4:	cf a2       	std	Y+39, r12	; 0x27
     ad6:	d8 a6       	std	Y+40, r13	; 0x28
     ad8:	72 01       	movw	r14, r4
     ada:	61 01       	movw	r12, r2
     adc:	6e 96       	adiw	r28, 0x1e	; 30
     ade:	0f ac       	ldd	r0, Y+63	; 0x3f
     ae0:	6e 97       	sbiw	r28, 0x1e	; 30
     ae2:	04 c0       	rjmp	.+8      	; 0xaec <__stack+0x28d>
     ae4:	cc 0c       	add	r12, r12
     ae6:	dd 1c       	adc	r13, r13
     ae8:	ee 1c       	adc	r14, r14
     aea:	ff 1c       	adc	r15, r15
     aec:	0a 94       	dec	r0
     aee:	d2 f7       	brpl	.-12     	; 0xae4 <__stack+0x285>
     af0:	c9 a2       	std	Y+33, r12	; 0x21
     af2:	da a2       	std	Y+34, r13	; 0x22
     af4:	eb a2       	std	Y+35, r14	; 0x23
     af6:	fc a2       	std	Y+36, r15	; 0x24
     af8:	64 01       	movw	r12, r8
     afa:	53 01       	movw	r10, r6
     afc:	06 2e       	mov	r0, r22
     afe:	04 c0       	rjmp	.+8      	; 0xb08 <__stack+0x2a9>
     b00:	d6 94       	lsr	r13
     b02:	c7 94       	ror	r12
     b04:	b7 94       	ror	r11
     b06:	a7 94       	ror	r10
     b08:	0a 94       	dec	r0
     b0a:	d2 f7       	brpl	.-12     	; 0xb00 <__stack+0x2a1>
     b0c:	d4 01       	movw	r26, r8
     b0e:	c3 01       	movw	r24, r6
     b10:	6e 96       	adiw	r28, 0x1e	; 30
     b12:	0f ac       	ldd	r0, Y+63	; 0x3f
     b14:	6e 97       	sbiw	r28, 0x1e	; 30
     b16:	04 c0       	rjmp	.+8      	; 0xb20 <__stack+0x2c1>
     b18:	88 0f       	add	r24, r24
     b1a:	99 1f       	adc	r25, r25
     b1c:	aa 1f       	adc	r26, r26
     b1e:	bb 1f       	adc	r27, r27
     b20:	0a 94       	dec	r0
     b22:	d2 f7       	brpl	.-12     	; 0xb18 <__stack+0x2b9>
     b24:	ed a4       	ldd	r14, Y+45	; 0x2d
     b26:	fe a4       	ldd	r15, Y+46	; 0x2e
     b28:	0f a5       	ldd	r16, Y+47	; 0x2f
     b2a:	18 a9       	ldd	r17, Y+48	; 0x30
     b2c:	04 c0       	rjmp	.+8      	; 0xb36 <__stack+0x2d7>
     b2e:	16 95       	lsr	r17
     b30:	07 95       	ror	r16
     b32:	f7 94       	ror	r15
     b34:	e7 94       	ror	r14
     b36:	6a 95       	dec	r22
     b38:	d2 f7       	brpl	.-12     	; 0xb2e <__stack+0x2cf>
     b3a:	37 01       	movw	r6, r14
     b3c:	48 01       	movw	r8, r16
     b3e:	68 2a       	or	r6, r24
     b40:	79 2a       	or	r7, r25
     b42:	8a 2a       	or	r8, r26
     b44:	9b 2a       	or	r9, r27
     b46:	6d 8e       	std	Y+29, r6	; 0x1d
     b48:	7e 8e       	std	Y+30, r7	; 0x1e
     b4a:	8f 8e       	std	Y+31, r8	; 0x1f
     b4c:	98 a2       	std	Y+32, r9	; 0x20
     b4e:	ed a0       	ldd	r14, Y+37	; 0x25
     b50:	fe a0       	ldd	r15, Y+38	; 0x26
     b52:	0f a1       	ldd	r16, Y+39	; 0x27
     b54:	18 a5       	ldd	r17, Y+40	; 0x28
     b56:	38 01       	movw	r6, r16
     b58:	88 24       	eor	r8, r8
     b5a:	99 24       	eor	r9, r9
     b5c:	98 01       	movw	r18, r16
     b5e:	87 01       	movw	r16, r14
     b60:	20 70       	andi	r18, 0x00	; 0
     b62:	30 70       	andi	r19, 0x00	; 0
     b64:	65 96       	adiw	r28, 0x15	; 21
     b66:	0c af       	std	Y+60, r16	; 0x3c
     b68:	1d af       	std	Y+61, r17	; 0x3d
     b6a:	2e af       	std	Y+62, r18	; 0x3e
     b6c:	3f af       	std	Y+63, r19	; 0x3f
     b6e:	65 97       	sbiw	r28, 0x15	; 21
     b70:	c6 01       	movw	r24, r12
     b72:	b5 01       	movw	r22, r10
     b74:	a4 01       	movw	r20, r8
     b76:	93 01       	movw	r18, r6
     b78:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     b7c:	7b 01       	movw	r14, r22
     b7e:	8c 01       	movw	r16, r24
     b80:	c6 01       	movw	r24, r12
     b82:	b5 01       	movw	r22, r10
     b84:	a4 01       	movw	r20, r8
     b86:	93 01       	movw	r18, r6
     b88:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     b8c:	c9 01       	movw	r24, r18
     b8e:	da 01       	movw	r26, r20
     b90:	1c 01       	movw	r2, r24
     b92:	2d 01       	movw	r4, r26
     b94:	c2 01       	movw	r24, r4
     b96:	b1 01       	movw	r22, r2
     b98:	65 96       	adiw	r28, 0x15	; 21
     b9a:	2c ad       	ldd	r18, Y+60	; 0x3c
     b9c:	3d ad       	ldd	r19, Y+61	; 0x3d
     b9e:	4e ad       	ldd	r20, Y+62	; 0x3e
     ba0:	5f ad       	ldd	r21, Y+63	; 0x3f
     ba2:	65 97       	sbiw	r28, 0x15	; 21
     ba4:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     ba8:	9b 01       	movw	r18, r22
     baa:	ac 01       	movw	r20, r24
     bac:	87 01       	movw	r16, r14
     bae:	ff 24       	eor	r15, r15
     bb0:	ee 24       	eor	r14, r14
     bb2:	ad 8c       	ldd	r10, Y+29	; 0x1d
     bb4:	be 8c       	ldd	r11, Y+30	; 0x1e
     bb6:	cf 8c       	ldd	r12, Y+31	; 0x1f
     bb8:	d8 a0       	ldd	r13, Y+32	; 0x20
     bba:	c6 01       	movw	r24, r12
     bbc:	aa 27       	eor	r26, r26
     bbe:	bb 27       	eor	r27, r27
     bc0:	57 01       	movw	r10, r14
     bc2:	68 01       	movw	r12, r16
     bc4:	a8 2a       	or	r10, r24
     bc6:	b9 2a       	or	r11, r25
     bc8:	ca 2a       	or	r12, r26
     bca:	db 2a       	or	r13, r27
     bcc:	a2 16       	cp	r10, r18
     bce:	b3 06       	cpc	r11, r19
     bd0:	c4 06       	cpc	r12, r20
     bd2:	d5 06       	cpc	r13, r21
     bd4:	00 f5       	brcc	.+64     	; 0xc16 <__stack+0x3b7>
     bd6:	08 94       	sec
     bd8:	21 08       	sbc	r2, r1
     bda:	31 08       	sbc	r3, r1
     bdc:	41 08       	sbc	r4, r1
     bde:	51 08       	sbc	r5, r1
     be0:	ed a0       	ldd	r14, Y+37	; 0x25
     be2:	fe a0       	ldd	r15, Y+38	; 0x26
     be4:	0f a1       	ldd	r16, Y+39	; 0x27
     be6:	18 a5       	ldd	r17, Y+40	; 0x28
     be8:	ae 0c       	add	r10, r14
     bea:	bf 1c       	adc	r11, r15
     bec:	c0 1e       	adc	r12, r16
     bee:	d1 1e       	adc	r13, r17
     bf0:	ae 14       	cp	r10, r14
     bf2:	bf 04       	cpc	r11, r15
     bf4:	c0 06       	cpc	r12, r16
     bf6:	d1 06       	cpc	r13, r17
     bf8:	70 f0       	brcs	.+28     	; 0xc16 <__stack+0x3b7>
     bfa:	a2 16       	cp	r10, r18
     bfc:	b3 06       	cpc	r11, r19
     bfe:	c4 06       	cpc	r12, r20
     c00:	d5 06       	cpc	r13, r21
     c02:	48 f4       	brcc	.+18     	; 0xc16 <__stack+0x3b7>
     c04:	08 94       	sec
     c06:	21 08       	sbc	r2, r1
     c08:	31 08       	sbc	r3, r1
     c0a:	41 08       	sbc	r4, r1
     c0c:	51 08       	sbc	r5, r1
     c0e:	ae 0c       	add	r10, r14
     c10:	bf 1c       	adc	r11, r15
     c12:	c0 1e       	adc	r12, r16
     c14:	d1 1e       	adc	r13, r17
     c16:	a2 1a       	sub	r10, r18
     c18:	b3 0a       	sbc	r11, r19
     c1a:	c4 0a       	sbc	r12, r20
     c1c:	d5 0a       	sbc	r13, r21
     c1e:	c6 01       	movw	r24, r12
     c20:	b5 01       	movw	r22, r10
     c22:	a4 01       	movw	r20, r8
     c24:	93 01       	movw	r18, r6
     c26:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     c2a:	7b 01       	movw	r14, r22
     c2c:	8c 01       	movw	r16, r24
     c2e:	c6 01       	movw	r24, r12
     c30:	b5 01       	movw	r22, r10
     c32:	a4 01       	movw	r20, r8
     c34:	93 01       	movw	r18, r6
     c36:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
     c3a:	c9 01       	movw	r24, r18
     c3c:	da 01       	movw	r26, r20
     c3e:	3c 01       	movw	r6, r24
     c40:	4d 01       	movw	r8, r26
     c42:	c4 01       	movw	r24, r8
     c44:	b3 01       	movw	r22, r6
     c46:	65 96       	adiw	r28, 0x15	; 21
     c48:	2c ad       	ldd	r18, Y+60	; 0x3c
     c4a:	3d ad       	ldd	r19, Y+61	; 0x3d
     c4c:	4e ad       	ldd	r20, Y+62	; 0x3e
     c4e:	5f ad       	ldd	r21, Y+63	; 0x3f
     c50:	65 97       	sbiw	r28, 0x15	; 21
     c52:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     c56:	9b 01       	movw	r18, r22
     c58:	ac 01       	movw	r20, r24
     c5a:	87 01       	movw	r16, r14
     c5c:	ff 24       	eor	r15, r15
     c5e:	ee 24       	eor	r14, r14
     c60:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c62:	9e 8d       	ldd	r25, Y+30	; 0x1e
     c64:	af 8d       	ldd	r26, Y+31	; 0x1f
     c66:	b8 a1       	ldd	r27, Y+32	; 0x20
     c68:	a0 70       	andi	r26, 0x00	; 0
     c6a:	b0 70       	andi	r27, 0x00	; 0
     c6c:	57 01       	movw	r10, r14
     c6e:	68 01       	movw	r12, r16
     c70:	a8 2a       	or	r10, r24
     c72:	b9 2a       	or	r11, r25
     c74:	ca 2a       	or	r12, r26
     c76:	db 2a       	or	r13, r27
     c78:	a2 16       	cp	r10, r18
     c7a:	b3 06       	cpc	r11, r19
     c7c:	c4 06       	cpc	r12, r20
     c7e:	d5 06       	cpc	r13, r21
     c80:	00 f5       	brcc	.+64     	; 0xcc2 <__stack+0x463>
     c82:	08 94       	sec
     c84:	61 08       	sbc	r6, r1
     c86:	71 08       	sbc	r7, r1
     c88:	81 08       	sbc	r8, r1
     c8a:	91 08       	sbc	r9, r1
     c8c:	6d a1       	ldd	r22, Y+37	; 0x25
     c8e:	7e a1       	ldd	r23, Y+38	; 0x26
     c90:	8f a1       	ldd	r24, Y+39	; 0x27
     c92:	98 a5       	ldd	r25, Y+40	; 0x28
     c94:	a6 0e       	add	r10, r22
     c96:	b7 1e       	adc	r11, r23
     c98:	c8 1e       	adc	r12, r24
     c9a:	d9 1e       	adc	r13, r25
     c9c:	a6 16       	cp	r10, r22
     c9e:	b7 06       	cpc	r11, r23
     ca0:	c8 06       	cpc	r12, r24
     ca2:	d9 06       	cpc	r13, r25
     ca4:	70 f0       	brcs	.+28     	; 0xcc2 <__stack+0x463>
     ca6:	a2 16       	cp	r10, r18
     ca8:	b3 06       	cpc	r11, r19
     caa:	c4 06       	cpc	r12, r20
     cac:	d5 06       	cpc	r13, r21
     cae:	48 f4       	brcc	.+18     	; 0xcc2 <__stack+0x463>
     cb0:	08 94       	sec
     cb2:	61 08       	sbc	r6, r1
     cb4:	71 08       	sbc	r7, r1
     cb6:	81 08       	sbc	r8, r1
     cb8:	91 08       	sbc	r9, r1
     cba:	a6 0e       	add	r10, r22
     cbc:	b7 1e       	adc	r11, r23
     cbe:	c8 1e       	adc	r12, r24
     cc0:	d9 1e       	adc	r13, r25
     cc2:	d6 01       	movw	r26, r12
     cc4:	c5 01       	movw	r24, r10
     cc6:	82 1b       	sub	r24, r18
     cc8:	93 0b       	sbc	r25, r19
     cca:	a4 0b       	sbc	r26, r20
     ccc:	b5 0b       	sbc	r27, r21
     cce:	89 8f       	std	Y+25, r24	; 0x19
     cd0:	9a 8f       	std	Y+26, r25	; 0x1a
     cd2:	ab 8f       	std	Y+27, r26	; 0x1b
     cd4:	bc 8f       	std	Y+28, r27	; 0x1c
     cd6:	d1 01       	movw	r26, r2
     cd8:	99 27       	eor	r25, r25
     cda:	88 27       	eor	r24, r24
     cdc:	64 01       	movw	r12, r8
     cde:	53 01       	movw	r10, r6
     ce0:	a8 2a       	or	r10, r24
     ce2:	b9 2a       	or	r11, r25
     ce4:	ca 2a       	or	r12, r26
     ce6:	db 2a       	or	r13, r27
     ce8:	a9 aa       	std	Y+49, r10	; 0x31
     cea:	ba aa       	std	Y+50, r11	; 0x32
     cec:	cb aa       	std	Y+51, r12	; 0x33
     cee:	dc aa       	std	Y+52, r13	; 0x34
     cf0:	86 01       	movw	r16, r12
     cf2:	75 01       	movw	r14, r10
     cf4:	2f ef       	ldi	r18, 0xFF	; 255
     cf6:	3f ef       	ldi	r19, 0xFF	; 255
     cf8:	40 e0       	ldi	r20, 0x00	; 0
     cfa:	50 e0       	ldi	r21, 0x00	; 0
     cfc:	e2 22       	and	r14, r18
     cfe:	f3 22       	and	r15, r19
     d00:	04 23       	and	r16, r20
     d02:	15 23       	and	r17, r21
     d04:	a6 01       	movw	r20, r12
     d06:	66 27       	eor	r22, r22
     d08:	77 27       	eor	r23, r23
     d0a:	6d 96       	adiw	r28, 0x1d	; 29
     d0c:	4c af       	std	Y+60, r20	; 0x3c
     d0e:	5d af       	std	Y+61, r21	; 0x3d
     d10:	6e af       	std	Y+62, r22	; 0x3e
     d12:	7f af       	std	Y+63, r23	; 0x3f
     d14:	6d 97       	sbiw	r28, 0x1d	; 29
     d16:	a9 a0       	ldd	r10, Y+33	; 0x21
     d18:	ba a0       	ldd	r11, Y+34	; 0x22
     d1a:	cb a0       	ldd	r12, Y+35	; 0x23
     d1c:	dc a0       	ldd	r13, Y+36	; 0x24
     d1e:	6f ef       	ldi	r22, 0xFF	; 255
     d20:	7f ef       	ldi	r23, 0xFF	; 255
     d22:	80 e0       	ldi	r24, 0x00	; 0
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	a6 22       	and	r10, r22
     d28:	b7 22       	and	r11, r23
     d2a:	c8 22       	and	r12, r24
     d2c:	d9 22       	and	r13, r25
     d2e:	89 a1       	ldd	r24, Y+33	; 0x21
     d30:	9a a1       	ldd	r25, Y+34	; 0x22
     d32:	ab a1       	ldd	r26, Y+35	; 0x23
     d34:	bc a1       	ldd	r27, Y+36	; 0x24
     d36:	1d 01       	movw	r2, r26
     d38:	44 24       	eor	r4, r4
     d3a:	55 24       	eor	r5, r5
     d3c:	c8 01       	movw	r24, r16
     d3e:	b7 01       	movw	r22, r14
     d40:	a6 01       	movw	r20, r12
     d42:	95 01       	movw	r18, r10
     d44:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     d48:	69 96       	adiw	r28, 0x19	; 25
     d4a:	6c af       	std	Y+60, r22	; 0x3c
     d4c:	7d af       	std	Y+61, r23	; 0x3d
     d4e:	8e af       	std	Y+62, r24	; 0x3e
     d50:	9f af       	std	Y+63, r25	; 0x3f
     d52:	69 97       	sbiw	r28, 0x19	; 25
     d54:	c8 01       	movw	r24, r16
     d56:	b7 01       	movw	r22, r14
     d58:	a2 01       	movw	r20, r4
     d5a:	91 01       	movw	r18, r2
     d5c:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     d60:	3b 01       	movw	r6, r22
     d62:	4c 01       	movw	r8, r24
     d64:	6d 96       	adiw	r28, 0x1d	; 29
     d66:	6c ad       	ldd	r22, Y+60	; 0x3c
     d68:	7d ad       	ldd	r23, Y+61	; 0x3d
     d6a:	8e ad       	ldd	r24, Y+62	; 0x3e
     d6c:	9f ad       	ldd	r25, Y+63	; 0x3f
     d6e:	6d 97       	sbiw	r28, 0x1d	; 29
     d70:	a6 01       	movw	r20, r12
     d72:	95 01       	movw	r18, r10
     d74:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     d78:	7b 01       	movw	r14, r22
     d7a:	8c 01       	movw	r16, r24
     d7c:	6d 96       	adiw	r28, 0x1d	; 29
     d7e:	6c ad       	ldd	r22, Y+60	; 0x3c
     d80:	7d ad       	ldd	r23, Y+61	; 0x3d
     d82:	8e ad       	ldd	r24, Y+62	; 0x3e
     d84:	9f ad       	ldd	r25, Y+63	; 0x3f
     d86:	6d 97       	sbiw	r28, 0x1d	; 29
     d88:	a2 01       	movw	r20, r4
     d8a:	91 01       	movw	r18, r2
     d8c:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
     d90:	5b 01       	movw	r10, r22
     d92:	6c 01       	movw	r12, r24
     d94:	a8 01       	movw	r20, r16
     d96:	97 01       	movw	r18, r14
     d98:	26 0d       	add	r18, r6
     d9a:	37 1d       	adc	r19, r7
     d9c:	48 1d       	adc	r20, r8
     d9e:	59 1d       	adc	r21, r9
     da0:	69 96       	adiw	r28, 0x19	; 25
     da2:	6c ac       	ldd	r6, Y+60	; 0x3c
     da4:	7d ac       	ldd	r7, Y+61	; 0x3d
     da6:	8e ac       	ldd	r8, Y+62	; 0x3e
     da8:	9f ac       	ldd	r9, Y+63	; 0x3f
     daa:	69 97       	sbiw	r28, 0x19	; 25
     dac:	c4 01       	movw	r24, r8
     dae:	aa 27       	eor	r26, r26
     db0:	bb 27       	eor	r27, r27
     db2:	28 0f       	add	r18, r24
     db4:	39 1f       	adc	r19, r25
     db6:	4a 1f       	adc	r20, r26
     db8:	5b 1f       	adc	r21, r27
     dba:	2e 15       	cp	r18, r14
     dbc:	3f 05       	cpc	r19, r15
     dbe:	40 07       	cpc	r20, r16
     dc0:	51 07       	cpc	r21, r17
     dc2:	48 f4       	brcc	.+18     	; 0xdd6 <__stack+0x577>
     dc4:	e1 2c       	mov	r14, r1
     dc6:	f1 2c       	mov	r15, r1
     dc8:	61 e0       	ldi	r22, 0x01	; 1
     dca:	06 2f       	mov	r16, r22
     dcc:	11 2d       	mov	r17, r1
     dce:	ae 0c       	add	r10, r14
     dd0:	bf 1c       	adc	r11, r15
     dd2:	c0 1e       	adc	r12, r16
     dd4:	d1 1e       	adc	r13, r17
     dd6:	ca 01       	movw	r24, r20
     dd8:	aa 27       	eor	r26, r26
     dda:	bb 27       	eor	r27, r27
     ddc:	bc 01       	movw	r22, r24
     dde:	cd 01       	movw	r24, r26
     de0:	6a 0d       	add	r22, r10
     de2:	7b 1d       	adc	r23, r11
     de4:	8c 1d       	adc	r24, r12
     de6:	9d 1d       	adc	r25, r13
     de8:	69 8c       	ldd	r6, Y+25	; 0x19
     dea:	7a 8c       	ldd	r7, Y+26	; 0x1a
     dec:	8b 8c       	ldd	r8, Y+27	; 0x1b
     dee:	9c 8c       	ldd	r9, Y+28	; 0x1c
     df0:	66 16       	cp	r6, r22
     df2:	77 06       	cpc	r7, r23
     df4:	88 06       	cpc	r8, r24
     df6:	99 06       	cpc	r9, r25
     df8:	40 f1       	brcs	.+80     	; 0xe4a <__stack+0x5eb>
     dfa:	66 15       	cp	r22, r6
     dfc:	77 05       	cpc	r23, r7
     dfe:	88 05       	cpc	r24, r8
     e00:	99 05       	cpc	r25, r9
     e02:	09 f0       	breq	.+2      	; 0xe06 <__stack+0x5a7>
     e04:	43 c0       	rjmp	.+134    	; 0xe8c <__stack+0x62d>
     e06:	d9 01       	movw	r26, r18
     e08:	99 27       	eor	r25, r25
     e0a:	88 27       	eor	r24, r24
     e0c:	69 96       	adiw	r28, 0x19	; 25
     e0e:	2c ad       	ldd	r18, Y+60	; 0x3c
     e10:	3d ad       	ldd	r19, Y+61	; 0x3d
     e12:	4e ad       	ldd	r20, Y+62	; 0x3e
     e14:	5f ad       	ldd	r21, Y+63	; 0x3f
     e16:	69 97       	sbiw	r28, 0x19	; 25
     e18:	40 70       	andi	r20, 0x00	; 0
     e1a:	50 70       	andi	r21, 0x00	; 0
     e1c:	82 0f       	add	r24, r18
     e1e:	93 1f       	adc	r25, r19
     e20:	a4 1f       	adc	r26, r20
     e22:	b5 1f       	adc	r27, r21
     e24:	2d a5       	ldd	r18, Y+45	; 0x2d
     e26:	3e a5       	ldd	r19, Y+46	; 0x2e
     e28:	4f a5       	ldd	r20, Y+47	; 0x2f
     e2a:	58 a9       	ldd	r21, Y+48	; 0x30
     e2c:	6e 96       	adiw	r28, 0x1e	; 30
     e2e:	0f ac       	ldd	r0, Y+63	; 0x3f
     e30:	6e 97       	sbiw	r28, 0x1e	; 30
     e32:	04 c0       	rjmp	.+8      	; 0xe3c <__stack+0x5dd>
     e34:	22 0f       	add	r18, r18
     e36:	33 1f       	adc	r19, r19
     e38:	44 1f       	adc	r20, r20
     e3a:	55 1f       	adc	r21, r21
     e3c:	0a 94       	dec	r0
     e3e:	d2 f7       	brpl	.-12     	; 0xe34 <__stack+0x5d5>
     e40:	28 17       	cp	r18, r24
     e42:	39 07       	cpc	r19, r25
     e44:	4a 07       	cpc	r20, r26
     e46:	5b 07       	cpc	r21, r27
     e48:	08 f5       	brcc	.+66     	; 0xe8c <__stack+0x62d>
     e4a:	09 a9       	ldd	r16, Y+49	; 0x31
     e4c:	1a a9       	ldd	r17, Y+50	; 0x32
     e4e:	2b a9       	ldd	r18, Y+51	; 0x33
     e50:	3c a9       	ldd	r19, Y+52	; 0x34
     e52:	01 50       	subi	r16, 0x01	; 1
     e54:	10 40       	sbci	r17, 0x00	; 0
     e56:	20 40       	sbci	r18, 0x00	; 0
     e58:	30 40       	sbci	r19, 0x00	; 0
     e5a:	09 ab       	std	Y+49, r16	; 0x31
     e5c:	1a ab       	std	Y+50, r17	; 0x32
     e5e:	2b ab       	std	Y+51, r18	; 0x33
     e60:	3c ab       	std	Y+52, r19	; 0x34
     e62:	14 c0       	rjmp	.+40     	; 0xe8c <__stack+0x62d>
     e64:	66 24       	eor	r6, r6
     e66:	77 24       	eor	r7, r7
     e68:	43 01       	movw	r8, r6
     e6a:	21 e0       	ldi	r18, 0x01	; 1
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	40 e0       	ldi	r20, 0x00	; 0
     e70:	50 e0       	ldi	r21, 0x00	; 0
     e72:	29 ab       	std	Y+49, r18	; 0x31
     e74:	3a ab       	std	Y+50, r19	; 0x32
     e76:	4b ab       	std	Y+51, r20	; 0x33
     e78:	5c ab       	std	Y+52, r21	; 0x34
     e7a:	0b c0       	rjmp	.+22     	; 0xe92 <__stack+0x633>
     e7c:	66 24       	eor	r6, r6
     e7e:	77 24       	eor	r7, r7
     e80:	43 01       	movw	r8, r6
     e82:	19 aa       	std	Y+49, r1	; 0x31
     e84:	1a aa       	std	Y+50, r1	; 0x32
     e86:	1b aa       	std	Y+51, r1	; 0x33
     e88:	1c aa       	std	Y+52, r1	; 0x34
     e8a:	03 c0       	rjmp	.+6      	; 0xe92 <__stack+0x633>
     e8c:	66 24       	eor	r6, r6
     e8e:	77 24       	eor	r7, r7
     e90:	43 01       	movw	r8, r6
     e92:	fe 01       	movw	r30, r28
     e94:	71 96       	adiw	r30, 0x11	; 17
     e96:	88 e0       	ldi	r24, 0x08	; 8
     e98:	df 01       	movw	r26, r30
     e9a:	1d 92       	st	X+, r1
     e9c:	8a 95       	dec	r24
     e9e:	e9 f7       	brne	.-6      	; 0xe9a <__stack+0x63b>
     ea0:	a9 a8       	ldd	r10, Y+49	; 0x31
     ea2:	ba a8       	ldd	r11, Y+50	; 0x32
     ea4:	cb a8       	ldd	r12, Y+51	; 0x33
     ea6:	dc a8       	ldd	r13, Y+52	; 0x34
     ea8:	a9 8a       	std	Y+17, r10	; 0x11
     eaa:	ba 8a       	std	Y+18, r11	; 0x12
     eac:	cb 8a       	std	Y+19, r12	; 0x13
     eae:	dc 8a       	std	Y+20, r13	; 0x14
     eb0:	6d 8a       	std	Y+21, r6	; 0x15
     eb2:	7e 8a       	std	Y+22, r7	; 0x16
     eb4:	8f 8a       	std	Y+23, r8	; 0x17
     eb6:	98 8e       	std	Y+24, r9	; 0x18
     eb8:	29 a9       	ldd	r18, Y+49	; 0x31
     eba:	3a 89       	ldd	r19, Y+18	; 0x12
     ebc:	4b 89       	ldd	r20, Y+19	; 0x13
     ebe:	5c 89       	ldd	r21, Y+20	; 0x14
     ec0:	66 2d       	mov	r22, r6
     ec2:	7e 89       	ldd	r23, Y+22	; 0x16
     ec4:	8f 89       	ldd	r24, Y+23	; 0x17
     ec6:	98 8d       	ldd	r25, Y+24	; 0x18
     ec8:	c2 5a       	subi	r28, 0xA2	; 162
     eca:	df 4f       	sbci	r29, 0xFF	; 255
     ecc:	e2 e1       	ldi	r30, 0x12	; 18
     ece:	0c 94 1a 2a 	jmp	0x5434	; 0x5434 <__epilogue_restores__>

00000ed2 <__umoddi3>:
     ed2:	ab e5       	ldi	r26, 0x5B	; 91
     ed4:	b0 e0       	ldi	r27, 0x00	; 0
     ed6:	ef e6       	ldi	r30, 0x6F	; 111
     ed8:	f7 e0       	ldi	r31, 0x07	; 7
     eda:	0c 94 fe 29 	jmp	0x53fc	; 0x53fc <__prologue_saves__>
     ede:	a8 e0       	ldi	r26, 0x08	; 8
     ee0:	4e 01       	movw	r8, r28
     ee2:	08 94       	sec
     ee4:	81 1c       	adc	r8, r1
     ee6:	91 1c       	adc	r9, r1
     ee8:	f4 01       	movw	r30, r8
     eea:	6a 2e       	mov	r6, r26
     eec:	11 92       	st	Z+, r1
     eee:	6a 94       	dec	r6
     ef0:	e9 f7       	brne	.-6      	; 0xeec <__umoddi3+0x1a>
     ef2:	29 83       	std	Y+1, r18	; 0x01
     ef4:	3a 83       	std	Y+2, r19	; 0x02
     ef6:	4b 83       	std	Y+3, r20	; 0x03
     ef8:	5c 83       	std	Y+4, r21	; 0x04
     efa:	6d 83       	std	Y+5, r22	; 0x05
     efc:	7e 83       	std	Y+6, r23	; 0x06
     efe:	8f 83       	std	Y+7, r24	; 0x07
     f00:	98 87       	std	Y+8, r25	; 0x08
     f02:	ce 01       	movw	r24, r28
     f04:	09 96       	adiw	r24, 0x09	; 9
     f06:	fc 01       	movw	r30, r24
     f08:	11 92       	st	Z+, r1
     f0a:	aa 95       	dec	r26
     f0c:	e9 f7       	brne	.-6      	; 0xf08 <__umoddi3+0x36>
     f0e:	a9 86       	std	Y+9, r10	; 0x09
     f10:	ba 86       	std	Y+10, r11	; 0x0a
     f12:	cb 86       	std	Y+11, r12	; 0x0b
     f14:	dc 86       	std	Y+12, r13	; 0x0c
     f16:	ed 86       	std	Y+13, r14	; 0x0d
     f18:	fe 86       	std	Y+14, r15	; 0x0e
     f1a:	0f 87       	std	Y+15, r16	; 0x0f
     f1c:	18 8b       	std	Y+16, r17	; 0x10
     f1e:	29 84       	ldd	r2, Y+9	; 0x09
     f20:	3a 84       	ldd	r3, Y+10	; 0x0a
     f22:	4b 84       	ldd	r4, Y+11	; 0x0b
     f24:	5c 84       	ldd	r5, Y+12	; 0x0c
     f26:	ad 84       	ldd	r10, Y+13	; 0x0d
     f28:	be 84       	ldd	r11, Y+14	; 0x0e
     f2a:	cf 84       	ldd	r12, Y+15	; 0x0f
     f2c:	d8 88       	ldd	r13, Y+16	; 0x10
     f2e:	29 81       	ldd	r18, Y+1	; 0x01
     f30:	3a 81       	ldd	r19, Y+2	; 0x02
     f32:	4b 81       	ldd	r20, Y+3	; 0x03
     f34:	5c 81       	ldd	r21, Y+4	; 0x04
     f36:	69 96       	adiw	r28, 0x19	; 25
     f38:	2f af       	std	Y+63, r18	; 0x3f
     f3a:	69 97       	sbiw	r28, 0x19	; 25
     f3c:	6a 96       	adiw	r28, 0x1a	; 26
     f3e:	3f af       	std	Y+63, r19	; 0x3f
     f40:	6a 97       	sbiw	r28, 0x1a	; 26
     f42:	6b 96       	adiw	r28, 0x1b	; 27
     f44:	4f af       	std	Y+63, r20	; 0x3f
     f46:	6b 97       	sbiw	r28, 0x1b	; 27
     f48:	6c 96       	adiw	r28, 0x1c	; 28
     f4a:	5f af       	std	Y+63, r21	; 0x3f
     f4c:	6c 97       	sbiw	r28, 0x1c	; 28
     f4e:	6c 96       	adiw	r28, 0x1c	; 28
     f50:	6c ac       	ldd	r6, Y+60	; 0x3c
     f52:	7d ac       	ldd	r7, Y+61	; 0x3d
     f54:	8e ac       	ldd	r8, Y+62	; 0x3e
     f56:	9f ac       	ldd	r9, Y+63	; 0x3f
     f58:	6c 97       	sbiw	r28, 0x1c	; 28
     f5a:	69 aa       	std	Y+49, r6	; 0x31
     f5c:	7a aa       	std	Y+50, r7	; 0x32
     f5e:	8b aa       	std	Y+51, r8	; 0x33
     f60:	9c aa       	std	Y+52, r9	; 0x34
     f62:	6d 81       	ldd	r22, Y+5	; 0x05
     f64:	7e 81       	ldd	r23, Y+6	; 0x06
     f66:	8f 81       	ldd	r24, Y+7	; 0x07
     f68:	98 85       	ldd	r25, Y+8	; 0x08
     f6a:	3b 01       	movw	r6, r22
     f6c:	4c 01       	movw	r8, r24
     f6e:	6d aa       	std	Y+53, r6	; 0x35
     f70:	7e aa       	std	Y+54, r7	; 0x36
     f72:	8f aa       	std	Y+55, r8	; 0x37
     f74:	98 ae       	std	Y+56, r9	; 0x38
     f76:	a1 14       	cp	r10, r1
     f78:	b1 04       	cpc	r11, r1
     f7a:	c1 04       	cpc	r12, r1
     f7c:	d1 04       	cpc	r13, r1
     f7e:	09 f0       	breq	.+2      	; 0xf82 <__umoddi3+0xb0>
     f80:	04 c3       	rjmp	.+1544   	; 0x158a <__umoddi3+0x6b8>
     f82:	62 14       	cp	r6, r2
     f84:	73 04       	cpc	r7, r3
     f86:	84 04       	cpc	r8, r4
     f88:	95 04       	cpc	r9, r5
     f8a:	08 f0       	brcs	.+2      	; 0xf8e <__umoddi3+0xbc>
     f8c:	00 c1       	rjmp	.+512    	; 0x118e <__umoddi3+0x2bc>
     f8e:	00 e0       	ldi	r16, 0x00	; 0
     f90:	20 16       	cp	r2, r16
     f92:	00 e0       	ldi	r16, 0x00	; 0
     f94:	30 06       	cpc	r3, r16
     f96:	01 e0       	ldi	r16, 0x01	; 1
     f98:	40 06       	cpc	r4, r16
     f9a:	00 e0       	ldi	r16, 0x00	; 0
     f9c:	50 06       	cpc	r5, r16
     f9e:	88 f4       	brcc	.+34     	; 0xfc2 <__umoddi3+0xf0>
     fa0:	1f ef       	ldi	r17, 0xFF	; 255
     fa2:	21 16       	cp	r2, r17
     fa4:	31 04       	cpc	r3, r1
     fa6:	41 04       	cpc	r4, r1
     fa8:	51 04       	cpc	r5, r1
     faa:	39 f0       	breq	.+14     	; 0xfba <__umoddi3+0xe8>
     fac:	30 f0       	brcs	.+12     	; 0xfba <__umoddi3+0xe8>
     fae:	88 e0       	ldi	r24, 0x08	; 8
     fb0:	e8 2e       	mov	r14, r24
     fb2:	f1 2c       	mov	r15, r1
     fb4:	01 2d       	mov	r16, r1
     fb6:	11 2d       	mov	r17, r1
     fb8:	18 c0       	rjmp	.+48     	; 0xfea <__umoddi3+0x118>
     fba:	ee 24       	eor	r14, r14
     fbc:	ff 24       	eor	r15, r15
     fbe:	87 01       	movw	r16, r14
     fc0:	14 c0       	rjmp	.+40     	; 0xfea <__umoddi3+0x118>
     fc2:	40 e0       	ldi	r20, 0x00	; 0
     fc4:	24 16       	cp	r2, r20
     fc6:	40 e0       	ldi	r20, 0x00	; 0
     fc8:	34 06       	cpc	r3, r20
     fca:	40 e0       	ldi	r20, 0x00	; 0
     fcc:	44 06       	cpc	r4, r20
     fce:	41 e0       	ldi	r20, 0x01	; 1
     fd0:	54 06       	cpc	r5, r20
     fd2:	30 f0       	brcs	.+12     	; 0xfe0 <__umoddi3+0x10e>
     fd4:	b8 e1       	ldi	r27, 0x18	; 24
     fd6:	eb 2e       	mov	r14, r27
     fd8:	f1 2c       	mov	r15, r1
     fda:	01 2d       	mov	r16, r1
     fdc:	11 2d       	mov	r17, r1
     fde:	05 c0       	rjmp	.+10     	; 0xfea <__umoddi3+0x118>
     fe0:	a0 e1       	ldi	r26, 0x10	; 16
     fe2:	ea 2e       	mov	r14, r26
     fe4:	f1 2c       	mov	r15, r1
     fe6:	01 2d       	mov	r16, r1
     fe8:	11 2d       	mov	r17, r1
     fea:	d2 01       	movw	r26, r4
     fec:	c1 01       	movw	r24, r2
     fee:	0e 2c       	mov	r0, r14
     ff0:	04 c0       	rjmp	.+8      	; 0xffa <__umoddi3+0x128>
     ff2:	b6 95       	lsr	r27
     ff4:	a7 95       	ror	r26
     ff6:	97 95       	ror	r25
     ff8:	87 95       	ror	r24
     ffa:	0a 94       	dec	r0
     ffc:	d2 f7       	brpl	.-12     	; 0xff2 <__umoddi3+0x120>
     ffe:	88 59       	subi	r24, 0x98	; 152
    1000:	9f 4f       	sbci	r25, 0xFF	; 255
    1002:	dc 01       	movw	r26, r24
    1004:	2c 91       	ld	r18, X
    1006:	80 e2       	ldi	r24, 0x20	; 32
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	a0 e0       	ldi	r26, 0x00	; 0
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	8e 19       	sub	r24, r14
    1010:	9f 09       	sbc	r25, r15
    1012:	a0 0b       	sbc	r26, r16
    1014:	b1 0b       	sbc	r27, r17
    1016:	5c 01       	movw	r10, r24
    1018:	6d 01       	movw	r12, r26
    101a:	a2 1a       	sub	r10, r18
    101c:	b1 08       	sbc	r11, r1
    101e:	c1 08       	sbc	r12, r1
    1020:	d1 08       	sbc	r13, r1
    1022:	a9 ae       	std	Y+57, r10	; 0x39
    1024:	ba ae       	std	Y+58, r11	; 0x3a
    1026:	cb ae       	std	Y+59, r12	; 0x3b
    1028:	dc ae       	std	Y+60, r13	; 0x3c
    102a:	a1 14       	cp	r10, r1
    102c:	b1 04       	cpc	r11, r1
    102e:	c1 04       	cpc	r12, r1
    1030:	d1 04       	cpc	r13, r1
    1032:	09 f4       	brne	.+2      	; 0x1036 <__umoddi3+0x164>
    1034:	3f c0       	rjmp	.+126    	; 0x10b4 <__umoddi3+0x1e2>
    1036:	69 ad       	ldd	r22, Y+57	; 0x39
    1038:	06 2e       	mov	r0, r22
    103a:	04 c0       	rjmp	.+8      	; 0x1044 <__umoddi3+0x172>
    103c:	22 0c       	add	r2, r2
    103e:	33 1c       	adc	r3, r3
    1040:	44 1c       	adc	r4, r4
    1042:	55 1c       	adc	r5, r5
    1044:	0a 94       	dec	r0
    1046:	d2 f7       	brpl	.-12     	; 0x103c <__umoddi3+0x16a>
    1048:	a4 01       	movw	r20, r8
    104a:	93 01       	movw	r18, r6
    104c:	06 2e       	mov	r0, r22
    104e:	04 c0       	rjmp	.+8      	; 0x1058 <__umoddi3+0x186>
    1050:	22 0f       	add	r18, r18
    1052:	33 1f       	adc	r19, r19
    1054:	44 1f       	adc	r20, r20
    1056:	55 1f       	adc	r21, r21
    1058:	0a 94       	dec	r0
    105a:	d2 f7       	brpl	.-12     	; 0x1050 <__umoddi3+0x17e>
    105c:	80 e2       	ldi	r24, 0x20	; 32
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	8a 19       	sub	r24, r10
    1062:	9b 09       	sbc	r25, r11
    1064:	6c 96       	adiw	r28, 0x1c	; 28
    1066:	cc ac       	ldd	r12, Y+60	; 0x3c
    1068:	dd ac       	ldd	r13, Y+61	; 0x3d
    106a:	ee ac       	ldd	r14, Y+62	; 0x3e
    106c:	ff ac       	ldd	r15, Y+63	; 0x3f
    106e:	6c 97       	sbiw	r28, 0x1c	; 28
    1070:	04 c0       	rjmp	.+8      	; 0x107a <__umoddi3+0x1a8>
    1072:	f6 94       	lsr	r15
    1074:	e7 94       	ror	r14
    1076:	d7 94       	ror	r13
    1078:	c7 94       	ror	r12
    107a:	8a 95       	dec	r24
    107c:	d2 f7       	brpl	.-12     	; 0x1072 <__umoddi3+0x1a0>
    107e:	87 01       	movw	r16, r14
    1080:	76 01       	movw	r14, r12
    1082:	e2 2a       	or	r14, r18
    1084:	f3 2a       	or	r15, r19
    1086:	04 2b       	or	r16, r20
    1088:	15 2b       	or	r17, r21
    108a:	ed aa       	std	Y+53, r14	; 0x35
    108c:	fe aa       	std	Y+54, r15	; 0x36
    108e:	0f ab       	std	Y+55, r16	; 0x37
    1090:	18 af       	std	Y+56, r17	; 0x38
    1092:	6c 96       	adiw	r28, 0x1c	; 28
    1094:	8c ad       	ldd	r24, Y+60	; 0x3c
    1096:	9d ad       	ldd	r25, Y+61	; 0x3d
    1098:	ae ad       	ldd	r26, Y+62	; 0x3e
    109a:	bf ad       	ldd	r27, Y+63	; 0x3f
    109c:	6c 97       	sbiw	r28, 0x1c	; 28
    109e:	04 c0       	rjmp	.+8      	; 0x10a8 <__umoddi3+0x1d6>
    10a0:	88 0f       	add	r24, r24
    10a2:	99 1f       	adc	r25, r25
    10a4:	aa 1f       	adc	r26, r26
    10a6:	bb 1f       	adc	r27, r27
    10a8:	6a 95       	dec	r22
    10aa:	d2 f7       	brpl	.-12     	; 0x10a0 <__umoddi3+0x1ce>
    10ac:	89 ab       	std	Y+49, r24	; 0x31
    10ae:	9a ab       	std	Y+50, r25	; 0x32
    10b0:	ab ab       	std	Y+51, r26	; 0x33
    10b2:	bc ab       	std	Y+52, r27	; 0x34
    10b4:	32 01       	movw	r6, r4
    10b6:	88 24       	eor	r8, r8
    10b8:	99 24       	eor	r9, r9
    10ba:	b2 01       	movw	r22, r4
    10bc:	a1 01       	movw	r20, r2
    10be:	60 70       	andi	r22, 0x00	; 0
    10c0:	70 70       	andi	r23, 0x00	; 0
    10c2:	21 96       	adiw	r28, 0x01	; 1
    10c4:	4c af       	std	Y+60, r20	; 0x3c
    10c6:	5d af       	std	Y+61, r21	; 0x3d
    10c8:	6e af       	std	Y+62, r22	; 0x3e
    10ca:	7f af       	std	Y+63, r23	; 0x3f
    10cc:	21 97       	sbiw	r28, 0x01	; 1
    10ce:	6d a9       	ldd	r22, Y+53	; 0x35
    10d0:	7e a9       	ldd	r23, Y+54	; 0x36
    10d2:	8f a9       	ldd	r24, Y+55	; 0x37
    10d4:	98 ad       	ldd	r25, Y+56	; 0x38
    10d6:	a4 01       	movw	r20, r8
    10d8:	93 01       	movw	r18, r6
    10da:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    10de:	7b 01       	movw	r14, r22
    10e0:	8c 01       	movw	r16, r24
    10e2:	6d a9       	ldd	r22, Y+53	; 0x35
    10e4:	7e a9       	ldd	r23, Y+54	; 0x36
    10e6:	8f a9       	ldd	r24, Y+55	; 0x37
    10e8:	98 ad       	ldd	r25, Y+56	; 0x38
    10ea:	a4 01       	movw	r20, r8
    10ec:	93 01       	movw	r18, r6
    10ee:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    10f2:	ca 01       	movw	r24, r20
    10f4:	b9 01       	movw	r22, r18
    10f6:	21 96       	adiw	r28, 0x01	; 1
    10f8:	2c ad       	ldd	r18, Y+60	; 0x3c
    10fa:	3d ad       	ldd	r19, Y+61	; 0x3d
    10fc:	4e ad       	ldd	r20, Y+62	; 0x3e
    10fe:	5f ad       	ldd	r21, Y+63	; 0x3f
    1100:	21 97       	sbiw	r28, 0x01	; 1
    1102:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
    1106:	9b 01       	movw	r18, r22
    1108:	ac 01       	movw	r20, r24
    110a:	87 01       	movw	r16, r14
    110c:	ff 24       	eor	r15, r15
    110e:	ee 24       	eor	r14, r14
    1110:	a9 a8       	ldd	r10, Y+49	; 0x31
    1112:	ba a8       	ldd	r11, Y+50	; 0x32
    1114:	cb a8       	ldd	r12, Y+51	; 0x33
    1116:	dc a8       	ldd	r13, Y+52	; 0x34
    1118:	c6 01       	movw	r24, r12
    111a:	aa 27       	eor	r26, r26
    111c:	bb 27       	eor	r27, r27
    111e:	57 01       	movw	r10, r14
    1120:	68 01       	movw	r12, r16
    1122:	a8 2a       	or	r10, r24
    1124:	b9 2a       	or	r11, r25
    1126:	ca 2a       	or	r12, r26
    1128:	db 2a       	or	r13, r27
    112a:	a2 16       	cp	r10, r18
    112c:	b3 06       	cpc	r11, r19
    112e:	c4 06       	cpc	r12, r20
    1130:	d5 06       	cpc	r13, r21
    1132:	90 f4       	brcc	.+36     	; 0x1158 <__umoddi3+0x286>
    1134:	a2 0c       	add	r10, r2
    1136:	b3 1c       	adc	r11, r3
    1138:	c4 1c       	adc	r12, r4
    113a:	d5 1c       	adc	r13, r5
    113c:	a2 14       	cp	r10, r2
    113e:	b3 04       	cpc	r11, r3
    1140:	c4 04       	cpc	r12, r4
    1142:	d5 04       	cpc	r13, r5
    1144:	48 f0       	brcs	.+18     	; 0x1158 <__umoddi3+0x286>
    1146:	a2 16       	cp	r10, r18
    1148:	b3 06       	cpc	r11, r19
    114a:	c4 06       	cpc	r12, r20
    114c:	d5 06       	cpc	r13, r21
    114e:	20 f4       	brcc	.+8      	; 0x1158 <__umoddi3+0x286>
    1150:	a2 0c       	add	r10, r2
    1152:	b3 1c       	adc	r11, r3
    1154:	c4 1c       	adc	r12, r4
    1156:	d5 1c       	adc	r13, r5
    1158:	a2 1a       	sub	r10, r18
    115a:	b3 0a       	sbc	r11, r19
    115c:	c4 0a       	sbc	r12, r20
    115e:	d5 0a       	sbc	r13, r21
    1160:	c6 01       	movw	r24, r12
    1162:	b5 01       	movw	r22, r10
    1164:	a4 01       	movw	r20, r8
    1166:	93 01       	movw	r18, r6
    1168:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    116c:	7b 01       	movw	r14, r22
    116e:	8c 01       	movw	r16, r24
    1170:	c6 01       	movw	r24, r12
    1172:	b5 01       	movw	r22, r10
    1174:	a4 01       	movw	r20, r8
    1176:	93 01       	movw	r18, r6
    1178:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    117c:	ca 01       	movw	r24, r20
    117e:	b9 01       	movw	r22, r18
    1180:	21 96       	adiw	r28, 0x01	; 1
    1182:	2c ad       	ldd	r18, Y+60	; 0x3c
    1184:	3d ad       	ldd	r19, Y+61	; 0x3d
    1186:	4e ad       	ldd	r20, Y+62	; 0x3e
    1188:	5f ad       	ldd	r21, Y+63	; 0x3f
    118a:	21 97       	sbiw	r28, 0x01	; 1
    118c:	ba c1       	rjmp	.+884    	; 0x1502 <__umoddi3+0x630>
    118e:	21 14       	cp	r2, r1
    1190:	31 04       	cpc	r3, r1
    1192:	41 04       	cpc	r4, r1
    1194:	51 04       	cpc	r5, r1
    1196:	71 f4       	brne	.+28     	; 0x11b4 <__umoddi3+0x2e2>
    1198:	61 e0       	ldi	r22, 0x01	; 1
    119a:	70 e0       	ldi	r23, 0x00	; 0
    119c:	80 e0       	ldi	r24, 0x00	; 0
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	20 e0       	ldi	r18, 0x00	; 0
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	40 e0       	ldi	r20, 0x00	; 0
    11a6:	50 e0       	ldi	r21, 0x00	; 0
    11a8:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    11ac:	c9 01       	movw	r24, r18
    11ae:	da 01       	movw	r26, r20
    11b0:	1c 01       	movw	r2, r24
    11b2:	2d 01       	movw	r4, r26
    11b4:	00 e0       	ldi	r16, 0x00	; 0
    11b6:	20 16       	cp	r2, r16
    11b8:	00 e0       	ldi	r16, 0x00	; 0
    11ba:	30 06       	cpc	r3, r16
    11bc:	01 e0       	ldi	r16, 0x01	; 1
    11be:	40 06       	cpc	r4, r16
    11c0:	00 e0       	ldi	r16, 0x00	; 0
    11c2:	50 06       	cpc	r5, r16
    11c4:	88 f4       	brcc	.+34     	; 0x11e8 <__umoddi3+0x316>
    11c6:	1f ef       	ldi	r17, 0xFF	; 255
    11c8:	21 16       	cp	r2, r17
    11ca:	31 04       	cpc	r3, r1
    11cc:	41 04       	cpc	r4, r1
    11ce:	51 04       	cpc	r5, r1
    11d0:	39 f0       	breq	.+14     	; 0x11e0 <__umoddi3+0x30e>
    11d2:	30 f0       	brcs	.+12     	; 0x11e0 <__umoddi3+0x30e>
    11d4:	68 e0       	ldi	r22, 0x08	; 8
    11d6:	e6 2e       	mov	r14, r22
    11d8:	f1 2c       	mov	r15, r1
    11da:	01 2d       	mov	r16, r1
    11dc:	11 2d       	mov	r17, r1
    11de:	18 c0       	rjmp	.+48     	; 0x1210 <__umoddi3+0x33e>
    11e0:	ee 24       	eor	r14, r14
    11e2:	ff 24       	eor	r15, r15
    11e4:	87 01       	movw	r16, r14
    11e6:	14 c0       	rjmp	.+40     	; 0x1210 <__umoddi3+0x33e>
    11e8:	40 e0       	ldi	r20, 0x00	; 0
    11ea:	24 16       	cp	r2, r20
    11ec:	40 e0       	ldi	r20, 0x00	; 0
    11ee:	34 06       	cpc	r3, r20
    11f0:	40 e0       	ldi	r20, 0x00	; 0
    11f2:	44 06       	cpc	r4, r20
    11f4:	41 e0       	ldi	r20, 0x01	; 1
    11f6:	54 06       	cpc	r5, r20
    11f8:	30 f0       	brcs	.+12     	; 0x1206 <__umoddi3+0x334>
    11fa:	58 e1       	ldi	r21, 0x18	; 24
    11fc:	e5 2e       	mov	r14, r21
    11fe:	f1 2c       	mov	r15, r1
    1200:	01 2d       	mov	r16, r1
    1202:	11 2d       	mov	r17, r1
    1204:	05 c0       	rjmp	.+10     	; 0x1210 <__umoddi3+0x33e>
    1206:	40 e1       	ldi	r20, 0x10	; 16
    1208:	e4 2e       	mov	r14, r20
    120a:	f1 2c       	mov	r15, r1
    120c:	01 2d       	mov	r16, r1
    120e:	11 2d       	mov	r17, r1
    1210:	d2 01       	movw	r26, r4
    1212:	c1 01       	movw	r24, r2
    1214:	0e 2c       	mov	r0, r14
    1216:	04 c0       	rjmp	.+8      	; 0x1220 <__umoddi3+0x34e>
    1218:	b6 95       	lsr	r27
    121a:	a7 95       	ror	r26
    121c:	97 95       	ror	r25
    121e:	87 95       	ror	r24
    1220:	0a 94       	dec	r0
    1222:	d2 f7       	brpl	.-12     	; 0x1218 <__umoddi3+0x346>
    1224:	88 59       	subi	r24, 0x98	; 152
    1226:	9f 4f       	sbci	r25, 0xFF	; 255
    1228:	dc 01       	movw	r26, r24
    122a:	2c 91       	ld	r18, X
    122c:	30 e2       	ldi	r19, 0x20	; 32
    122e:	a3 2e       	mov	r10, r19
    1230:	b1 2c       	mov	r11, r1
    1232:	c1 2c       	mov	r12, r1
    1234:	d1 2c       	mov	r13, r1
    1236:	d6 01       	movw	r26, r12
    1238:	c5 01       	movw	r24, r10
    123a:	8e 19       	sub	r24, r14
    123c:	9f 09       	sbc	r25, r15
    123e:	a0 0b       	sbc	r26, r16
    1240:	b1 0b       	sbc	r27, r17
    1242:	7c 01       	movw	r14, r24
    1244:	8d 01       	movw	r16, r26
    1246:	e2 1a       	sub	r14, r18
    1248:	f1 08       	sbc	r15, r1
    124a:	01 09       	sbc	r16, r1
    124c:	11 09       	sbc	r17, r1
    124e:	e9 ae       	std	Y+57, r14	; 0x39
    1250:	fa ae       	std	Y+58, r15	; 0x3a
    1252:	0b af       	std	Y+59, r16	; 0x3b
    1254:	1c af       	std	Y+60, r17	; 0x3c
    1256:	e1 14       	cp	r14, r1
    1258:	f1 04       	cpc	r15, r1
    125a:	01 05       	cpc	r16, r1
    125c:	11 05       	cpc	r17, r1
    125e:	39 f4       	brne	.+14     	; 0x126e <__umoddi3+0x39c>
    1260:	64 01       	movw	r12, r8
    1262:	53 01       	movw	r10, r6
    1264:	a2 18       	sub	r10, r2
    1266:	b3 08       	sbc	r11, r3
    1268:	c4 08       	sbc	r12, r4
    126a:	d5 08       	sbc	r13, r5
    126c:	e2 c0       	rjmp	.+452    	; 0x1432 <__umoddi3+0x560>
    126e:	f9 ac       	ldd	r15, Y+57	; 0x39
    1270:	68 96       	adiw	r28, 0x18	; 24
    1272:	ff ae       	std	Y+63, r15	; 0x3f
    1274:	68 97       	sbiw	r28, 0x18	; 24
    1276:	0f 2c       	mov	r0, r15
    1278:	04 c0       	rjmp	.+8      	; 0x1282 <__umoddi3+0x3b0>
    127a:	22 0c       	add	r2, r2
    127c:	33 1c       	adc	r3, r3
    127e:	44 1c       	adc	r4, r4
    1280:	55 1c       	adc	r5, r5
    1282:	0a 94       	dec	r0
    1284:	d2 f7       	brpl	.-12     	; 0x127a <__umoddi3+0x3a8>
    1286:	8a 2d       	mov	r24, r10
    1288:	8f 19       	sub	r24, r15
    128a:	64 01       	movw	r12, r8
    128c:	53 01       	movw	r10, r6
    128e:	08 2e       	mov	r0, r24
    1290:	04 c0       	rjmp	.+8      	; 0x129a <__umoddi3+0x3c8>
    1292:	d6 94       	lsr	r13
    1294:	c7 94       	ror	r12
    1296:	b7 94       	ror	r11
    1298:	a7 94       	ror	r10
    129a:	0a 94       	dec	r0
    129c:	d2 f7       	brpl	.-12     	; 0x1292 <__umoddi3+0x3c0>
    129e:	a4 01       	movw	r20, r8
    12a0:	93 01       	movw	r18, r6
    12a2:	04 c0       	rjmp	.+8      	; 0x12ac <__umoddi3+0x3da>
    12a4:	22 0f       	add	r18, r18
    12a6:	33 1f       	adc	r19, r19
    12a8:	44 1f       	adc	r20, r20
    12aa:	55 1f       	adc	r21, r21
    12ac:	fa 94       	dec	r15
    12ae:	d2 f7       	brpl	.-12     	; 0x12a4 <__umoddi3+0x3d2>
    12b0:	6c 96       	adiw	r28, 0x1c	; 28
    12b2:	6c ac       	ldd	r6, Y+60	; 0x3c
    12b4:	7d ac       	ldd	r7, Y+61	; 0x3d
    12b6:	8e ac       	ldd	r8, Y+62	; 0x3e
    12b8:	9f ac       	ldd	r9, Y+63	; 0x3f
    12ba:	6c 97       	sbiw	r28, 0x1c	; 28
    12bc:	04 c0       	rjmp	.+8      	; 0x12c6 <__umoddi3+0x3f4>
    12be:	96 94       	lsr	r9
    12c0:	87 94       	ror	r8
    12c2:	77 94       	ror	r7
    12c4:	67 94       	ror	r6
    12c6:	8a 95       	dec	r24
    12c8:	d2 f7       	brpl	.-12     	; 0x12be <__umoddi3+0x3ec>
    12ca:	84 01       	movw	r16, r8
    12cc:	73 01       	movw	r14, r6
    12ce:	e2 2a       	or	r14, r18
    12d0:	f3 2a       	or	r15, r19
    12d2:	04 2b       	or	r16, r20
    12d4:	15 2b       	or	r17, r21
    12d6:	ed a6       	std	Y+45, r14	; 0x2d
    12d8:	fe a6       	std	Y+46, r15	; 0x2e
    12da:	0f a7       	std	Y+47, r16	; 0x2f
    12dc:	18 ab       	std	Y+48, r17	; 0x30
    12de:	32 01       	movw	r6, r4
    12e0:	88 24       	eor	r8, r8
    12e2:	99 24       	eor	r9, r9
    12e4:	b2 01       	movw	r22, r4
    12e6:	a1 01       	movw	r20, r2
    12e8:	60 70       	andi	r22, 0x00	; 0
    12ea:	70 70       	andi	r23, 0x00	; 0
    12ec:	25 96       	adiw	r28, 0x05	; 5
    12ee:	4c af       	std	Y+60, r20	; 0x3c
    12f0:	5d af       	std	Y+61, r21	; 0x3d
    12f2:	6e af       	std	Y+62, r22	; 0x3e
    12f4:	7f af       	std	Y+63, r23	; 0x3f
    12f6:	25 97       	sbiw	r28, 0x05	; 5
    12f8:	c6 01       	movw	r24, r12
    12fa:	b5 01       	movw	r22, r10
    12fc:	a4 01       	movw	r20, r8
    12fe:	93 01       	movw	r18, r6
    1300:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    1304:	7b 01       	movw	r14, r22
    1306:	8c 01       	movw	r16, r24
    1308:	c6 01       	movw	r24, r12
    130a:	b5 01       	movw	r22, r10
    130c:	a4 01       	movw	r20, r8
    130e:	93 01       	movw	r18, r6
    1310:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    1314:	ca 01       	movw	r24, r20
    1316:	b9 01       	movw	r22, r18
    1318:	25 96       	adiw	r28, 0x05	; 5
    131a:	2c ad       	ldd	r18, Y+60	; 0x3c
    131c:	3d ad       	ldd	r19, Y+61	; 0x3d
    131e:	4e ad       	ldd	r20, Y+62	; 0x3e
    1320:	5f ad       	ldd	r21, Y+63	; 0x3f
    1322:	25 97       	sbiw	r28, 0x05	; 5
    1324:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
    1328:	9b 01       	movw	r18, r22
    132a:	ac 01       	movw	r20, r24
    132c:	87 01       	movw	r16, r14
    132e:	ff 24       	eor	r15, r15
    1330:	ee 24       	eor	r14, r14
    1332:	ad a4       	ldd	r10, Y+45	; 0x2d
    1334:	be a4       	ldd	r11, Y+46	; 0x2e
    1336:	cf a4       	ldd	r12, Y+47	; 0x2f
    1338:	d8 a8       	ldd	r13, Y+48	; 0x30
    133a:	c6 01       	movw	r24, r12
    133c:	aa 27       	eor	r26, r26
    133e:	bb 27       	eor	r27, r27
    1340:	5c 01       	movw	r10, r24
    1342:	6d 01       	movw	r12, r26
    1344:	ae 28       	or	r10, r14
    1346:	bf 28       	or	r11, r15
    1348:	c0 2a       	or	r12, r16
    134a:	d1 2a       	or	r13, r17
    134c:	a2 16       	cp	r10, r18
    134e:	b3 06       	cpc	r11, r19
    1350:	c4 06       	cpc	r12, r20
    1352:	d5 06       	cpc	r13, r21
    1354:	90 f4       	brcc	.+36     	; 0x137a <__umoddi3+0x4a8>
    1356:	a2 0c       	add	r10, r2
    1358:	b3 1c       	adc	r11, r3
    135a:	c4 1c       	adc	r12, r4
    135c:	d5 1c       	adc	r13, r5
    135e:	a2 14       	cp	r10, r2
    1360:	b3 04       	cpc	r11, r3
    1362:	c4 04       	cpc	r12, r4
    1364:	d5 04       	cpc	r13, r5
    1366:	48 f0       	brcs	.+18     	; 0x137a <__umoddi3+0x4a8>
    1368:	a2 16       	cp	r10, r18
    136a:	b3 06       	cpc	r11, r19
    136c:	c4 06       	cpc	r12, r20
    136e:	d5 06       	cpc	r13, r21
    1370:	20 f4       	brcc	.+8      	; 0x137a <__umoddi3+0x4a8>
    1372:	a2 0c       	add	r10, r2
    1374:	b3 1c       	adc	r11, r3
    1376:	c4 1c       	adc	r12, r4
    1378:	d5 1c       	adc	r13, r5
    137a:	a2 1a       	sub	r10, r18
    137c:	b3 0a       	sbc	r11, r19
    137e:	c4 0a       	sbc	r12, r20
    1380:	d5 0a       	sbc	r13, r21
    1382:	c6 01       	movw	r24, r12
    1384:	b5 01       	movw	r22, r10
    1386:	a4 01       	movw	r20, r8
    1388:	93 01       	movw	r18, r6
    138a:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    138e:	7b 01       	movw	r14, r22
    1390:	8c 01       	movw	r16, r24
    1392:	c6 01       	movw	r24, r12
    1394:	b5 01       	movw	r22, r10
    1396:	a4 01       	movw	r20, r8
    1398:	93 01       	movw	r18, r6
    139a:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    139e:	ca 01       	movw	r24, r20
    13a0:	b9 01       	movw	r22, r18
    13a2:	25 96       	adiw	r28, 0x05	; 5
    13a4:	2c ad       	ldd	r18, Y+60	; 0x3c
    13a6:	3d ad       	ldd	r19, Y+61	; 0x3d
    13a8:	4e ad       	ldd	r20, Y+62	; 0x3e
    13aa:	5f ad       	ldd	r21, Y+63	; 0x3f
    13ac:	25 97       	sbiw	r28, 0x05	; 5
    13ae:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
    13b2:	9b 01       	movw	r18, r22
    13b4:	ac 01       	movw	r20, r24
    13b6:	87 01       	movw	r16, r14
    13b8:	ff 24       	eor	r15, r15
    13ba:	ee 24       	eor	r14, r14
    13bc:	8d a5       	ldd	r24, Y+45	; 0x2d
    13be:	9e a5       	ldd	r25, Y+46	; 0x2e
    13c0:	af a5       	ldd	r26, Y+47	; 0x2f
    13c2:	b8 a9       	ldd	r27, Y+48	; 0x30
    13c4:	a0 70       	andi	r26, 0x00	; 0
    13c6:	b0 70       	andi	r27, 0x00	; 0
    13c8:	57 01       	movw	r10, r14
    13ca:	68 01       	movw	r12, r16
    13cc:	a8 2a       	or	r10, r24
    13ce:	b9 2a       	or	r11, r25
    13d0:	ca 2a       	or	r12, r26
    13d2:	db 2a       	or	r13, r27
    13d4:	a2 16       	cp	r10, r18
    13d6:	b3 06       	cpc	r11, r19
    13d8:	c4 06       	cpc	r12, r20
    13da:	d5 06       	cpc	r13, r21
    13dc:	90 f4       	brcc	.+36     	; 0x1402 <__umoddi3+0x530>
    13de:	a2 0c       	add	r10, r2
    13e0:	b3 1c       	adc	r11, r3
    13e2:	c4 1c       	adc	r12, r4
    13e4:	d5 1c       	adc	r13, r5
    13e6:	a2 14       	cp	r10, r2
    13e8:	b3 04       	cpc	r11, r3
    13ea:	c4 04       	cpc	r12, r4
    13ec:	d5 04       	cpc	r13, r5
    13ee:	48 f0       	brcs	.+18     	; 0x1402 <__umoddi3+0x530>
    13f0:	a2 16       	cp	r10, r18
    13f2:	b3 06       	cpc	r11, r19
    13f4:	c4 06       	cpc	r12, r20
    13f6:	d5 06       	cpc	r13, r21
    13f8:	20 f4       	brcc	.+8      	; 0x1402 <__umoddi3+0x530>
    13fa:	a2 0c       	add	r10, r2
    13fc:	b3 1c       	adc	r11, r3
    13fe:	c4 1c       	adc	r12, r4
    1400:	d5 1c       	adc	r13, r5
    1402:	6c 96       	adiw	r28, 0x1c	; 28
    1404:	ec ac       	ldd	r14, Y+60	; 0x3c
    1406:	fd ac       	ldd	r15, Y+61	; 0x3d
    1408:	0e ad       	ldd	r16, Y+62	; 0x3e
    140a:	1f ad       	ldd	r17, Y+63	; 0x3f
    140c:	6c 97       	sbiw	r28, 0x1c	; 28
    140e:	68 96       	adiw	r28, 0x18	; 24
    1410:	0f ac       	ldd	r0, Y+63	; 0x3f
    1412:	68 97       	sbiw	r28, 0x18	; 24
    1414:	04 c0       	rjmp	.+8      	; 0x141e <__umoddi3+0x54c>
    1416:	ee 0c       	add	r14, r14
    1418:	ff 1c       	adc	r15, r15
    141a:	00 1f       	adc	r16, r16
    141c:	11 1f       	adc	r17, r17
    141e:	0a 94       	dec	r0
    1420:	d2 f7       	brpl	.-12     	; 0x1416 <__umoddi3+0x544>
    1422:	e9 aa       	std	Y+49, r14	; 0x31
    1424:	fa aa       	std	Y+50, r15	; 0x32
    1426:	0b ab       	std	Y+51, r16	; 0x33
    1428:	1c ab       	std	Y+52, r17	; 0x34
    142a:	a2 1a       	sub	r10, r18
    142c:	b3 0a       	sbc	r11, r19
    142e:	c4 0a       	sbc	r12, r20
    1430:	d5 0a       	sbc	r13, r21
    1432:	32 01       	movw	r6, r4
    1434:	88 24       	eor	r8, r8
    1436:	99 24       	eor	r9, r9
    1438:	b2 01       	movw	r22, r4
    143a:	a1 01       	movw	r20, r2
    143c:	60 70       	andi	r22, 0x00	; 0
    143e:	70 70       	andi	r23, 0x00	; 0
    1440:	29 96       	adiw	r28, 0x09	; 9
    1442:	4c af       	std	Y+60, r20	; 0x3c
    1444:	5d af       	std	Y+61, r21	; 0x3d
    1446:	6e af       	std	Y+62, r22	; 0x3e
    1448:	7f af       	std	Y+63, r23	; 0x3f
    144a:	29 97       	sbiw	r28, 0x09	; 9
    144c:	c6 01       	movw	r24, r12
    144e:	b5 01       	movw	r22, r10
    1450:	a4 01       	movw	r20, r8
    1452:	93 01       	movw	r18, r6
    1454:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    1458:	7b 01       	movw	r14, r22
    145a:	8c 01       	movw	r16, r24
    145c:	c6 01       	movw	r24, r12
    145e:	b5 01       	movw	r22, r10
    1460:	a4 01       	movw	r20, r8
    1462:	93 01       	movw	r18, r6
    1464:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    1468:	ca 01       	movw	r24, r20
    146a:	b9 01       	movw	r22, r18
    146c:	29 96       	adiw	r28, 0x09	; 9
    146e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1470:	3d ad       	ldd	r19, Y+61	; 0x3d
    1472:	4e ad       	ldd	r20, Y+62	; 0x3e
    1474:	5f ad       	ldd	r21, Y+63	; 0x3f
    1476:	29 97       	sbiw	r28, 0x09	; 9
    1478:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
    147c:	9b 01       	movw	r18, r22
    147e:	ac 01       	movw	r20, r24
    1480:	87 01       	movw	r16, r14
    1482:	ff 24       	eor	r15, r15
    1484:	ee 24       	eor	r14, r14
    1486:	a9 a8       	ldd	r10, Y+49	; 0x31
    1488:	ba a8       	ldd	r11, Y+50	; 0x32
    148a:	cb a8       	ldd	r12, Y+51	; 0x33
    148c:	dc a8       	ldd	r13, Y+52	; 0x34
    148e:	c6 01       	movw	r24, r12
    1490:	aa 27       	eor	r26, r26
    1492:	bb 27       	eor	r27, r27
    1494:	57 01       	movw	r10, r14
    1496:	68 01       	movw	r12, r16
    1498:	a8 2a       	or	r10, r24
    149a:	b9 2a       	or	r11, r25
    149c:	ca 2a       	or	r12, r26
    149e:	db 2a       	or	r13, r27
    14a0:	a2 16       	cp	r10, r18
    14a2:	b3 06       	cpc	r11, r19
    14a4:	c4 06       	cpc	r12, r20
    14a6:	d5 06       	cpc	r13, r21
    14a8:	90 f4       	brcc	.+36     	; 0x14ce <__umoddi3+0x5fc>
    14aa:	a2 0c       	add	r10, r2
    14ac:	b3 1c       	adc	r11, r3
    14ae:	c4 1c       	adc	r12, r4
    14b0:	d5 1c       	adc	r13, r5
    14b2:	a2 14       	cp	r10, r2
    14b4:	b3 04       	cpc	r11, r3
    14b6:	c4 04       	cpc	r12, r4
    14b8:	d5 04       	cpc	r13, r5
    14ba:	48 f0       	brcs	.+18     	; 0x14ce <__umoddi3+0x5fc>
    14bc:	a2 16       	cp	r10, r18
    14be:	b3 06       	cpc	r11, r19
    14c0:	c4 06       	cpc	r12, r20
    14c2:	d5 06       	cpc	r13, r21
    14c4:	20 f4       	brcc	.+8      	; 0x14ce <__umoddi3+0x5fc>
    14c6:	a2 0c       	add	r10, r2
    14c8:	b3 1c       	adc	r11, r3
    14ca:	c4 1c       	adc	r12, r4
    14cc:	d5 1c       	adc	r13, r5
    14ce:	a2 1a       	sub	r10, r18
    14d0:	b3 0a       	sbc	r11, r19
    14d2:	c4 0a       	sbc	r12, r20
    14d4:	d5 0a       	sbc	r13, r21
    14d6:	c6 01       	movw	r24, r12
    14d8:	b5 01       	movw	r22, r10
    14da:	a4 01       	movw	r20, r8
    14dc:	93 01       	movw	r18, r6
    14de:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    14e2:	7b 01       	movw	r14, r22
    14e4:	8c 01       	movw	r16, r24
    14e6:	c6 01       	movw	r24, r12
    14e8:	b5 01       	movw	r22, r10
    14ea:	a4 01       	movw	r20, r8
    14ec:	93 01       	movw	r18, r6
    14ee:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    14f2:	ca 01       	movw	r24, r20
    14f4:	b9 01       	movw	r22, r18
    14f6:	29 96       	adiw	r28, 0x09	; 9
    14f8:	2c ad       	ldd	r18, Y+60	; 0x3c
    14fa:	3d ad       	ldd	r19, Y+61	; 0x3d
    14fc:	4e ad       	ldd	r20, Y+62	; 0x3e
    14fe:	5f ad       	ldd	r21, Y+63	; 0x3f
    1500:	29 97       	sbiw	r28, 0x09	; 9
    1502:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
    1506:	9b 01       	movw	r18, r22
    1508:	ac 01       	movw	r20, r24
    150a:	87 01       	movw	r16, r14
    150c:	ff 24       	eor	r15, r15
    150e:	ee 24       	eor	r14, r14
    1510:	89 a9       	ldd	r24, Y+49	; 0x31
    1512:	9a a9       	ldd	r25, Y+50	; 0x32
    1514:	ab a9       	ldd	r26, Y+51	; 0x33
    1516:	bc a9       	ldd	r27, Y+52	; 0x34
    1518:	a0 70       	andi	r26, 0x00	; 0
    151a:	b0 70       	andi	r27, 0x00	; 0
    151c:	e8 2a       	or	r14, r24
    151e:	f9 2a       	or	r15, r25
    1520:	0a 2b       	or	r16, r26
    1522:	1b 2b       	or	r17, r27
    1524:	e2 16       	cp	r14, r18
    1526:	f3 06       	cpc	r15, r19
    1528:	04 07       	cpc	r16, r20
    152a:	15 07       	cpc	r17, r21
    152c:	90 f4       	brcc	.+36     	; 0x1552 <__umoddi3+0x680>
    152e:	e2 0c       	add	r14, r2
    1530:	f3 1c       	adc	r15, r3
    1532:	04 1d       	adc	r16, r4
    1534:	15 1d       	adc	r17, r5
    1536:	e2 14       	cp	r14, r2
    1538:	f3 04       	cpc	r15, r3
    153a:	04 05       	cpc	r16, r4
    153c:	15 05       	cpc	r17, r5
    153e:	48 f0       	brcs	.+18     	; 0x1552 <__umoddi3+0x680>
    1540:	e2 16       	cp	r14, r18
    1542:	f3 06       	cpc	r15, r19
    1544:	04 07       	cpc	r16, r20
    1546:	15 07       	cpc	r17, r21
    1548:	20 f4       	brcc	.+8      	; 0x1552 <__umoddi3+0x680>
    154a:	e2 0c       	add	r14, r2
    154c:	f3 1c       	adc	r15, r3
    154e:	04 1d       	adc	r16, r4
    1550:	15 1d       	adc	r17, r5
    1552:	e2 1a       	sub	r14, r18
    1554:	f3 0a       	sbc	r15, r19
    1556:	04 0b       	sbc	r16, r20
    1558:	15 0b       	sbc	r17, r21
    155a:	d8 01       	movw	r26, r16
    155c:	c7 01       	movw	r24, r14
    155e:	09 ac       	ldd	r0, Y+57	; 0x39
    1560:	04 c0       	rjmp	.+8      	; 0x156a <__umoddi3+0x698>
    1562:	b6 95       	lsr	r27
    1564:	a7 95       	ror	r26
    1566:	97 95       	ror	r25
    1568:	87 95       	ror	r24
    156a:	0a 94       	dec	r0
    156c:	d2 f7       	brpl	.-12     	; 0x1562 <__umoddi3+0x690>
    156e:	89 8b       	std	Y+17, r24	; 0x11
    1570:	9a 8b       	std	Y+18, r25	; 0x12
    1572:	ab 8b       	std	Y+19, r26	; 0x13
    1574:	bc 8b       	std	Y+20, r27	; 0x14
    1576:	1d 8a       	std	Y+21, r1	; 0x15
    1578:	1e 8a       	std	Y+22, r1	; 0x16
    157a:	1f 8a       	std	Y+23, r1	; 0x17
    157c:	18 8e       	std	Y+24, r1	; 0x18
    157e:	28 2f       	mov	r18, r24
    1580:	3a 89       	ldd	r19, Y+18	; 0x12
    1582:	4b 89       	ldd	r20, Y+19	; 0x13
    1584:	5c 89       	ldd	r21, Y+20	; 0x14
    1586:	6d 89       	ldd	r22, Y+21	; 0x15
    1588:	0c c3       	rjmp	.+1560   	; 0x1ba2 <__umoddi3+0xcd0>
    158a:	6a 14       	cp	r6, r10
    158c:	7b 04       	cpc	r7, r11
    158e:	8c 04       	cpc	r8, r12
    1590:	9d 04       	cpc	r9, r13
    1592:	08 f4       	brcc	.+2      	; 0x1596 <__umoddi3+0x6c4>
    1594:	09 c3       	rjmp	.+1554   	; 0x1ba8 <__umoddi3+0xcd6>
    1596:	00 e0       	ldi	r16, 0x00	; 0
    1598:	a0 16       	cp	r10, r16
    159a:	00 e0       	ldi	r16, 0x00	; 0
    159c:	b0 06       	cpc	r11, r16
    159e:	01 e0       	ldi	r16, 0x01	; 1
    15a0:	c0 06       	cpc	r12, r16
    15a2:	00 e0       	ldi	r16, 0x00	; 0
    15a4:	d0 06       	cpc	r13, r16
    15a6:	88 f4       	brcc	.+34     	; 0x15ca <__umoddi3+0x6f8>
    15a8:	1f ef       	ldi	r17, 0xFF	; 255
    15aa:	a1 16       	cp	r10, r17
    15ac:	b1 04       	cpc	r11, r1
    15ae:	c1 04       	cpc	r12, r1
    15b0:	d1 04       	cpc	r13, r1
    15b2:	39 f0       	breq	.+14     	; 0x15c2 <__umoddi3+0x6f0>
    15b4:	30 f0       	brcs	.+12     	; 0x15c2 <__umoddi3+0x6f0>
    15b6:	28 e0       	ldi	r18, 0x08	; 8
    15b8:	e2 2e       	mov	r14, r18
    15ba:	f1 2c       	mov	r15, r1
    15bc:	01 2d       	mov	r16, r1
    15be:	11 2d       	mov	r17, r1
    15c0:	18 c0       	rjmp	.+48     	; 0x15f2 <__umoddi3+0x720>
    15c2:	ee 24       	eor	r14, r14
    15c4:	ff 24       	eor	r15, r15
    15c6:	87 01       	movw	r16, r14
    15c8:	14 c0       	rjmp	.+40     	; 0x15f2 <__umoddi3+0x720>
    15ca:	40 e0       	ldi	r20, 0x00	; 0
    15cc:	a4 16       	cp	r10, r20
    15ce:	40 e0       	ldi	r20, 0x00	; 0
    15d0:	b4 06       	cpc	r11, r20
    15d2:	40 e0       	ldi	r20, 0x00	; 0
    15d4:	c4 06       	cpc	r12, r20
    15d6:	41 e0       	ldi	r20, 0x01	; 1
    15d8:	d4 06       	cpc	r13, r20
    15da:	30 f0       	brcs	.+12     	; 0x15e8 <__umoddi3+0x716>
    15dc:	98 e1       	ldi	r25, 0x18	; 24
    15de:	e9 2e       	mov	r14, r25
    15e0:	f1 2c       	mov	r15, r1
    15e2:	01 2d       	mov	r16, r1
    15e4:	11 2d       	mov	r17, r1
    15e6:	05 c0       	rjmp	.+10     	; 0x15f2 <__umoddi3+0x720>
    15e8:	80 e1       	ldi	r24, 0x10	; 16
    15ea:	e8 2e       	mov	r14, r24
    15ec:	f1 2c       	mov	r15, r1
    15ee:	01 2d       	mov	r16, r1
    15f0:	11 2d       	mov	r17, r1
    15f2:	d6 01       	movw	r26, r12
    15f4:	c5 01       	movw	r24, r10
    15f6:	0e 2c       	mov	r0, r14
    15f8:	04 c0       	rjmp	.+8      	; 0x1602 <__umoddi3+0x730>
    15fa:	b6 95       	lsr	r27
    15fc:	a7 95       	ror	r26
    15fe:	97 95       	ror	r25
    1600:	87 95       	ror	r24
    1602:	0a 94       	dec	r0
    1604:	d2 f7       	brpl	.-12     	; 0x15fa <__umoddi3+0x728>
    1606:	88 59       	subi	r24, 0x98	; 152
    1608:	9f 4f       	sbci	r25, 0xFF	; 255
    160a:	dc 01       	movw	r26, r24
    160c:	2c 91       	ld	r18, X
    160e:	80 e2       	ldi	r24, 0x20	; 32
    1610:	90 e0       	ldi	r25, 0x00	; 0
    1612:	a0 e0       	ldi	r26, 0x00	; 0
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	8e 19       	sub	r24, r14
    1618:	9f 09       	sbc	r25, r15
    161a:	a0 0b       	sbc	r26, r16
    161c:	b1 0b       	sbc	r27, r17
    161e:	82 1b       	sub	r24, r18
    1620:	91 09       	sbc	r25, r1
    1622:	a1 09       	sbc	r26, r1
    1624:	b1 09       	sbc	r27, r1
    1626:	00 97       	sbiw	r24, 0x00	; 0
    1628:	a1 05       	cpc	r26, r1
    162a:	b1 05       	cpc	r27, r1
    162c:	09 f0       	breq	.+2      	; 0x1630 <__umoddi3+0x75e>
    162e:	4f c0       	rjmp	.+158    	; 0x16ce <__umoddi3+0x7fc>
    1630:	a6 14       	cp	r10, r6
    1632:	b7 04       	cpc	r11, r7
    1634:	c8 04       	cpc	r12, r8
    1636:	d9 04       	cpc	r13, r9
    1638:	58 f0       	brcs	.+22     	; 0x1650 <__umoddi3+0x77e>
    163a:	6c 96       	adiw	r28, 0x1c	; 28
    163c:	ec ac       	ldd	r14, Y+60	; 0x3c
    163e:	fd ac       	ldd	r15, Y+61	; 0x3d
    1640:	0e ad       	ldd	r16, Y+62	; 0x3e
    1642:	1f ad       	ldd	r17, Y+63	; 0x3f
    1644:	6c 97       	sbiw	r28, 0x1c	; 28
    1646:	e2 14       	cp	r14, r2
    1648:	f3 04       	cpc	r15, r3
    164a:	04 05       	cpc	r16, r4
    164c:	15 05       	cpc	r17, r5
    164e:	68 f1       	brcs	.+90     	; 0x16aa <__umoddi3+0x7d8>
    1650:	6c 96       	adiw	r28, 0x1c	; 28
    1652:	ec ac       	ldd	r14, Y+60	; 0x3c
    1654:	fd ac       	ldd	r15, Y+61	; 0x3d
    1656:	0e ad       	ldd	r16, Y+62	; 0x3e
    1658:	1f ad       	ldd	r17, Y+63	; 0x3f
    165a:	6c 97       	sbiw	r28, 0x1c	; 28
    165c:	e2 18       	sub	r14, r2
    165e:	f3 08       	sbc	r15, r3
    1660:	04 09       	sbc	r16, r4
    1662:	15 09       	sbc	r17, r5
    1664:	a4 01       	movw	r20, r8
    1666:	93 01       	movw	r18, r6
    1668:	2a 19       	sub	r18, r10
    166a:	3b 09       	sbc	r19, r11
    166c:	4c 09       	sbc	r20, r12
    166e:	5d 09       	sbc	r21, r13
    1670:	aa 24       	eor	r10, r10
    1672:	bb 24       	eor	r11, r11
    1674:	65 01       	movw	r12, r10
    1676:	6c 96       	adiw	r28, 0x1c	; 28
    1678:	6c ad       	ldd	r22, Y+60	; 0x3c
    167a:	7d ad       	ldd	r23, Y+61	; 0x3d
    167c:	8e ad       	ldd	r24, Y+62	; 0x3e
    167e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1680:	6c 97       	sbiw	r28, 0x1c	; 28
    1682:	6e 15       	cp	r22, r14
    1684:	7f 05       	cpc	r23, r15
    1686:	80 07       	cpc	r24, r16
    1688:	91 07       	cpc	r25, r17
    168a:	28 f4       	brcc	.+10     	; 0x1696 <__umoddi3+0x7c4>
    168c:	b1 e0       	ldi	r27, 0x01	; 1
    168e:	ab 2e       	mov	r10, r27
    1690:	b1 2c       	mov	r11, r1
    1692:	c1 2c       	mov	r12, r1
    1694:	d1 2c       	mov	r13, r1
    1696:	da 01       	movw	r26, r20
    1698:	c9 01       	movw	r24, r18
    169a:	8a 19       	sub	r24, r10
    169c:	9b 09       	sbc	r25, r11
    169e:	ac 09       	sbc	r26, r12
    16a0:	bd 09       	sbc	r27, r13
    16a2:	8d ab       	std	Y+53, r24	; 0x35
    16a4:	9e ab       	std	Y+54, r25	; 0x36
    16a6:	af ab       	std	Y+55, r26	; 0x37
    16a8:	b8 af       	std	Y+56, r27	; 0x38
    16aa:	e9 8a       	std	Y+17, r14	; 0x11
    16ac:	fa 8a       	std	Y+18, r15	; 0x12
    16ae:	0b 8b       	std	Y+19, r16	; 0x13
    16b0:	1c 8b       	std	Y+20, r17	; 0x14
    16b2:	6d a8       	ldd	r6, Y+53	; 0x35
    16b4:	7e a8       	ldd	r7, Y+54	; 0x36
    16b6:	8f a8       	ldd	r8, Y+55	; 0x37
    16b8:	98 ac       	ldd	r9, Y+56	; 0x38
    16ba:	6d 8a       	std	Y+21, r6	; 0x15
    16bc:	7e 8a       	std	Y+22, r7	; 0x16
    16be:	8f 8a       	std	Y+23, r8	; 0x17
    16c0:	98 8e       	std	Y+24, r9	; 0x18
    16c2:	2e 2d       	mov	r18, r14
    16c4:	3a 89       	ldd	r19, Y+18	; 0x12
    16c6:	4b 89       	ldd	r20, Y+19	; 0x13
    16c8:	5c 89       	ldd	r21, Y+20	; 0x14
    16ca:	6d a9       	ldd	r22, Y+53	; 0x35
    16cc:	6a c2       	rjmp	.+1236   	; 0x1ba2 <__umoddi3+0xcd0>
    16ce:	67 96       	adiw	r28, 0x17	; 23
    16d0:	8f af       	std	Y+63, r24	; 0x3f
    16d2:	67 97       	sbiw	r28, 0x17	; 23
    16d4:	a6 01       	movw	r20, r12
    16d6:	95 01       	movw	r18, r10
    16d8:	08 2e       	mov	r0, r24
    16da:	04 c0       	rjmp	.+8      	; 0x16e4 <__umoddi3+0x812>
    16dc:	22 0f       	add	r18, r18
    16de:	33 1f       	adc	r19, r19
    16e0:	44 1f       	adc	r20, r20
    16e2:	55 1f       	adc	r21, r21
    16e4:	0a 94       	dec	r0
    16e6:	d2 f7       	brpl	.-12     	; 0x16dc <__umoddi3+0x80a>
    16e8:	a0 e2       	ldi	r26, 0x20	; 32
    16ea:	aa 2e       	mov	r10, r26
    16ec:	a8 1a       	sub	r10, r24
    16ee:	66 96       	adiw	r28, 0x16	; 22
    16f0:	af ae       	std	Y+63, r10	; 0x3f
    16f2:	66 97       	sbiw	r28, 0x16	; 22
    16f4:	d2 01       	movw	r26, r4
    16f6:	c1 01       	movw	r24, r2
    16f8:	04 c0       	rjmp	.+8      	; 0x1702 <__umoddi3+0x830>
    16fa:	b6 95       	lsr	r27
    16fc:	a7 95       	ror	r26
    16fe:	97 95       	ror	r25
    1700:	87 95       	ror	r24
    1702:	aa 94       	dec	r10
    1704:	d2 f7       	brpl	.-12     	; 0x16fa <__umoddi3+0x828>
    1706:	6c 01       	movw	r12, r24
    1708:	7d 01       	movw	r14, r26
    170a:	c2 2a       	or	r12, r18
    170c:	d3 2a       	or	r13, r19
    170e:	e4 2a       	or	r14, r20
    1710:	f5 2a       	or	r15, r21
    1712:	c9 a6       	std	Y+41, r12	; 0x29
    1714:	da a6       	std	Y+42, r13	; 0x2a
    1716:	eb a6       	std	Y+43, r14	; 0x2b
    1718:	fc a6       	std	Y+44, r15	; 0x2c
    171a:	82 01       	movw	r16, r4
    171c:	71 01       	movw	r14, r2
    171e:	67 96       	adiw	r28, 0x17	; 23
    1720:	0f ac       	ldd	r0, Y+63	; 0x3f
    1722:	67 97       	sbiw	r28, 0x17	; 23
    1724:	04 c0       	rjmp	.+8      	; 0x172e <__umoddi3+0x85c>
    1726:	ee 0c       	add	r14, r14
    1728:	ff 1c       	adc	r15, r15
    172a:	00 1f       	adc	r16, r16
    172c:	11 1f       	adc	r17, r17
    172e:	0a 94       	dec	r0
    1730:	d2 f7       	brpl	.-12     	; 0x1726 <__umoddi3+0x854>
    1732:	ed a2       	std	Y+37, r14	; 0x25
    1734:	fe a2       	std	Y+38, r15	; 0x26
    1736:	0f a3       	std	Y+39, r16	; 0x27
    1738:	18 a7       	std	Y+40, r17	; 0x28
    173a:	64 01       	movw	r12, r8
    173c:	53 01       	movw	r10, r6
    173e:	66 96       	adiw	r28, 0x16	; 22
    1740:	0f ac       	ldd	r0, Y+63	; 0x3f
    1742:	66 97       	sbiw	r28, 0x16	; 22
    1744:	04 c0       	rjmp	.+8      	; 0x174e <__umoddi3+0x87c>
    1746:	d6 94       	lsr	r13
    1748:	c7 94       	ror	r12
    174a:	b7 94       	ror	r11
    174c:	a7 94       	ror	r10
    174e:	0a 94       	dec	r0
    1750:	d2 f7       	brpl	.-12     	; 0x1746 <__umoddi3+0x874>
    1752:	a4 01       	movw	r20, r8
    1754:	93 01       	movw	r18, r6
    1756:	67 96       	adiw	r28, 0x17	; 23
    1758:	0f ac       	ldd	r0, Y+63	; 0x3f
    175a:	67 97       	sbiw	r28, 0x17	; 23
    175c:	04 c0       	rjmp	.+8      	; 0x1766 <__umoddi3+0x894>
    175e:	22 0f       	add	r18, r18
    1760:	33 1f       	adc	r19, r19
    1762:	44 1f       	adc	r20, r20
    1764:	55 1f       	adc	r21, r21
    1766:	0a 94       	dec	r0
    1768:	d2 f7       	brpl	.-12     	; 0x175e <__umoddi3+0x88c>
    176a:	6c 96       	adiw	r28, 0x1c	; 28
    176c:	8c ad       	ldd	r24, Y+60	; 0x3c
    176e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1770:	ae ad       	ldd	r26, Y+62	; 0x3e
    1772:	bf ad       	ldd	r27, Y+63	; 0x3f
    1774:	6c 97       	sbiw	r28, 0x1c	; 28
    1776:	66 96       	adiw	r28, 0x16	; 22
    1778:	0f ac       	ldd	r0, Y+63	; 0x3f
    177a:	66 97       	sbiw	r28, 0x16	; 22
    177c:	04 c0       	rjmp	.+8      	; 0x1786 <__umoddi3+0x8b4>
    177e:	b6 95       	lsr	r27
    1780:	a7 95       	ror	r26
    1782:	97 95       	ror	r25
    1784:	87 95       	ror	r24
    1786:	0a 94       	dec	r0
    1788:	d2 f7       	brpl	.-12     	; 0x177e <__umoddi3+0x8ac>
    178a:	3c 01       	movw	r6, r24
    178c:	4d 01       	movw	r8, r26
    178e:	62 2a       	or	r6, r18
    1790:	73 2a       	or	r7, r19
    1792:	84 2a       	or	r8, r20
    1794:	95 2a       	or	r9, r21
    1796:	69 a2       	std	Y+33, r6	; 0x21
    1798:	7a a2       	std	Y+34, r7	; 0x22
    179a:	8b a2       	std	Y+35, r8	; 0x23
    179c:	9c a2       	std	Y+36, r9	; 0x24
    179e:	6c 96       	adiw	r28, 0x1c	; 28
    17a0:	ec ac       	ldd	r14, Y+60	; 0x3c
    17a2:	fd ac       	ldd	r15, Y+61	; 0x3d
    17a4:	0e ad       	ldd	r16, Y+62	; 0x3e
    17a6:	1f ad       	ldd	r17, Y+63	; 0x3f
    17a8:	6c 97       	sbiw	r28, 0x1c	; 28
    17aa:	67 96       	adiw	r28, 0x17	; 23
    17ac:	0f ac       	ldd	r0, Y+63	; 0x3f
    17ae:	67 97       	sbiw	r28, 0x17	; 23
    17b0:	04 c0       	rjmp	.+8      	; 0x17ba <__umoddi3+0x8e8>
    17b2:	ee 0c       	add	r14, r14
    17b4:	ff 1c       	adc	r15, r15
    17b6:	00 1f       	adc	r16, r16
    17b8:	11 1f       	adc	r17, r17
    17ba:	0a 94       	dec	r0
    17bc:	d2 f7       	brpl	.-12     	; 0x17b2 <__umoddi3+0x8e0>
    17be:	ed 8e       	std	Y+29, r14	; 0x1d
    17c0:	fe 8e       	std	Y+30, r15	; 0x1e
    17c2:	0f 8f       	std	Y+31, r16	; 0x1f
    17c4:	18 a3       	std	Y+32, r17	; 0x20
    17c6:	49 a5       	ldd	r20, Y+41	; 0x29
    17c8:	5a a5       	ldd	r21, Y+42	; 0x2a
    17ca:	6b a5       	ldd	r22, Y+43	; 0x2b
    17cc:	7c a5       	ldd	r23, Y+44	; 0x2c
    17ce:	3b 01       	movw	r6, r22
    17d0:	88 24       	eor	r8, r8
    17d2:	99 24       	eor	r9, r9
    17d4:	60 70       	andi	r22, 0x00	; 0
    17d6:	70 70       	andi	r23, 0x00	; 0
    17d8:	2d 96       	adiw	r28, 0x0d	; 13
    17da:	4c af       	std	Y+60, r20	; 0x3c
    17dc:	5d af       	std	Y+61, r21	; 0x3d
    17de:	6e af       	std	Y+62, r22	; 0x3e
    17e0:	7f af       	std	Y+63, r23	; 0x3f
    17e2:	2d 97       	sbiw	r28, 0x0d	; 13
    17e4:	c6 01       	movw	r24, r12
    17e6:	b5 01       	movw	r22, r10
    17e8:	a4 01       	movw	r20, r8
    17ea:	93 01       	movw	r18, r6
    17ec:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    17f0:	7b 01       	movw	r14, r22
    17f2:	8c 01       	movw	r16, r24
    17f4:	c6 01       	movw	r24, r12
    17f6:	b5 01       	movw	r22, r10
    17f8:	a4 01       	movw	r20, r8
    17fa:	93 01       	movw	r18, r6
    17fc:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    1800:	c9 01       	movw	r24, r18
    1802:	da 01       	movw	r26, r20
    1804:	1c 01       	movw	r2, r24
    1806:	2d 01       	movw	r4, r26
    1808:	c2 01       	movw	r24, r4
    180a:	b1 01       	movw	r22, r2
    180c:	2d 96       	adiw	r28, 0x0d	; 13
    180e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1810:	3d ad       	ldd	r19, Y+61	; 0x3d
    1812:	4e ad       	ldd	r20, Y+62	; 0x3e
    1814:	5f ad       	ldd	r21, Y+63	; 0x3f
    1816:	2d 97       	sbiw	r28, 0x0d	; 13
    1818:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
    181c:	9b 01       	movw	r18, r22
    181e:	ac 01       	movw	r20, r24
    1820:	87 01       	movw	r16, r14
    1822:	ff 24       	eor	r15, r15
    1824:	ee 24       	eor	r14, r14
    1826:	a9 a0       	ldd	r10, Y+33	; 0x21
    1828:	ba a0       	ldd	r11, Y+34	; 0x22
    182a:	cb a0       	ldd	r12, Y+35	; 0x23
    182c:	dc a0       	ldd	r13, Y+36	; 0x24
    182e:	c6 01       	movw	r24, r12
    1830:	aa 27       	eor	r26, r26
    1832:	bb 27       	eor	r27, r27
    1834:	57 01       	movw	r10, r14
    1836:	68 01       	movw	r12, r16
    1838:	a8 2a       	or	r10, r24
    183a:	b9 2a       	or	r11, r25
    183c:	ca 2a       	or	r12, r26
    183e:	db 2a       	or	r13, r27
    1840:	a2 16       	cp	r10, r18
    1842:	b3 06       	cpc	r11, r19
    1844:	c4 06       	cpc	r12, r20
    1846:	d5 06       	cpc	r13, r21
    1848:	00 f5       	brcc	.+64     	; 0x188a <__umoddi3+0x9b8>
    184a:	08 94       	sec
    184c:	21 08       	sbc	r2, r1
    184e:	31 08       	sbc	r3, r1
    1850:	41 08       	sbc	r4, r1
    1852:	51 08       	sbc	r5, r1
    1854:	e9 a4       	ldd	r14, Y+41	; 0x29
    1856:	fa a4       	ldd	r15, Y+42	; 0x2a
    1858:	0b a5       	ldd	r16, Y+43	; 0x2b
    185a:	1c a5       	ldd	r17, Y+44	; 0x2c
    185c:	ae 0c       	add	r10, r14
    185e:	bf 1c       	adc	r11, r15
    1860:	c0 1e       	adc	r12, r16
    1862:	d1 1e       	adc	r13, r17
    1864:	ae 14       	cp	r10, r14
    1866:	bf 04       	cpc	r11, r15
    1868:	c0 06       	cpc	r12, r16
    186a:	d1 06       	cpc	r13, r17
    186c:	70 f0       	brcs	.+28     	; 0x188a <__umoddi3+0x9b8>
    186e:	a2 16       	cp	r10, r18
    1870:	b3 06       	cpc	r11, r19
    1872:	c4 06       	cpc	r12, r20
    1874:	d5 06       	cpc	r13, r21
    1876:	48 f4       	brcc	.+18     	; 0x188a <__umoddi3+0x9b8>
    1878:	08 94       	sec
    187a:	21 08       	sbc	r2, r1
    187c:	31 08       	sbc	r3, r1
    187e:	41 08       	sbc	r4, r1
    1880:	51 08       	sbc	r5, r1
    1882:	ae 0c       	add	r10, r14
    1884:	bf 1c       	adc	r11, r15
    1886:	c0 1e       	adc	r12, r16
    1888:	d1 1e       	adc	r13, r17
    188a:	a2 1a       	sub	r10, r18
    188c:	b3 0a       	sbc	r11, r19
    188e:	c4 0a       	sbc	r12, r20
    1890:	d5 0a       	sbc	r13, r21
    1892:	c6 01       	movw	r24, r12
    1894:	b5 01       	movw	r22, r10
    1896:	a4 01       	movw	r20, r8
    1898:	93 01       	movw	r18, r6
    189a:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    189e:	7b 01       	movw	r14, r22
    18a0:	8c 01       	movw	r16, r24
    18a2:	c6 01       	movw	r24, r12
    18a4:	b5 01       	movw	r22, r10
    18a6:	a4 01       	movw	r20, r8
    18a8:	93 01       	movw	r18, r6
    18aa:	0e 94 dc 29 	call	0x53b8	; 0x53b8 <__udivmodsi4>
    18ae:	c9 01       	movw	r24, r18
    18b0:	da 01       	movw	r26, r20
    18b2:	3c 01       	movw	r6, r24
    18b4:	4d 01       	movw	r8, r26
    18b6:	c4 01       	movw	r24, r8
    18b8:	b3 01       	movw	r22, r6
    18ba:	2d 96       	adiw	r28, 0x0d	; 13
    18bc:	2c ad       	ldd	r18, Y+60	; 0x3c
    18be:	3d ad       	ldd	r19, Y+61	; 0x3d
    18c0:	4e ad       	ldd	r20, Y+62	; 0x3e
    18c2:	5f ad       	ldd	r21, Y+63	; 0x3f
    18c4:	2d 97       	sbiw	r28, 0x0d	; 13
    18c6:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
    18ca:	9b 01       	movw	r18, r22
    18cc:	ac 01       	movw	r20, r24
    18ce:	87 01       	movw	r16, r14
    18d0:	ff 24       	eor	r15, r15
    18d2:	ee 24       	eor	r14, r14
    18d4:	89 a1       	ldd	r24, Y+33	; 0x21
    18d6:	9a a1       	ldd	r25, Y+34	; 0x22
    18d8:	ab a1       	ldd	r26, Y+35	; 0x23
    18da:	bc a1       	ldd	r27, Y+36	; 0x24
    18dc:	a0 70       	andi	r26, 0x00	; 0
    18de:	b0 70       	andi	r27, 0x00	; 0
    18e0:	57 01       	movw	r10, r14
    18e2:	68 01       	movw	r12, r16
    18e4:	a8 2a       	or	r10, r24
    18e6:	b9 2a       	or	r11, r25
    18e8:	ca 2a       	or	r12, r26
    18ea:	db 2a       	or	r13, r27
    18ec:	a2 16       	cp	r10, r18
    18ee:	b3 06       	cpc	r11, r19
    18f0:	c4 06       	cpc	r12, r20
    18f2:	d5 06       	cpc	r13, r21
    18f4:	00 f5       	brcc	.+64     	; 0x1936 <__umoddi3+0xa64>
    18f6:	08 94       	sec
    18f8:	61 08       	sbc	r6, r1
    18fa:	71 08       	sbc	r7, r1
    18fc:	81 08       	sbc	r8, r1
    18fe:	91 08       	sbc	r9, r1
    1900:	69 a5       	ldd	r22, Y+41	; 0x29
    1902:	7a a5       	ldd	r23, Y+42	; 0x2a
    1904:	8b a5       	ldd	r24, Y+43	; 0x2b
    1906:	9c a5       	ldd	r25, Y+44	; 0x2c
    1908:	a6 0e       	add	r10, r22
    190a:	b7 1e       	adc	r11, r23
    190c:	c8 1e       	adc	r12, r24
    190e:	d9 1e       	adc	r13, r25
    1910:	a6 16       	cp	r10, r22
    1912:	b7 06       	cpc	r11, r23
    1914:	c8 06       	cpc	r12, r24
    1916:	d9 06       	cpc	r13, r25
    1918:	70 f0       	brcs	.+28     	; 0x1936 <__umoddi3+0xa64>
    191a:	a2 16       	cp	r10, r18
    191c:	b3 06       	cpc	r11, r19
    191e:	c4 06       	cpc	r12, r20
    1920:	d5 06       	cpc	r13, r21
    1922:	48 f4       	brcc	.+18     	; 0x1936 <__umoddi3+0xa64>
    1924:	08 94       	sec
    1926:	61 08       	sbc	r6, r1
    1928:	71 08       	sbc	r7, r1
    192a:	81 08       	sbc	r8, r1
    192c:	91 08       	sbc	r9, r1
    192e:	a6 0e       	add	r10, r22
    1930:	b7 1e       	adc	r11, r23
    1932:	c8 1e       	adc	r12, r24
    1934:	d9 1e       	adc	r13, r25
    1936:	d6 01       	movw	r26, r12
    1938:	c5 01       	movw	r24, r10
    193a:	82 1b       	sub	r24, r18
    193c:	93 0b       	sbc	r25, r19
    193e:	a4 0b       	sbc	r26, r20
    1940:	b5 0b       	sbc	r27, r21
    1942:	89 8f       	std	Y+25, r24	; 0x19
    1944:	9a 8f       	std	Y+26, r25	; 0x1a
    1946:	ab 8f       	std	Y+27, r26	; 0x1b
    1948:	bc 8f       	std	Y+28, r27	; 0x1c
    194a:	d1 01       	movw	r26, r2
    194c:	99 27       	eor	r25, r25
    194e:	88 27       	eor	r24, r24
    1950:	84 01       	movw	r16, r8
    1952:	73 01       	movw	r14, r6
    1954:	e8 2a       	or	r14, r24
    1956:	f9 2a       	or	r15, r25
    1958:	0a 2b       	or	r16, r26
    195a:	1b 2b       	or	r17, r27
    195c:	4f ef       	ldi	r20, 0xFF	; 255
    195e:	a4 2e       	mov	r10, r20
    1960:	4f ef       	ldi	r20, 0xFF	; 255
    1962:	b4 2e       	mov	r11, r20
    1964:	c1 2c       	mov	r12, r1
    1966:	d1 2c       	mov	r13, r1
    1968:	ae 20       	and	r10, r14
    196a:	bf 20       	and	r11, r15
    196c:	c0 22       	and	r12, r16
    196e:	d1 22       	and	r13, r17
    1970:	78 01       	movw	r14, r16
    1972:	00 27       	eor	r16, r16
    1974:	11 27       	eor	r17, r17
    1976:	6d a0       	ldd	r6, Y+37	; 0x25
    1978:	7e a0       	ldd	r7, Y+38	; 0x26
    197a:	8f a0       	ldd	r8, Y+39	; 0x27
    197c:	98 a4       	ldd	r9, Y+40	; 0x28
    197e:	4f ef       	ldi	r20, 0xFF	; 255
    1980:	5f ef       	ldi	r21, 0xFF	; 255
    1982:	60 e0       	ldi	r22, 0x00	; 0
    1984:	70 e0       	ldi	r23, 0x00	; 0
    1986:	64 22       	and	r6, r20
    1988:	75 22       	and	r7, r21
    198a:	86 22       	and	r8, r22
    198c:	97 22       	and	r9, r23
    198e:	8d a1       	ldd	r24, Y+37	; 0x25
    1990:	9e a1       	ldd	r25, Y+38	; 0x26
    1992:	af a1       	ldd	r26, Y+39	; 0x27
    1994:	b8 a5       	ldd	r27, Y+40	; 0x28
    1996:	bd 01       	movw	r22, r26
    1998:	88 27       	eor	r24, r24
    199a:	99 27       	eor	r25, r25
    199c:	65 96       	adiw	r28, 0x15	; 21
    199e:	6c af       	std	Y+60, r22	; 0x3c
    19a0:	7d af       	std	Y+61, r23	; 0x3d
    19a2:	8e af       	std	Y+62, r24	; 0x3e
    19a4:	9f af       	std	Y+63, r25	; 0x3f
    19a6:	65 97       	sbiw	r28, 0x15	; 21
    19a8:	c6 01       	movw	r24, r12
    19aa:	b5 01       	movw	r22, r10
    19ac:	a4 01       	movw	r20, r8
    19ae:	93 01       	movw	r18, r6
    19b0:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
    19b4:	61 96       	adiw	r28, 0x11	; 17
    19b6:	6c af       	std	Y+60, r22	; 0x3c
    19b8:	7d af       	std	Y+61, r23	; 0x3d
    19ba:	8e af       	std	Y+62, r24	; 0x3e
    19bc:	9f af       	std	Y+63, r25	; 0x3f
    19be:	61 97       	sbiw	r28, 0x11	; 17
    19c0:	c6 01       	movw	r24, r12
    19c2:	b5 01       	movw	r22, r10
    19c4:	65 96       	adiw	r28, 0x15	; 21
    19c6:	2c ad       	ldd	r18, Y+60	; 0x3c
    19c8:	3d ad       	ldd	r19, Y+61	; 0x3d
    19ca:	4e ad       	ldd	r20, Y+62	; 0x3e
    19cc:	5f ad       	ldd	r21, Y+63	; 0x3f
    19ce:	65 97       	sbiw	r28, 0x15	; 21
    19d0:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
    19d4:	1b 01       	movw	r2, r22
    19d6:	2c 01       	movw	r4, r24
    19d8:	c8 01       	movw	r24, r16
    19da:	b7 01       	movw	r22, r14
    19dc:	a4 01       	movw	r20, r8
    19de:	93 01       	movw	r18, r6
    19e0:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
    19e4:	5b 01       	movw	r10, r22
    19e6:	6c 01       	movw	r12, r24
    19e8:	c8 01       	movw	r24, r16
    19ea:	b7 01       	movw	r22, r14
    19ec:	65 96       	adiw	r28, 0x15	; 21
    19ee:	2c ad       	ldd	r18, Y+60	; 0x3c
    19f0:	3d ad       	ldd	r19, Y+61	; 0x3d
    19f2:	4e ad       	ldd	r20, Y+62	; 0x3e
    19f4:	5f ad       	ldd	r21, Y+63	; 0x3f
    19f6:	65 97       	sbiw	r28, 0x15	; 21
    19f8:	0e 94 bd 29 	call	0x537a	; 0x537a <__mulsi3>
    19fc:	7b 01       	movw	r14, r22
    19fe:	8c 01       	movw	r16, r24
    1a00:	a6 01       	movw	r20, r12
    1a02:	95 01       	movw	r18, r10
    1a04:	22 0d       	add	r18, r2
    1a06:	33 1d       	adc	r19, r3
    1a08:	44 1d       	adc	r20, r4
    1a0a:	55 1d       	adc	r21, r5
    1a0c:	61 96       	adiw	r28, 0x11	; 17
    1a0e:	6c ac       	ldd	r6, Y+60	; 0x3c
    1a10:	7d ac       	ldd	r7, Y+61	; 0x3d
    1a12:	8e ac       	ldd	r8, Y+62	; 0x3e
    1a14:	9f ac       	ldd	r9, Y+63	; 0x3f
    1a16:	61 97       	sbiw	r28, 0x11	; 17
    1a18:	c4 01       	movw	r24, r8
    1a1a:	aa 27       	eor	r26, r26
    1a1c:	bb 27       	eor	r27, r27
    1a1e:	28 0f       	add	r18, r24
    1a20:	39 1f       	adc	r19, r25
    1a22:	4a 1f       	adc	r20, r26
    1a24:	5b 1f       	adc	r21, r27
    1a26:	2a 15       	cp	r18, r10
    1a28:	3b 05       	cpc	r19, r11
    1a2a:	4c 05       	cpc	r20, r12
    1a2c:	5d 05       	cpc	r21, r13
    1a2e:	48 f4       	brcc	.+18     	; 0x1a42 <__umoddi3+0xb70>
    1a30:	81 2c       	mov	r8, r1
    1a32:	91 2c       	mov	r9, r1
    1a34:	e1 e0       	ldi	r30, 0x01	; 1
    1a36:	ae 2e       	mov	r10, r30
    1a38:	b1 2c       	mov	r11, r1
    1a3a:	e8 0c       	add	r14, r8
    1a3c:	f9 1c       	adc	r15, r9
    1a3e:	0a 1d       	adc	r16, r10
    1a40:	1b 1d       	adc	r17, r11
    1a42:	ca 01       	movw	r24, r20
    1a44:	aa 27       	eor	r26, r26
    1a46:	bb 27       	eor	r27, r27
    1a48:	57 01       	movw	r10, r14
    1a4a:	68 01       	movw	r12, r16
    1a4c:	a8 0e       	add	r10, r24
    1a4e:	b9 1e       	adc	r11, r25
    1a50:	ca 1e       	adc	r12, r26
    1a52:	db 1e       	adc	r13, r27
    1a54:	a9 01       	movw	r20, r18
    1a56:	33 27       	eor	r19, r19
    1a58:	22 27       	eor	r18, r18
    1a5a:	61 96       	adiw	r28, 0x11	; 17
    1a5c:	8c ad       	ldd	r24, Y+60	; 0x3c
    1a5e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1a60:	ae ad       	ldd	r26, Y+62	; 0x3e
    1a62:	bf ad       	ldd	r27, Y+63	; 0x3f
    1a64:	61 97       	sbiw	r28, 0x11	; 17
    1a66:	a0 70       	andi	r26, 0x00	; 0
    1a68:	b0 70       	andi	r27, 0x00	; 0
    1a6a:	28 0f       	add	r18, r24
    1a6c:	39 1f       	adc	r19, r25
    1a6e:	4a 1f       	adc	r20, r26
    1a70:	5b 1f       	adc	r21, r27
    1a72:	e9 8c       	ldd	r14, Y+25	; 0x19
    1a74:	fa 8c       	ldd	r15, Y+26	; 0x1a
    1a76:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1a78:	1c 8d       	ldd	r17, Y+28	; 0x1c
    1a7a:	ea 14       	cp	r14, r10
    1a7c:	fb 04       	cpc	r15, r11
    1a7e:	0c 05       	cpc	r16, r12
    1a80:	1d 05       	cpc	r17, r13
    1a82:	70 f0       	brcs	.+28     	; 0x1aa0 <__umoddi3+0xbce>
    1a84:	ae 14       	cp	r10, r14
    1a86:	bf 04       	cpc	r11, r15
    1a88:	c0 06       	cpc	r12, r16
    1a8a:	d1 06       	cpc	r13, r17
    1a8c:	69 f5       	brne	.+90     	; 0x1ae8 <__umoddi3+0xc16>
    1a8e:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1a90:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1a92:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a94:	98 a1       	ldd	r25, Y+32	; 0x20
    1a96:	62 17       	cp	r22, r18
    1a98:	73 07       	cpc	r23, r19
    1a9a:	84 07       	cpc	r24, r20
    1a9c:	95 07       	cpc	r25, r21
    1a9e:	20 f5       	brcc	.+72     	; 0x1ae8 <__umoddi3+0xc16>
    1aa0:	da 01       	movw	r26, r20
    1aa2:	c9 01       	movw	r24, r18
    1aa4:	6d a0       	ldd	r6, Y+37	; 0x25
    1aa6:	7e a0       	ldd	r7, Y+38	; 0x26
    1aa8:	8f a0       	ldd	r8, Y+39	; 0x27
    1aaa:	98 a4       	ldd	r9, Y+40	; 0x28
    1aac:	86 19       	sub	r24, r6
    1aae:	97 09       	sbc	r25, r7
    1ab0:	a8 09       	sbc	r26, r8
    1ab2:	b9 09       	sbc	r27, r9
    1ab4:	e9 a4       	ldd	r14, Y+41	; 0x29
    1ab6:	fa a4       	ldd	r15, Y+42	; 0x2a
    1ab8:	0b a5       	ldd	r16, Y+43	; 0x2b
    1aba:	1c a5       	ldd	r17, Y+44	; 0x2c
    1abc:	ae 18       	sub	r10, r14
    1abe:	bf 08       	sbc	r11, r15
    1ac0:	c0 0a       	sbc	r12, r16
    1ac2:	d1 0a       	sbc	r13, r17
    1ac4:	ee 24       	eor	r14, r14
    1ac6:	ff 24       	eor	r15, r15
    1ac8:	87 01       	movw	r16, r14
    1aca:	28 17       	cp	r18, r24
    1acc:	39 07       	cpc	r19, r25
    1ace:	4a 07       	cpc	r20, r26
    1ad0:	5b 07       	cpc	r21, r27
    1ad2:	28 f4       	brcc	.+10     	; 0x1ade <__umoddi3+0xc0c>
    1ad4:	21 e0       	ldi	r18, 0x01	; 1
    1ad6:	e2 2e       	mov	r14, r18
    1ad8:	f1 2c       	mov	r15, r1
    1ada:	01 2d       	mov	r16, r1
    1adc:	11 2d       	mov	r17, r1
    1ade:	ae 18       	sub	r10, r14
    1ae0:	bf 08       	sbc	r11, r15
    1ae2:	c0 0a       	sbc	r12, r16
    1ae4:	d1 0a       	sbc	r13, r17
    1ae6:	02 c0       	rjmp	.+4      	; 0x1aec <__umoddi3+0xc1a>
    1ae8:	da 01       	movw	r26, r20
    1aea:	c9 01       	movw	r24, r18
    1aec:	6d 8c       	ldd	r6, Y+29	; 0x1d
    1aee:	7e 8c       	ldd	r7, Y+30	; 0x1e
    1af0:	8f 8c       	ldd	r8, Y+31	; 0x1f
    1af2:	98 a0       	ldd	r9, Y+32	; 0x20
    1af4:	68 1a       	sub	r6, r24
    1af6:	79 0a       	sbc	r7, r25
    1af8:	8a 0a       	sbc	r8, r26
    1afa:	9b 0a       	sbc	r9, r27
    1afc:	49 8d       	ldd	r20, Y+25	; 0x19
    1afe:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1b00:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1b02:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1b04:	4a 19       	sub	r20, r10
    1b06:	5b 09       	sbc	r21, r11
    1b08:	6c 09       	sbc	r22, r12
    1b0a:	7d 09       	sbc	r23, r13
    1b0c:	5a 01       	movw	r10, r20
    1b0e:	6b 01       	movw	r12, r22
    1b10:	22 24       	eor	r2, r2
    1b12:	33 24       	eor	r3, r3
    1b14:	21 01       	movw	r4, r2
    1b16:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1b18:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1b1a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b1c:	98 a1       	ldd	r25, Y+32	; 0x20
    1b1e:	66 15       	cp	r22, r6
    1b20:	77 05       	cpc	r23, r7
    1b22:	88 05       	cpc	r24, r8
    1b24:	99 05       	cpc	r25, r9
    1b26:	28 f4       	brcc	.+10     	; 0x1b32 <__umoddi3+0xc60>
    1b28:	81 e0       	ldi	r24, 0x01	; 1
    1b2a:	28 2e       	mov	r2, r24
    1b2c:	31 2c       	mov	r3, r1
    1b2e:	41 2c       	mov	r4, r1
    1b30:	51 2c       	mov	r5, r1
    1b32:	86 01       	movw	r16, r12
    1b34:	75 01       	movw	r14, r10
    1b36:	e2 18       	sub	r14, r2
    1b38:	f3 08       	sbc	r15, r3
    1b3a:	04 09       	sbc	r16, r4
    1b3c:	15 09       	sbc	r17, r5
    1b3e:	a8 01       	movw	r20, r16
    1b40:	97 01       	movw	r18, r14
    1b42:	66 96       	adiw	r28, 0x16	; 22
    1b44:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b46:	66 97       	sbiw	r28, 0x16	; 22
    1b48:	04 c0       	rjmp	.+8      	; 0x1b52 <__umoddi3+0xc80>
    1b4a:	22 0f       	add	r18, r18
    1b4c:	33 1f       	adc	r19, r19
    1b4e:	44 1f       	adc	r20, r20
    1b50:	55 1f       	adc	r21, r21
    1b52:	0a 94       	dec	r0
    1b54:	d2 f7       	brpl	.-12     	; 0x1b4a <__umoddi3+0xc78>
    1b56:	d4 01       	movw	r26, r8
    1b58:	c3 01       	movw	r24, r6
    1b5a:	67 96       	adiw	r28, 0x17	; 23
    1b5c:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b5e:	67 97       	sbiw	r28, 0x17	; 23
    1b60:	04 c0       	rjmp	.+8      	; 0x1b6a <__umoddi3+0xc98>
    1b62:	b6 95       	lsr	r27
    1b64:	a7 95       	ror	r26
    1b66:	97 95       	ror	r25
    1b68:	87 95       	ror	r24
    1b6a:	0a 94       	dec	r0
    1b6c:	d2 f7       	brpl	.-12     	; 0x1b62 <__umoddi3+0xc90>
    1b6e:	28 2b       	or	r18, r24
    1b70:	39 2b       	or	r19, r25
    1b72:	4a 2b       	or	r20, r26
    1b74:	5b 2b       	or	r21, r27
    1b76:	29 8b       	std	Y+17, r18	; 0x11
    1b78:	3a 8b       	std	Y+18, r19	; 0x12
    1b7a:	4b 8b       	std	Y+19, r20	; 0x13
    1b7c:	5c 8b       	std	Y+20, r21	; 0x14
    1b7e:	67 96       	adiw	r28, 0x17	; 23
    1b80:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b82:	67 97       	sbiw	r28, 0x17	; 23
    1b84:	04 c0       	rjmp	.+8      	; 0x1b8e <__umoddi3+0xcbc>
    1b86:	16 95       	lsr	r17
    1b88:	07 95       	ror	r16
    1b8a:	f7 94       	ror	r15
    1b8c:	e7 94       	ror	r14
    1b8e:	0a 94       	dec	r0
    1b90:	d2 f7       	brpl	.-12     	; 0x1b86 <__umoddi3+0xcb4>
    1b92:	ed 8a       	std	Y+21, r14	; 0x15
    1b94:	fe 8a       	std	Y+22, r15	; 0x16
    1b96:	0f 8b       	std	Y+23, r16	; 0x17
    1b98:	18 8f       	std	Y+24, r17	; 0x18
    1b9a:	3a 89       	ldd	r19, Y+18	; 0x12
    1b9c:	4b 89       	ldd	r20, Y+19	; 0x13
    1b9e:	5c 89       	ldd	r21, Y+20	; 0x14
    1ba0:	6e 2d       	mov	r22, r14
    1ba2:	7e 89       	ldd	r23, Y+22	; 0x16
    1ba4:	8f 89       	ldd	r24, Y+23	; 0x17
    1ba6:	98 8d       	ldd	r25, Y+24	; 0x18
    1ba8:	c5 5a       	subi	r28, 0xA5	; 165
    1baa:	df 4f       	sbci	r29, 0xFF	; 255
    1bac:	e2 e1       	ldi	r30, 0x12	; 18
    1bae:	0c 94 1a 2a 	jmp	0x5434	; 0x5434 <__epilogue_restores__>

00001bb2 <_fpadd_parts>:
    1bb2:	a0 e0       	ldi	r26, 0x00	; 0
    1bb4:	b0 e0       	ldi	r27, 0x00	; 0
    1bb6:	ef ed       	ldi	r30, 0xDF	; 223
    1bb8:	fd e0       	ldi	r31, 0x0D	; 13
    1bba:	0c 94 fe 29 	jmp	0x53fc	; 0x53fc <__prologue_saves__>
    1bbe:	dc 01       	movw	r26, r24
    1bc0:	2b 01       	movw	r4, r22
    1bc2:	fa 01       	movw	r30, r20
    1bc4:	9c 91       	ld	r25, X
    1bc6:	92 30       	cpi	r25, 0x02	; 2
    1bc8:	08 f4       	brcc	.+2      	; 0x1bcc <_fpadd_parts+0x1a>
    1bca:	39 c1       	rjmp	.+626    	; 0x1e3e <_fpadd_parts+0x28c>
    1bcc:	eb 01       	movw	r28, r22
    1bce:	88 81       	ld	r24, Y
    1bd0:	82 30       	cpi	r24, 0x02	; 2
    1bd2:	08 f4       	brcc	.+2      	; 0x1bd6 <_fpadd_parts+0x24>
    1bd4:	33 c1       	rjmp	.+614    	; 0x1e3c <_fpadd_parts+0x28a>
    1bd6:	94 30       	cpi	r25, 0x04	; 4
    1bd8:	69 f4       	brne	.+26     	; 0x1bf4 <_fpadd_parts+0x42>
    1bda:	84 30       	cpi	r24, 0x04	; 4
    1bdc:	09 f0       	breq	.+2      	; 0x1be0 <_fpadd_parts+0x2e>
    1bde:	2f c1       	rjmp	.+606    	; 0x1e3e <_fpadd_parts+0x28c>
    1be0:	11 96       	adiw	r26, 0x01	; 1
    1be2:	9c 91       	ld	r25, X
    1be4:	11 97       	sbiw	r26, 0x01	; 1
    1be6:	89 81       	ldd	r24, Y+1	; 0x01
    1be8:	98 17       	cp	r25, r24
    1bea:	09 f4       	brne	.+2      	; 0x1bee <_fpadd_parts+0x3c>
    1bec:	28 c1       	rjmp	.+592    	; 0x1e3e <_fpadd_parts+0x28c>
    1bee:	a0 e6       	ldi	r26, 0x60	; 96
    1bf0:	b0 e0       	ldi	r27, 0x00	; 0
    1bf2:	25 c1       	rjmp	.+586    	; 0x1e3e <_fpadd_parts+0x28c>
    1bf4:	84 30       	cpi	r24, 0x04	; 4
    1bf6:	09 f4       	brne	.+2      	; 0x1bfa <_fpadd_parts+0x48>
    1bf8:	21 c1       	rjmp	.+578    	; 0x1e3c <_fpadd_parts+0x28a>
    1bfa:	82 30       	cpi	r24, 0x02	; 2
    1bfc:	a9 f4       	brne	.+42     	; 0x1c28 <_fpadd_parts+0x76>
    1bfe:	92 30       	cpi	r25, 0x02	; 2
    1c00:	09 f0       	breq	.+2      	; 0x1c04 <_fpadd_parts+0x52>
    1c02:	1d c1       	rjmp	.+570    	; 0x1e3e <_fpadd_parts+0x28c>
    1c04:	9a 01       	movw	r18, r20
    1c06:	ad 01       	movw	r20, r26
    1c08:	88 e0       	ldi	r24, 0x08	; 8
    1c0a:	ea 01       	movw	r28, r20
    1c0c:	09 90       	ld	r0, Y+
    1c0e:	ae 01       	movw	r20, r28
    1c10:	e9 01       	movw	r28, r18
    1c12:	09 92       	st	Y+, r0
    1c14:	9e 01       	movw	r18, r28
    1c16:	81 50       	subi	r24, 0x01	; 1
    1c18:	c1 f7       	brne	.-16     	; 0x1c0a <_fpadd_parts+0x58>
    1c1a:	e2 01       	movw	r28, r4
    1c1c:	89 81       	ldd	r24, Y+1	; 0x01
    1c1e:	11 96       	adiw	r26, 0x01	; 1
    1c20:	9c 91       	ld	r25, X
    1c22:	89 23       	and	r24, r25
    1c24:	81 83       	std	Z+1, r24	; 0x01
    1c26:	08 c1       	rjmp	.+528    	; 0x1e38 <_fpadd_parts+0x286>
    1c28:	92 30       	cpi	r25, 0x02	; 2
    1c2a:	09 f4       	brne	.+2      	; 0x1c2e <_fpadd_parts+0x7c>
    1c2c:	07 c1       	rjmp	.+526    	; 0x1e3c <_fpadd_parts+0x28a>
    1c2e:	12 96       	adiw	r26, 0x02	; 2
    1c30:	2d 90       	ld	r2, X+
    1c32:	3c 90       	ld	r3, X
    1c34:	13 97       	sbiw	r26, 0x03	; 3
    1c36:	eb 01       	movw	r28, r22
    1c38:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3a:	9b 81       	ldd	r25, Y+3	; 0x03
    1c3c:	14 96       	adiw	r26, 0x04	; 4
    1c3e:	ad 90       	ld	r10, X+
    1c40:	bd 90       	ld	r11, X+
    1c42:	cd 90       	ld	r12, X+
    1c44:	dc 90       	ld	r13, X
    1c46:	17 97       	sbiw	r26, 0x07	; 7
    1c48:	ec 80       	ldd	r14, Y+4	; 0x04
    1c4a:	fd 80       	ldd	r15, Y+5	; 0x05
    1c4c:	0e 81       	ldd	r16, Y+6	; 0x06
    1c4e:	1f 81       	ldd	r17, Y+7	; 0x07
    1c50:	91 01       	movw	r18, r2
    1c52:	28 1b       	sub	r18, r24
    1c54:	39 0b       	sbc	r19, r25
    1c56:	b9 01       	movw	r22, r18
    1c58:	37 ff       	sbrs	r19, 7
    1c5a:	04 c0       	rjmp	.+8      	; 0x1c64 <_fpadd_parts+0xb2>
    1c5c:	66 27       	eor	r22, r22
    1c5e:	77 27       	eor	r23, r23
    1c60:	62 1b       	sub	r22, r18
    1c62:	73 0b       	sbc	r23, r19
    1c64:	60 32       	cpi	r22, 0x20	; 32
    1c66:	71 05       	cpc	r23, r1
    1c68:	0c f0       	brlt	.+2      	; 0x1c6c <_fpadd_parts+0xba>
    1c6a:	61 c0       	rjmp	.+194    	; 0x1d2e <_fpadd_parts+0x17c>
    1c6c:	12 16       	cp	r1, r18
    1c6e:	13 06       	cpc	r1, r19
    1c70:	6c f5       	brge	.+90     	; 0x1ccc <_fpadd_parts+0x11a>
    1c72:	37 01       	movw	r6, r14
    1c74:	48 01       	movw	r8, r16
    1c76:	06 2e       	mov	r0, r22
    1c78:	04 c0       	rjmp	.+8      	; 0x1c82 <_fpadd_parts+0xd0>
    1c7a:	96 94       	lsr	r9
    1c7c:	87 94       	ror	r8
    1c7e:	77 94       	ror	r7
    1c80:	67 94       	ror	r6
    1c82:	0a 94       	dec	r0
    1c84:	d2 f7       	brpl	.-12     	; 0x1c7a <_fpadd_parts+0xc8>
    1c86:	21 e0       	ldi	r18, 0x01	; 1
    1c88:	30 e0       	ldi	r19, 0x00	; 0
    1c8a:	40 e0       	ldi	r20, 0x00	; 0
    1c8c:	50 e0       	ldi	r21, 0x00	; 0
    1c8e:	04 c0       	rjmp	.+8      	; 0x1c98 <_fpadd_parts+0xe6>
    1c90:	22 0f       	add	r18, r18
    1c92:	33 1f       	adc	r19, r19
    1c94:	44 1f       	adc	r20, r20
    1c96:	55 1f       	adc	r21, r21
    1c98:	6a 95       	dec	r22
    1c9a:	d2 f7       	brpl	.-12     	; 0x1c90 <_fpadd_parts+0xde>
    1c9c:	21 50       	subi	r18, 0x01	; 1
    1c9e:	30 40       	sbci	r19, 0x00	; 0
    1ca0:	40 40       	sbci	r20, 0x00	; 0
    1ca2:	50 40       	sbci	r21, 0x00	; 0
    1ca4:	2e 21       	and	r18, r14
    1ca6:	3f 21       	and	r19, r15
    1ca8:	40 23       	and	r20, r16
    1caa:	51 23       	and	r21, r17
    1cac:	21 15       	cp	r18, r1
    1cae:	31 05       	cpc	r19, r1
    1cb0:	41 05       	cpc	r20, r1
    1cb2:	51 05       	cpc	r21, r1
    1cb4:	21 f0       	breq	.+8      	; 0x1cbe <_fpadd_parts+0x10c>
    1cb6:	21 e0       	ldi	r18, 0x01	; 1
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	40 e0       	ldi	r20, 0x00	; 0
    1cbc:	50 e0       	ldi	r21, 0x00	; 0
    1cbe:	79 01       	movw	r14, r18
    1cc0:	8a 01       	movw	r16, r20
    1cc2:	e6 28       	or	r14, r6
    1cc4:	f7 28       	or	r15, r7
    1cc6:	08 29       	or	r16, r8
    1cc8:	19 29       	or	r17, r9
    1cca:	3c c0       	rjmp	.+120    	; 0x1d44 <_fpadd_parts+0x192>
    1ccc:	23 2b       	or	r18, r19
    1cce:	d1 f1       	breq	.+116    	; 0x1d44 <_fpadd_parts+0x192>
    1cd0:	26 0e       	add	r2, r22
    1cd2:	37 1e       	adc	r3, r23
    1cd4:	35 01       	movw	r6, r10
    1cd6:	46 01       	movw	r8, r12
    1cd8:	06 2e       	mov	r0, r22
    1cda:	04 c0       	rjmp	.+8      	; 0x1ce4 <_fpadd_parts+0x132>
    1cdc:	96 94       	lsr	r9
    1cde:	87 94       	ror	r8
    1ce0:	77 94       	ror	r7
    1ce2:	67 94       	ror	r6
    1ce4:	0a 94       	dec	r0
    1ce6:	d2 f7       	brpl	.-12     	; 0x1cdc <_fpadd_parts+0x12a>
    1ce8:	21 e0       	ldi	r18, 0x01	; 1
    1cea:	30 e0       	ldi	r19, 0x00	; 0
    1cec:	40 e0       	ldi	r20, 0x00	; 0
    1cee:	50 e0       	ldi	r21, 0x00	; 0
    1cf0:	04 c0       	rjmp	.+8      	; 0x1cfa <_fpadd_parts+0x148>
    1cf2:	22 0f       	add	r18, r18
    1cf4:	33 1f       	adc	r19, r19
    1cf6:	44 1f       	adc	r20, r20
    1cf8:	55 1f       	adc	r21, r21
    1cfa:	6a 95       	dec	r22
    1cfc:	d2 f7       	brpl	.-12     	; 0x1cf2 <_fpadd_parts+0x140>
    1cfe:	21 50       	subi	r18, 0x01	; 1
    1d00:	30 40       	sbci	r19, 0x00	; 0
    1d02:	40 40       	sbci	r20, 0x00	; 0
    1d04:	50 40       	sbci	r21, 0x00	; 0
    1d06:	2a 21       	and	r18, r10
    1d08:	3b 21       	and	r19, r11
    1d0a:	4c 21       	and	r20, r12
    1d0c:	5d 21       	and	r21, r13
    1d0e:	21 15       	cp	r18, r1
    1d10:	31 05       	cpc	r19, r1
    1d12:	41 05       	cpc	r20, r1
    1d14:	51 05       	cpc	r21, r1
    1d16:	21 f0       	breq	.+8      	; 0x1d20 <_fpadd_parts+0x16e>
    1d18:	21 e0       	ldi	r18, 0x01	; 1
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	40 e0       	ldi	r20, 0x00	; 0
    1d1e:	50 e0       	ldi	r21, 0x00	; 0
    1d20:	59 01       	movw	r10, r18
    1d22:	6a 01       	movw	r12, r20
    1d24:	a6 28       	or	r10, r6
    1d26:	b7 28       	or	r11, r7
    1d28:	c8 28       	or	r12, r8
    1d2a:	d9 28       	or	r13, r9
    1d2c:	0b c0       	rjmp	.+22     	; 0x1d44 <_fpadd_parts+0x192>
    1d2e:	82 15       	cp	r24, r2
    1d30:	93 05       	cpc	r25, r3
    1d32:	2c f0       	brlt	.+10     	; 0x1d3e <_fpadd_parts+0x18c>
    1d34:	1c 01       	movw	r2, r24
    1d36:	aa 24       	eor	r10, r10
    1d38:	bb 24       	eor	r11, r11
    1d3a:	65 01       	movw	r12, r10
    1d3c:	03 c0       	rjmp	.+6      	; 0x1d44 <_fpadd_parts+0x192>
    1d3e:	ee 24       	eor	r14, r14
    1d40:	ff 24       	eor	r15, r15
    1d42:	87 01       	movw	r16, r14
    1d44:	11 96       	adiw	r26, 0x01	; 1
    1d46:	9c 91       	ld	r25, X
    1d48:	d2 01       	movw	r26, r4
    1d4a:	11 96       	adiw	r26, 0x01	; 1
    1d4c:	8c 91       	ld	r24, X
    1d4e:	98 17       	cp	r25, r24
    1d50:	09 f4       	brne	.+2      	; 0x1d54 <_fpadd_parts+0x1a2>
    1d52:	45 c0       	rjmp	.+138    	; 0x1dde <_fpadd_parts+0x22c>
    1d54:	99 23       	and	r25, r25
    1d56:	39 f0       	breq	.+14     	; 0x1d66 <_fpadd_parts+0x1b4>
    1d58:	a8 01       	movw	r20, r16
    1d5a:	97 01       	movw	r18, r14
    1d5c:	2a 19       	sub	r18, r10
    1d5e:	3b 09       	sbc	r19, r11
    1d60:	4c 09       	sbc	r20, r12
    1d62:	5d 09       	sbc	r21, r13
    1d64:	06 c0       	rjmp	.+12     	; 0x1d72 <_fpadd_parts+0x1c0>
    1d66:	a6 01       	movw	r20, r12
    1d68:	95 01       	movw	r18, r10
    1d6a:	2e 19       	sub	r18, r14
    1d6c:	3f 09       	sbc	r19, r15
    1d6e:	40 0b       	sbc	r20, r16
    1d70:	51 0b       	sbc	r21, r17
    1d72:	57 fd       	sbrc	r21, 7
    1d74:	08 c0       	rjmp	.+16     	; 0x1d86 <_fpadd_parts+0x1d4>
    1d76:	11 82       	std	Z+1, r1	; 0x01
    1d78:	33 82       	std	Z+3, r3	; 0x03
    1d7a:	22 82       	std	Z+2, r2	; 0x02
    1d7c:	24 83       	std	Z+4, r18	; 0x04
    1d7e:	35 83       	std	Z+5, r19	; 0x05
    1d80:	46 83       	std	Z+6, r20	; 0x06
    1d82:	57 83       	std	Z+7, r21	; 0x07
    1d84:	1d c0       	rjmp	.+58     	; 0x1dc0 <_fpadd_parts+0x20e>
    1d86:	81 e0       	ldi	r24, 0x01	; 1
    1d88:	81 83       	std	Z+1, r24	; 0x01
    1d8a:	33 82       	std	Z+3, r3	; 0x03
    1d8c:	22 82       	std	Z+2, r2	; 0x02
    1d8e:	88 27       	eor	r24, r24
    1d90:	99 27       	eor	r25, r25
    1d92:	dc 01       	movw	r26, r24
    1d94:	82 1b       	sub	r24, r18
    1d96:	93 0b       	sbc	r25, r19
    1d98:	a4 0b       	sbc	r26, r20
    1d9a:	b5 0b       	sbc	r27, r21
    1d9c:	84 83       	std	Z+4, r24	; 0x04
    1d9e:	95 83       	std	Z+5, r25	; 0x05
    1da0:	a6 83       	std	Z+6, r26	; 0x06
    1da2:	b7 83       	std	Z+7, r27	; 0x07
    1da4:	0d c0       	rjmp	.+26     	; 0x1dc0 <_fpadd_parts+0x20e>
    1da6:	22 0f       	add	r18, r18
    1da8:	33 1f       	adc	r19, r19
    1daa:	44 1f       	adc	r20, r20
    1dac:	55 1f       	adc	r21, r21
    1dae:	24 83       	std	Z+4, r18	; 0x04
    1db0:	35 83       	std	Z+5, r19	; 0x05
    1db2:	46 83       	std	Z+6, r20	; 0x06
    1db4:	57 83       	std	Z+7, r21	; 0x07
    1db6:	82 81       	ldd	r24, Z+2	; 0x02
    1db8:	93 81       	ldd	r25, Z+3	; 0x03
    1dba:	01 97       	sbiw	r24, 0x01	; 1
    1dbc:	93 83       	std	Z+3, r25	; 0x03
    1dbe:	82 83       	std	Z+2, r24	; 0x02
    1dc0:	24 81       	ldd	r18, Z+4	; 0x04
    1dc2:	35 81       	ldd	r19, Z+5	; 0x05
    1dc4:	46 81       	ldd	r20, Z+6	; 0x06
    1dc6:	57 81       	ldd	r21, Z+7	; 0x07
    1dc8:	da 01       	movw	r26, r20
    1dca:	c9 01       	movw	r24, r18
    1dcc:	01 97       	sbiw	r24, 0x01	; 1
    1dce:	a1 09       	sbc	r26, r1
    1dd0:	b1 09       	sbc	r27, r1
    1dd2:	8f 5f       	subi	r24, 0xFF	; 255
    1dd4:	9f 4f       	sbci	r25, 0xFF	; 255
    1dd6:	af 4f       	sbci	r26, 0xFF	; 255
    1dd8:	bf 43       	sbci	r27, 0x3F	; 63
    1dda:	28 f3       	brcs	.-54     	; 0x1da6 <_fpadd_parts+0x1f4>
    1ddc:	0b c0       	rjmp	.+22     	; 0x1df4 <_fpadd_parts+0x242>
    1dde:	91 83       	std	Z+1, r25	; 0x01
    1de0:	33 82       	std	Z+3, r3	; 0x03
    1de2:	22 82       	std	Z+2, r2	; 0x02
    1de4:	ea 0c       	add	r14, r10
    1de6:	fb 1c       	adc	r15, r11
    1de8:	0c 1d       	adc	r16, r12
    1dea:	1d 1d       	adc	r17, r13
    1dec:	e4 82       	std	Z+4, r14	; 0x04
    1dee:	f5 82       	std	Z+5, r15	; 0x05
    1df0:	06 83       	std	Z+6, r16	; 0x06
    1df2:	17 83       	std	Z+7, r17	; 0x07
    1df4:	83 e0       	ldi	r24, 0x03	; 3
    1df6:	80 83       	st	Z, r24
    1df8:	24 81       	ldd	r18, Z+4	; 0x04
    1dfa:	35 81       	ldd	r19, Z+5	; 0x05
    1dfc:	46 81       	ldd	r20, Z+6	; 0x06
    1dfe:	57 81       	ldd	r21, Z+7	; 0x07
    1e00:	57 ff       	sbrs	r21, 7
    1e02:	1a c0       	rjmp	.+52     	; 0x1e38 <_fpadd_parts+0x286>
    1e04:	c9 01       	movw	r24, r18
    1e06:	aa 27       	eor	r26, r26
    1e08:	97 fd       	sbrc	r25, 7
    1e0a:	a0 95       	com	r26
    1e0c:	ba 2f       	mov	r27, r26
    1e0e:	81 70       	andi	r24, 0x01	; 1
    1e10:	90 70       	andi	r25, 0x00	; 0
    1e12:	a0 70       	andi	r26, 0x00	; 0
    1e14:	b0 70       	andi	r27, 0x00	; 0
    1e16:	56 95       	lsr	r21
    1e18:	47 95       	ror	r20
    1e1a:	37 95       	ror	r19
    1e1c:	27 95       	ror	r18
    1e1e:	82 2b       	or	r24, r18
    1e20:	93 2b       	or	r25, r19
    1e22:	a4 2b       	or	r26, r20
    1e24:	b5 2b       	or	r27, r21
    1e26:	84 83       	std	Z+4, r24	; 0x04
    1e28:	95 83       	std	Z+5, r25	; 0x05
    1e2a:	a6 83       	std	Z+6, r26	; 0x06
    1e2c:	b7 83       	std	Z+7, r27	; 0x07
    1e2e:	82 81       	ldd	r24, Z+2	; 0x02
    1e30:	93 81       	ldd	r25, Z+3	; 0x03
    1e32:	01 96       	adiw	r24, 0x01	; 1
    1e34:	93 83       	std	Z+3, r25	; 0x03
    1e36:	82 83       	std	Z+2, r24	; 0x02
    1e38:	df 01       	movw	r26, r30
    1e3a:	01 c0       	rjmp	.+2      	; 0x1e3e <_fpadd_parts+0x28c>
    1e3c:	d2 01       	movw	r26, r4
    1e3e:	cd 01       	movw	r24, r26
    1e40:	cd b7       	in	r28, 0x3d	; 61
    1e42:	de b7       	in	r29, 0x3e	; 62
    1e44:	e2 e1       	ldi	r30, 0x12	; 18
    1e46:	0c 94 1a 2a 	jmp	0x5434	; 0x5434 <__epilogue_restores__>

00001e4a <__subsf3>:
    1e4a:	a0 e2       	ldi	r26, 0x20	; 32
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	eb e2       	ldi	r30, 0x2B	; 43
    1e50:	ff e0       	ldi	r31, 0x0F	; 15
    1e52:	0c 94 0a 2a 	jmp	0x5414	; 0x5414 <__prologue_saves__+0x18>
    1e56:	69 83       	std	Y+1, r22	; 0x01
    1e58:	7a 83       	std	Y+2, r23	; 0x02
    1e5a:	8b 83       	std	Y+3, r24	; 0x03
    1e5c:	9c 83       	std	Y+4, r25	; 0x04
    1e5e:	2d 83       	std	Y+5, r18	; 0x05
    1e60:	3e 83       	std	Y+6, r19	; 0x06
    1e62:	4f 83       	std	Y+7, r20	; 0x07
    1e64:	58 87       	std	Y+8, r21	; 0x08
    1e66:	e9 e0       	ldi	r30, 0x09	; 9
    1e68:	ee 2e       	mov	r14, r30
    1e6a:	f1 2c       	mov	r15, r1
    1e6c:	ec 0e       	add	r14, r28
    1e6e:	fd 1e       	adc	r15, r29
    1e70:	ce 01       	movw	r24, r28
    1e72:	01 96       	adiw	r24, 0x01	; 1
    1e74:	b7 01       	movw	r22, r14
    1e76:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1e7a:	8e 01       	movw	r16, r28
    1e7c:	0f 5e       	subi	r16, 0xEF	; 239
    1e7e:	1f 4f       	sbci	r17, 0xFF	; 255
    1e80:	ce 01       	movw	r24, r28
    1e82:	05 96       	adiw	r24, 0x05	; 5
    1e84:	b8 01       	movw	r22, r16
    1e86:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1e8a:	8a 89       	ldd	r24, Y+18	; 0x12
    1e8c:	91 e0       	ldi	r25, 0x01	; 1
    1e8e:	89 27       	eor	r24, r25
    1e90:	8a 8b       	std	Y+18, r24	; 0x12
    1e92:	c7 01       	movw	r24, r14
    1e94:	b8 01       	movw	r22, r16
    1e96:	ae 01       	movw	r20, r28
    1e98:	47 5e       	subi	r20, 0xE7	; 231
    1e9a:	5f 4f       	sbci	r21, 0xFF	; 255
    1e9c:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <_fpadd_parts>
    1ea0:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    1ea4:	a0 96       	adiw	r28, 0x20	; 32
    1ea6:	e6 e0       	ldi	r30, 0x06	; 6
    1ea8:	0c 94 26 2a 	jmp	0x544c	; 0x544c <__epilogue_restores__+0x18>

00001eac <__addsf3>:
    1eac:	a0 e2       	ldi	r26, 0x20	; 32
    1eae:	b0 e0       	ldi	r27, 0x00	; 0
    1eb0:	ec e5       	ldi	r30, 0x5C	; 92
    1eb2:	ff e0       	ldi	r31, 0x0F	; 15
    1eb4:	0c 94 0a 2a 	jmp	0x5414	; 0x5414 <__prologue_saves__+0x18>
    1eb8:	69 83       	std	Y+1, r22	; 0x01
    1eba:	7a 83       	std	Y+2, r23	; 0x02
    1ebc:	8b 83       	std	Y+3, r24	; 0x03
    1ebe:	9c 83       	std	Y+4, r25	; 0x04
    1ec0:	2d 83       	std	Y+5, r18	; 0x05
    1ec2:	3e 83       	std	Y+6, r19	; 0x06
    1ec4:	4f 83       	std	Y+7, r20	; 0x07
    1ec6:	58 87       	std	Y+8, r21	; 0x08
    1ec8:	f9 e0       	ldi	r31, 0x09	; 9
    1eca:	ef 2e       	mov	r14, r31
    1ecc:	f1 2c       	mov	r15, r1
    1ece:	ec 0e       	add	r14, r28
    1ed0:	fd 1e       	adc	r15, r29
    1ed2:	ce 01       	movw	r24, r28
    1ed4:	01 96       	adiw	r24, 0x01	; 1
    1ed6:	b7 01       	movw	r22, r14
    1ed8:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1edc:	8e 01       	movw	r16, r28
    1ede:	0f 5e       	subi	r16, 0xEF	; 239
    1ee0:	1f 4f       	sbci	r17, 0xFF	; 255
    1ee2:	ce 01       	movw	r24, r28
    1ee4:	05 96       	adiw	r24, 0x05	; 5
    1ee6:	b8 01       	movw	r22, r16
    1ee8:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1eec:	c7 01       	movw	r24, r14
    1eee:	b8 01       	movw	r22, r16
    1ef0:	ae 01       	movw	r20, r28
    1ef2:	47 5e       	subi	r20, 0xE7	; 231
    1ef4:	5f 4f       	sbci	r21, 0xFF	; 255
    1ef6:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <_fpadd_parts>
    1efa:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    1efe:	a0 96       	adiw	r28, 0x20	; 32
    1f00:	e6 e0       	ldi	r30, 0x06	; 6
    1f02:	0c 94 26 2a 	jmp	0x544c	; 0x544c <__epilogue_restores__+0x18>

00001f06 <__mulsf3>:
    1f06:	a0 e2       	ldi	r26, 0x20	; 32
    1f08:	b0 e0       	ldi	r27, 0x00	; 0
    1f0a:	e9 e8       	ldi	r30, 0x89	; 137
    1f0c:	ff e0       	ldi	r31, 0x0F	; 15
    1f0e:	0c 94 fe 29 	jmp	0x53fc	; 0x53fc <__prologue_saves__>
    1f12:	69 83       	std	Y+1, r22	; 0x01
    1f14:	7a 83       	std	Y+2, r23	; 0x02
    1f16:	8b 83       	std	Y+3, r24	; 0x03
    1f18:	9c 83       	std	Y+4, r25	; 0x04
    1f1a:	2d 83       	std	Y+5, r18	; 0x05
    1f1c:	3e 83       	std	Y+6, r19	; 0x06
    1f1e:	4f 83       	std	Y+7, r20	; 0x07
    1f20:	58 87       	std	Y+8, r21	; 0x08
    1f22:	ce 01       	movw	r24, r28
    1f24:	01 96       	adiw	r24, 0x01	; 1
    1f26:	be 01       	movw	r22, r28
    1f28:	67 5f       	subi	r22, 0xF7	; 247
    1f2a:	7f 4f       	sbci	r23, 0xFF	; 255
    1f2c:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1f30:	ce 01       	movw	r24, r28
    1f32:	05 96       	adiw	r24, 0x05	; 5
    1f34:	be 01       	movw	r22, r28
    1f36:	6f 5e       	subi	r22, 0xEF	; 239
    1f38:	7f 4f       	sbci	r23, 0xFF	; 255
    1f3a:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1f3e:	99 85       	ldd	r25, Y+9	; 0x09
    1f40:	92 30       	cpi	r25, 0x02	; 2
    1f42:	88 f0       	brcs	.+34     	; 0x1f66 <__mulsf3+0x60>
    1f44:	89 89       	ldd	r24, Y+17	; 0x11
    1f46:	82 30       	cpi	r24, 0x02	; 2
    1f48:	c8 f0       	brcs	.+50     	; 0x1f7c <__mulsf3+0x76>
    1f4a:	94 30       	cpi	r25, 0x04	; 4
    1f4c:	19 f4       	brne	.+6      	; 0x1f54 <__mulsf3+0x4e>
    1f4e:	82 30       	cpi	r24, 0x02	; 2
    1f50:	51 f4       	brne	.+20     	; 0x1f66 <__mulsf3+0x60>
    1f52:	04 c0       	rjmp	.+8      	; 0x1f5c <__mulsf3+0x56>
    1f54:	84 30       	cpi	r24, 0x04	; 4
    1f56:	29 f4       	brne	.+10     	; 0x1f62 <__mulsf3+0x5c>
    1f58:	92 30       	cpi	r25, 0x02	; 2
    1f5a:	81 f4       	brne	.+32     	; 0x1f7c <__mulsf3+0x76>
    1f5c:	80 e6       	ldi	r24, 0x60	; 96
    1f5e:	90 e0       	ldi	r25, 0x00	; 0
    1f60:	c6 c0       	rjmp	.+396    	; 0x20ee <__mulsf3+0x1e8>
    1f62:	92 30       	cpi	r25, 0x02	; 2
    1f64:	49 f4       	brne	.+18     	; 0x1f78 <__mulsf3+0x72>
    1f66:	20 e0       	ldi	r18, 0x00	; 0
    1f68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f6a:	8a 89       	ldd	r24, Y+18	; 0x12
    1f6c:	98 13       	cpse	r25, r24
    1f6e:	21 e0       	ldi	r18, 0x01	; 1
    1f70:	2a 87       	std	Y+10, r18	; 0x0a
    1f72:	ce 01       	movw	r24, r28
    1f74:	09 96       	adiw	r24, 0x09	; 9
    1f76:	bb c0       	rjmp	.+374    	; 0x20ee <__mulsf3+0x1e8>
    1f78:	82 30       	cpi	r24, 0x02	; 2
    1f7a:	49 f4       	brne	.+18     	; 0x1f8e <__mulsf3+0x88>
    1f7c:	20 e0       	ldi	r18, 0x00	; 0
    1f7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f80:	8a 89       	ldd	r24, Y+18	; 0x12
    1f82:	98 13       	cpse	r25, r24
    1f84:	21 e0       	ldi	r18, 0x01	; 1
    1f86:	2a 8b       	std	Y+18, r18	; 0x12
    1f88:	ce 01       	movw	r24, r28
    1f8a:	41 96       	adiw	r24, 0x11	; 17
    1f8c:	b0 c0       	rjmp	.+352    	; 0x20ee <__mulsf3+0x1e8>
    1f8e:	2d 84       	ldd	r2, Y+13	; 0x0d
    1f90:	3e 84       	ldd	r3, Y+14	; 0x0e
    1f92:	4f 84       	ldd	r4, Y+15	; 0x0f
    1f94:	58 88       	ldd	r5, Y+16	; 0x10
    1f96:	6d 88       	ldd	r6, Y+21	; 0x15
    1f98:	7e 88       	ldd	r7, Y+22	; 0x16
    1f9a:	8f 88       	ldd	r8, Y+23	; 0x17
    1f9c:	98 8c       	ldd	r9, Y+24	; 0x18
    1f9e:	ee 24       	eor	r14, r14
    1fa0:	ff 24       	eor	r15, r15
    1fa2:	87 01       	movw	r16, r14
    1fa4:	aa 24       	eor	r10, r10
    1fa6:	bb 24       	eor	r11, r11
    1fa8:	65 01       	movw	r12, r10
    1faa:	40 e0       	ldi	r20, 0x00	; 0
    1fac:	50 e0       	ldi	r21, 0x00	; 0
    1fae:	60 e0       	ldi	r22, 0x00	; 0
    1fb0:	70 e0       	ldi	r23, 0x00	; 0
    1fb2:	e0 e0       	ldi	r30, 0x00	; 0
    1fb4:	f0 e0       	ldi	r31, 0x00	; 0
    1fb6:	c1 01       	movw	r24, r2
    1fb8:	81 70       	andi	r24, 0x01	; 1
    1fba:	90 70       	andi	r25, 0x00	; 0
    1fbc:	89 2b       	or	r24, r25
    1fbe:	e9 f0       	breq	.+58     	; 0x1ffa <__mulsf3+0xf4>
    1fc0:	e6 0c       	add	r14, r6
    1fc2:	f7 1c       	adc	r15, r7
    1fc4:	08 1d       	adc	r16, r8
    1fc6:	19 1d       	adc	r17, r9
    1fc8:	9a 01       	movw	r18, r20
    1fca:	ab 01       	movw	r20, r22
    1fcc:	2a 0d       	add	r18, r10
    1fce:	3b 1d       	adc	r19, r11
    1fd0:	4c 1d       	adc	r20, r12
    1fd2:	5d 1d       	adc	r21, r13
    1fd4:	80 e0       	ldi	r24, 0x00	; 0
    1fd6:	90 e0       	ldi	r25, 0x00	; 0
    1fd8:	a0 e0       	ldi	r26, 0x00	; 0
    1fda:	b0 e0       	ldi	r27, 0x00	; 0
    1fdc:	e6 14       	cp	r14, r6
    1fde:	f7 04       	cpc	r15, r7
    1fe0:	08 05       	cpc	r16, r8
    1fe2:	19 05       	cpc	r17, r9
    1fe4:	20 f4       	brcc	.+8      	; 0x1fee <__mulsf3+0xe8>
    1fe6:	81 e0       	ldi	r24, 0x01	; 1
    1fe8:	90 e0       	ldi	r25, 0x00	; 0
    1fea:	a0 e0       	ldi	r26, 0x00	; 0
    1fec:	b0 e0       	ldi	r27, 0x00	; 0
    1fee:	ba 01       	movw	r22, r20
    1ff0:	a9 01       	movw	r20, r18
    1ff2:	48 0f       	add	r20, r24
    1ff4:	59 1f       	adc	r21, r25
    1ff6:	6a 1f       	adc	r22, r26
    1ff8:	7b 1f       	adc	r23, r27
    1ffa:	aa 0c       	add	r10, r10
    1ffc:	bb 1c       	adc	r11, r11
    1ffe:	cc 1c       	adc	r12, r12
    2000:	dd 1c       	adc	r13, r13
    2002:	97 fe       	sbrs	r9, 7
    2004:	08 c0       	rjmp	.+16     	; 0x2016 <__mulsf3+0x110>
    2006:	81 e0       	ldi	r24, 0x01	; 1
    2008:	90 e0       	ldi	r25, 0x00	; 0
    200a:	a0 e0       	ldi	r26, 0x00	; 0
    200c:	b0 e0       	ldi	r27, 0x00	; 0
    200e:	a8 2a       	or	r10, r24
    2010:	b9 2a       	or	r11, r25
    2012:	ca 2a       	or	r12, r26
    2014:	db 2a       	or	r13, r27
    2016:	31 96       	adiw	r30, 0x01	; 1
    2018:	e0 32       	cpi	r30, 0x20	; 32
    201a:	f1 05       	cpc	r31, r1
    201c:	49 f0       	breq	.+18     	; 0x2030 <__mulsf3+0x12a>
    201e:	66 0c       	add	r6, r6
    2020:	77 1c       	adc	r7, r7
    2022:	88 1c       	adc	r8, r8
    2024:	99 1c       	adc	r9, r9
    2026:	56 94       	lsr	r5
    2028:	47 94       	ror	r4
    202a:	37 94       	ror	r3
    202c:	27 94       	ror	r2
    202e:	c3 cf       	rjmp	.-122    	; 0x1fb6 <__mulsf3+0xb0>
    2030:	fa 85       	ldd	r31, Y+10	; 0x0a
    2032:	ea 89       	ldd	r30, Y+18	; 0x12
    2034:	2b 89       	ldd	r18, Y+19	; 0x13
    2036:	3c 89       	ldd	r19, Y+20	; 0x14
    2038:	8b 85       	ldd	r24, Y+11	; 0x0b
    203a:	9c 85       	ldd	r25, Y+12	; 0x0c
    203c:	28 0f       	add	r18, r24
    203e:	39 1f       	adc	r19, r25
    2040:	2e 5f       	subi	r18, 0xFE	; 254
    2042:	3f 4f       	sbci	r19, 0xFF	; 255
    2044:	17 c0       	rjmp	.+46     	; 0x2074 <__mulsf3+0x16e>
    2046:	ca 01       	movw	r24, r20
    2048:	81 70       	andi	r24, 0x01	; 1
    204a:	90 70       	andi	r25, 0x00	; 0
    204c:	89 2b       	or	r24, r25
    204e:	61 f0       	breq	.+24     	; 0x2068 <__mulsf3+0x162>
    2050:	16 95       	lsr	r17
    2052:	07 95       	ror	r16
    2054:	f7 94       	ror	r15
    2056:	e7 94       	ror	r14
    2058:	80 e0       	ldi	r24, 0x00	; 0
    205a:	90 e0       	ldi	r25, 0x00	; 0
    205c:	a0 e0       	ldi	r26, 0x00	; 0
    205e:	b0 e8       	ldi	r27, 0x80	; 128
    2060:	e8 2a       	or	r14, r24
    2062:	f9 2a       	or	r15, r25
    2064:	0a 2b       	or	r16, r26
    2066:	1b 2b       	or	r17, r27
    2068:	76 95       	lsr	r23
    206a:	67 95       	ror	r22
    206c:	57 95       	ror	r21
    206e:	47 95       	ror	r20
    2070:	2f 5f       	subi	r18, 0xFF	; 255
    2072:	3f 4f       	sbci	r19, 0xFF	; 255
    2074:	77 fd       	sbrc	r23, 7
    2076:	e7 cf       	rjmp	.-50     	; 0x2046 <__mulsf3+0x140>
    2078:	0c c0       	rjmp	.+24     	; 0x2092 <__mulsf3+0x18c>
    207a:	44 0f       	add	r20, r20
    207c:	55 1f       	adc	r21, r21
    207e:	66 1f       	adc	r22, r22
    2080:	77 1f       	adc	r23, r23
    2082:	17 fd       	sbrc	r17, 7
    2084:	41 60       	ori	r20, 0x01	; 1
    2086:	ee 0c       	add	r14, r14
    2088:	ff 1c       	adc	r15, r15
    208a:	00 1f       	adc	r16, r16
    208c:	11 1f       	adc	r17, r17
    208e:	21 50       	subi	r18, 0x01	; 1
    2090:	30 40       	sbci	r19, 0x00	; 0
    2092:	40 30       	cpi	r20, 0x00	; 0
    2094:	90 e0       	ldi	r25, 0x00	; 0
    2096:	59 07       	cpc	r21, r25
    2098:	90 e0       	ldi	r25, 0x00	; 0
    209a:	69 07       	cpc	r22, r25
    209c:	90 e4       	ldi	r25, 0x40	; 64
    209e:	79 07       	cpc	r23, r25
    20a0:	60 f3       	brcs	.-40     	; 0x207a <__mulsf3+0x174>
    20a2:	2b 8f       	std	Y+27, r18	; 0x1b
    20a4:	3c 8f       	std	Y+28, r19	; 0x1c
    20a6:	db 01       	movw	r26, r22
    20a8:	ca 01       	movw	r24, r20
    20aa:	8f 77       	andi	r24, 0x7F	; 127
    20ac:	90 70       	andi	r25, 0x00	; 0
    20ae:	a0 70       	andi	r26, 0x00	; 0
    20b0:	b0 70       	andi	r27, 0x00	; 0
    20b2:	80 34       	cpi	r24, 0x40	; 64
    20b4:	91 05       	cpc	r25, r1
    20b6:	a1 05       	cpc	r26, r1
    20b8:	b1 05       	cpc	r27, r1
    20ba:	61 f4       	brne	.+24     	; 0x20d4 <__mulsf3+0x1ce>
    20bc:	47 fd       	sbrc	r20, 7
    20be:	0a c0       	rjmp	.+20     	; 0x20d4 <__mulsf3+0x1ce>
    20c0:	e1 14       	cp	r14, r1
    20c2:	f1 04       	cpc	r15, r1
    20c4:	01 05       	cpc	r16, r1
    20c6:	11 05       	cpc	r17, r1
    20c8:	29 f0       	breq	.+10     	; 0x20d4 <__mulsf3+0x1ce>
    20ca:	40 5c       	subi	r20, 0xC0	; 192
    20cc:	5f 4f       	sbci	r21, 0xFF	; 255
    20ce:	6f 4f       	sbci	r22, 0xFF	; 255
    20d0:	7f 4f       	sbci	r23, 0xFF	; 255
    20d2:	40 78       	andi	r20, 0x80	; 128
    20d4:	1a 8e       	std	Y+26, r1	; 0x1a
    20d6:	fe 17       	cp	r31, r30
    20d8:	11 f0       	breq	.+4      	; 0x20de <__mulsf3+0x1d8>
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	8a 8f       	std	Y+26, r24	; 0x1a
    20de:	4d 8f       	std	Y+29, r20	; 0x1d
    20e0:	5e 8f       	std	Y+30, r21	; 0x1e
    20e2:	6f 8f       	std	Y+31, r22	; 0x1f
    20e4:	78 a3       	std	Y+32, r23	; 0x20
    20e6:	83 e0       	ldi	r24, 0x03	; 3
    20e8:	89 8f       	std	Y+25, r24	; 0x19
    20ea:	ce 01       	movw	r24, r28
    20ec:	49 96       	adiw	r24, 0x19	; 25
    20ee:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    20f2:	a0 96       	adiw	r28, 0x20	; 32
    20f4:	e2 e1       	ldi	r30, 0x12	; 18
    20f6:	0c 94 1a 2a 	jmp	0x5434	; 0x5434 <__epilogue_restores__>

000020fa <__gtsf2>:
    20fa:	a8 e1       	ldi	r26, 0x18	; 24
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	e3 e8       	ldi	r30, 0x83	; 131
    2100:	f0 e1       	ldi	r31, 0x10	; 16
    2102:	0c 94 0a 2a 	jmp	0x5414	; 0x5414 <__prologue_saves__+0x18>
    2106:	69 83       	std	Y+1, r22	; 0x01
    2108:	7a 83       	std	Y+2, r23	; 0x02
    210a:	8b 83       	std	Y+3, r24	; 0x03
    210c:	9c 83       	std	Y+4, r25	; 0x04
    210e:	2d 83       	std	Y+5, r18	; 0x05
    2110:	3e 83       	std	Y+6, r19	; 0x06
    2112:	4f 83       	std	Y+7, r20	; 0x07
    2114:	58 87       	std	Y+8, r21	; 0x08
    2116:	89 e0       	ldi	r24, 0x09	; 9
    2118:	e8 2e       	mov	r14, r24
    211a:	f1 2c       	mov	r15, r1
    211c:	ec 0e       	add	r14, r28
    211e:	fd 1e       	adc	r15, r29
    2120:	ce 01       	movw	r24, r28
    2122:	01 96       	adiw	r24, 0x01	; 1
    2124:	b7 01       	movw	r22, r14
    2126:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    212a:	8e 01       	movw	r16, r28
    212c:	0f 5e       	subi	r16, 0xEF	; 239
    212e:	1f 4f       	sbci	r17, 0xFF	; 255
    2130:	ce 01       	movw	r24, r28
    2132:	05 96       	adiw	r24, 0x05	; 5
    2134:	b8 01       	movw	r22, r16
    2136:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    213a:	89 85       	ldd	r24, Y+9	; 0x09
    213c:	82 30       	cpi	r24, 0x02	; 2
    213e:	40 f0       	brcs	.+16     	; 0x2150 <__gtsf2+0x56>
    2140:	89 89       	ldd	r24, Y+17	; 0x11
    2142:	82 30       	cpi	r24, 0x02	; 2
    2144:	28 f0       	brcs	.+10     	; 0x2150 <__gtsf2+0x56>
    2146:	c7 01       	movw	r24, r14
    2148:	b8 01       	movw	r22, r16
    214a:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    214e:	01 c0       	rjmp	.+2      	; 0x2152 <__gtsf2+0x58>
    2150:	8f ef       	ldi	r24, 0xFF	; 255
    2152:	68 96       	adiw	r28, 0x18	; 24
    2154:	e6 e0       	ldi	r30, 0x06	; 6
    2156:	0c 94 26 2a 	jmp	0x544c	; 0x544c <__epilogue_restores__+0x18>

0000215a <__gesf2>:
    215a:	a8 e1       	ldi	r26, 0x18	; 24
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	e3 eb       	ldi	r30, 0xB3	; 179
    2160:	f0 e1       	ldi	r31, 0x10	; 16
    2162:	0c 94 0a 2a 	jmp	0x5414	; 0x5414 <__prologue_saves__+0x18>
    2166:	69 83       	std	Y+1, r22	; 0x01
    2168:	7a 83       	std	Y+2, r23	; 0x02
    216a:	8b 83       	std	Y+3, r24	; 0x03
    216c:	9c 83       	std	Y+4, r25	; 0x04
    216e:	2d 83       	std	Y+5, r18	; 0x05
    2170:	3e 83       	std	Y+6, r19	; 0x06
    2172:	4f 83       	std	Y+7, r20	; 0x07
    2174:	58 87       	std	Y+8, r21	; 0x08
    2176:	89 e0       	ldi	r24, 0x09	; 9
    2178:	e8 2e       	mov	r14, r24
    217a:	f1 2c       	mov	r15, r1
    217c:	ec 0e       	add	r14, r28
    217e:	fd 1e       	adc	r15, r29
    2180:	ce 01       	movw	r24, r28
    2182:	01 96       	adiw	r24, 0x01	; 1
    2184:	b7 01       	movw	r22, r14
    2186:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    218a:	8e 01       	movw	r16, r28
    218c:	0f 5e       	subi	r16, 0xEF	; 239
    218e:	1f 4f       	sbci	r17, 0xFF	; 255
    2190:	ce 01       	movw	r24, r28
    2192:	05 96       	adiw	r24, 0x05	; 5
    2194:	b8 01       	movw	r22, r16
    2196:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    219a:	89 85       	ldd	r24, Y+9	; 0x09
    219c:	82 30       	cpi	r24, 0x02	; 2
    219e:	40 f0       	brcs	.+16     	; 0x21b0 <__gesf2+0x56>
    21a0:	89 89       	ldd	r24, Y+17	; 0x11
    21a2:	82 30       	cpi	r24, 0x02	; 2
    21a4:	28 f0       	brcs	.+10     	; 0x21b0 <__gesf2+0x56>
    21a6:	c7 01       	movw	r24, r14
    21a8:	b8 01       	movw	r22, r16
    21aa:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    21ae:	01 c0       	rjmp	.+2      	; 0x21b2 <__gesf2+0x58>
    21b0:	8f ef       	ldi	r24, 0xFF	; 255
    21b2:	68 96       	adiw	r28, 0x18	; 24
    21b4:	e6 e0       	ldi	r30, 0x06	; 6
    21b6:	0c 94 26 2a 	jmp	0x544c	; 0x544c <__epilogue_restores__+0x18>

000021ba <__ltsf2>:
    21ba:	a8 e1       	ldi	r26, 0x18	; 24
    21bc:	b0 e0       	ldi	r27, 0x00	; 0
    21be:	e3 ee       	ldi	r30, 0xE3	; 227
    21c0:	f0 e1       	ldi	r31, 0x10	; 16
    21c2:	0c 94 0a 2a 	jmp	0x5414	; 0x5414 <__prologue_saves__+0x18>
    21c6:	69 83       	std	Y+1, r22	; 0x01
    21c8:	7a 83       	std	Y+2, r23	; 0x02
    21ca:	8b 83       	std	Y+3, r24	; 0x03
    21cc:	9c 83       	std	Y+4, r25	; 0x04
    21ce:	2d 83       	std	Y+5, r18	; 0x05
    21d0:	3e 83       	std	Y+6, r19	; 0x06
    21d2:	4f 83       	std	Y+7, r20	; 0x07
    21d4:	58 87       	std	Y+8, r21	; 0x08
    21d6:	89 e0       	ldi	r24, 0x09	; 9
    21d8:	e8 2e       	mov	r14, r24
    21da:	f1 2c       	mov	r15, r1
    21dc:	ec 0e       	add	r14, r28
    21de:	fd 1e       	adc	r15, r29
    21e0:	ce 01       	movw	r24, r28
    21e2:	01 96       	adiw	r24, 0x01	; 1
    21e4:	b7 01       	movw	r22, r14
    21e6:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    21ea:	8e 01       	movw	r16, r28
    21ec:	0f 5e       	subi	r16, 0xEF	; 239
    21ee:	1f 4f       	sbci	r17, 0xFF	; 255
    21f0:	ce 01       	movw	r24, r28
    21f2:	05 96       	adiw	r24, 0x05	; 5
    21f4:	b8 01       	movw	r22, r16
    21f6:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    21fa:	89 85       	ldd	r24, Y+9	; 0x09
    21fc:	82 30       	cpi	r24, 0x02	; 2
    21fe:	40 f0       	brcs	.+16     	; 0x2210 <__ltsf2+0x56>
    2200:	89 89       	ldd	r24, Y+17	; 0x11
    2202:	82 30       	cpi	r24, 0x02	; 2
    2204:	28 f0       	brcs	.+10     	; 0x2210 <__ltsf2+0x56>
    2206:	c7 01       	movw	r24, r14
    2208:	b8 01       	movw	r22, r16
    220a:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    220e:	01 c0       	rjmp	.+2      	; 0x2212 <__ltsf2+0x58>
    2210:	81 e0       	ldi	r24, 0x01	; 1
    2212:	68 96       	adiw	r28, 0x18	; 24
    2214:	e6 e0       	ldi	r30, 0x06	; 6
    2216:	0c 94 26 2a 	jmp	0x544c	; 0x544c <__epilogue_restores__+0x18>

0000221a <__fixsfsi>:
    221a:	ac e0       	ldi	r26, 0x0C	; 12
    221c:	b0 e0       	ldi	r27, 0x00	; 0
    221e:	e3 e1       	ldi	r30, 0x13	; 19
    2220:	f1 e1       	ldi	r31, 0x11	; 17
    2222:	0c 94 0e 2a 	jmp	0x541c	; 0x541c <__prologue_saves__+0x20>
    2226:	69 83       	std	Y+1, r22	; 0x01
    2228:	7a 83       	std	Y+2, r23	; 0x02
    222a:	8b 83       	std	Y+3, r24	; 0x03
    222c:	9c 83       	std	Y+4, r25	; 0x04
    222e:	ce 01       	movw	r24, r28
    2230:	01 96       	adiw	r24, 0x01	; 1
    2232:	be 01       	movw	r22, r28
    2234:	6b 5f       	subi	r22, 0xFB	; 251
    2236:	7f 4f       	sbci	r23, 0xFF	; 255
    2238:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    223c:	8d 81       	ldd	r24, Y+5	; 0x05
    223e:	82 30       	cpi	r24, 0x02	; 2
    2240:	61 f1       	breq	.+88     	; 0x229a <__fixsfsi+0x80>
    2242:	82 30       	cpi	r24, 0x02	; 2
    2244:	50 f1       	brcs	.+84     	; 0x229a <__fixsfsi+0x80>
    2246:	84 30       	cpi	r24, 0x04	; 4
    2248:	21 f4       	brne	.+8      	; 0x2252 <__fixsfsi+0x38>
    224a:	8e 81       	ldd	r24, Y+6	; 0x06
    224c:	88 23       	and	r24, r24
    224e:	51 f1       	breq	.+84     	; 0x22a4 <__fixsfsi+0x8a>
    2250:	2e c0       	rjmp	.+92     	; 0x22ae <__fixsfsi+0x94>
    2252:	2f 81       	ldd	r18, Y+7	; 0x07
    2254:	38 85       	ldd	r19, Y+8	; 0x08
    2256:	37 fd       	sbrc	r19, 7
    2258:	20 c0       	rjmp	.+64     	; 0x229a <__fixsfsi+0x80>
    225a:	6e 81       	ldd	r22, Y+6	; 0x06
    225c:	2f 31       	cpi	r18, 0x1F	; 31
    225e:	31 05       	cpc	r19, r1
    2260:	1c f0       	brlt	.+6      	; 0x2268 <__fixsfsi+0x4e>
    2262:	66 23       	and	r22, r22
    2264:	f9 f0       	breq	.+62     	; 0x22a4 <__fixsfsi+0x8a>
    2266:	23 c0       	rjmp	.+70     	; 0x22ae <__fixsfsi+0x94>
    2268:	8e e1       	ldi	r24, 0x1E	; 30
    226a:	90 e0       	ldi	r25, 0x00	; 0
    226c:	82 1b       	sub	r24, r18
    226e:	93 0b       	sbc	r25, r19
    2270:	29 85       	ldd	r18, Y+9	; 0x09
    2272:	3a 85       	ldd	r19, Y+10	; 0x0a
    2274:	4b 85       	ldd	r20, Y+11	; 0x0b
    2276:	5c 85       	ldd	r21, Y+12	; 0x0c
    2278:	04 c0       	rjmp	.+8      	; 0x2282 <__fixsfsi+0x68>
    227a:	56 95       	lsr	r21
    227c:	47 95       	ror	r20
    227e:	37 95       	ror	r19
    2280:	27 95       	ror	r18
    2282:	8a 95       	dec	r24
    2284:	d2 f7       	brpl	.-12     	; 0x227a <__fixsfsi+0x60>
    2286:	66 23       	and	r22, r22
    2288:	b1 f0       	breq	.+44     	; 0x22b6 <__fixsfsi+0x9c>
    228a:	50 95       	com	r21
    228c:	40 95       	com	r20
    228e:	30 95       	com	r19
    2290:	21 95       	neg	r18
    2292:	3f 4f       	sbci	r19, 0xFF	; 255
    2294:	4f 4f       	sbci	r20, 0xFF	; 255
    2296:	5f 4f       	sbci	r21, 0xFF	; 255
    2298:	0e c0       	rjmp	.+28     	; 0x22b6 <__fixsfsi+0x9c>
    229a:	20 e0       	ldi	r18, 0x00	; 0
    229c:	30 e0       	ldi	r19, 0x00	; 0
    229e:	40 e0       	ldi	r20, 0x00	; 0
    22a0:	50 e0       	ldi	r21, 0x00	; 0
    22a2:	09 c0       	rjmp	.+18     	; 0x22b6 <__fixsfsi+0x9c>
    22a4:	2f ef       	ldi	r18, 0xFF	; 255
    22a6:	3f ef       	ldi	r19, 0xFF	; 255
    22a8:	4f ef       	ldi	r20, 0xFF	; 255
    22aa:	5f e7       	ldi	r21, 0x7F	; 127
    22ac:	04 c0       	rjmp	.+8      	; 0x22b6 <__fixsfsi+0x9c>
    22ae:	20 e0       	ldi	r18, 0x00	; 0
    22b0:	30 e0       	ldi	r19, 0x00	; 0
    22b2:	40 e0       	ldi	r20, 0x00	; 0
    22b4:	50 e8       	ldi	r21, 0x80	; 128
    22b6:	b9 01       	movw	r22, r18
    22b8:	ca 01       	movw	r24, r20
    22ba:	2c 96       	adiw	r28, 0x0c	; 12
    22bc:	e2 e0       	ldi	r30, 0x02	; 2
    22be:	0c 94 2a 2a 	jmp	0x5454	; 0x5454 <__epilogue_restores__+0x20>

000022c2 <__pack_f>:
    22c2:	df 92       	push	r13
    22c4:	ef 92       	push	r14
    22c6:	ff 92       	push	r15
    22c8:	0f 93       	push	r16
    22ca:	1f 93       	push	r17
    22cc:	fc 01       	movw	r30, r24
    22ce:	e4 80       	ldd	r14, Z+4	; 0x04
    22d0:	f5 80       	ldd	r15, Z+5	; 0x05
    22d2:	06 81       	ldd	r16, Z+6	; 0x06
    22d4:	17 81       	ldd	r17, Z+7	; 0x07
    22d6:	d1 80       	ldd	r13, Z+1	; 0x01
    22d8:	80 81       	ld	r24, Z
    22da:	82 30       	cpi	r24, 0x02	; 2
    22dc:	48 f4       	brcc	.+18     	; 0x22f0 <__pack_f+0x2e>
    22de:	80 e0       	ldi	r24, 0x00	; 0
    22e0:	90 e0       	ldi	r25, 0x00	; 0
    22e2:	a0 e1       	ldi	r26, 0x10	; 16
    22e4:	b0 e0       	ldi	r27, 0x00	; 0
    22e6:	e8 2a       	or	r14, r24
    22e8:	f9 2a       	or	r15, r25
    22ea:	0a 2b       	or	r16, r26
    22ec:	1b 2b       	or	r17, r27
    22ee:	a5 c0       	rjmp	.+330    	; 0x243a <__pack_f+0x178>
    22f0:	84 30       	cpi	r24, 0x04	; 4
    22f2:	09 f4       	brne	.+2      	; 0x22f6 <__pack_f+0x34>
    22f4:	9f c0       	rjmp	.+318    	; 0x2434 <__pack_f+0x172>
    22f6:	82 30       	cpi	r24, 0x02	; 2
    22f8:	21 f4       	brne	.+8      	; 0x2302 <__pack_f+0x40>
    22fa:	ee 24       	eor	r14, r14
    22fc:	ff 24       	eor	r15, r15
    22fe:	87 01       	movw	r16, r14
    2300:	05 c0       	rjmp	.+10     	; 0x230c <__pack_f+0x4a>
    2302:	e1 14       	cp	r14, r1
    2304:	f1 04       	cpc	r15, r1
    2306:	01 05       	cpc	r16, r1
    2308:	11 05       	cpc	r17, r1
    230a:	19 f4       	brne	.+6      	; 0x2312 <__pack_f+0x50>
    230c:	e0 e0       	ldi	r30, 0x00	; 0
    230e:	f0 e0       	ldi	r31, 0x00	; 0
    2310:	96 c0       	rjmp	.+300    	; 0x243e <__pack_f+0x17c>
    2312:	62 81       	ldd	r22, Z+2	; 0x02
    2314:	73 81       	ldd	r23, Z+3	; 0x03
    2316:	9f ef       	ldi	r25, 0xFF	; 255
    2318:	62 38       	cpi	r22, 0x82	; 130
    231a:	79 07       	cpc	r23, r25
    231c:	0c f0       	brlt	.+2      	; 0x2320 <__pack_f+0x5e>
    231e:	5b c0       	rjmp	.+182    	; 0x23d6 <__pack_f+0x114>
    2320:	22 e8       	ldi	r18, 0x82	; 130
    2322:	3f ef       	ldi	r19, 0xFF	; 255
    2324:	26 1b       	sub	r18, r22
    2326:	37 0b       	sbc	r19, r23
    2328:	2a 31       	cpi	r18, 0x1A	; 26
    232a:	31 05       	cpc	r19, r1
    232c:	2c f0       	brlt	.+10     	; 0x2338 <__pack_f+0x76>
    232e:	20 e0       	ldi	r18, 0x00	; 0
    2330:	30 e0       	ldi	r19, 0x00	; 0
    2332:	40 e0       	ldi	r20, 0x00	; 0
    2334:	50 e0       	ldi	r21, 0x00	; 0
    2336:	2a c0       	rjmp	.+84     	; 0x238c <__pack_f+0xca>
    2338:	b8 01       	movw	r22, r16
    233a:	a7 01       	movw	r20, r14
    233c:	02 2e       	mov	r0, r18
    233e:	04 c0       	rjmp	.+8      	; 0x2348 <__pack_f+0x86>
    2340:	76 95       	lsr	r23
    2342:	67 95       	ror	r22
    2344:	57 95       	ror	r21
    2346:	47 95       	ror	r20
    2348:	0a 94       	dec	r0
    234a:	d2 f7       	brpl	.-12     	; 0x2340 <__pack_f+0x7e>
    234c:	81 e0       	ldi	r24, 0x01	; 1
    234e:	90 e0       	ldi	r25, 0x00	; 0
    2350:	a0 e0       	ldi	r26, 0x00	; 0
    2352:	b0 e0       	ldi	r27, 0x00	; 0
    2354:	04 c0       	rjmp	.+8      	; 0x235e <__pack_f+0x9c>
    2356:	88 0f       	add	r24, r24
    2358:	99 1f       	adc	r25, r25
    235a:	aa 1f       	adc	r26, r26
    235c:	bb 1f       	adc	r27, r27
    235e:	2a 95       	dec	r18
    2360:	d2 f7       	brpl	.-12     	; 0x2356 <__pack_f+0x94>
    2362:	01 97       	sbiw	r24, 0x01	; 1
    2364:	a1 09       	sbc	r26, r1
    2366:	b1 09       	sbc	r27, r1
    2368:	8e 21       	and	r24, r14
    236a:	9f 21       	and	r25, r15
    236c:	a0 23       	and	r26, r16
    236e:	b1 23       	and	r27, r17
    2370:	00 97       	sbiw	r24, 0x00	; 0
    2372:	a1 05       	cpc	r26, r1
    2374:	b1 05       	cpc	r27, r1
    2376:	21 f0       	breq	.+8      	; 0x2380 <__pack_f+0xbe>
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	90 e0       	ldi	r25, 0x00	; 0
    237c:	a0 e0       	ldi	r26, 0x00	; 0
    237e:	b0 e0       	ldi	r27, 0x00	; 0
    2380:	9a 01       	movw	r18, r20
    2382:	ab 01       	movw	r20, r22
    2384:	28 2b       	or	r18, r24
    2386:	39 2b       	or	r19, r25
    2388:	4a 2b       	or	r20, r26
    238a:	5b 2b       	or	r21, r27
    238c:	da 01       	movw	r26, r20
    238e:	c9 01       	movw	r24, r18
    2390:	8f 77       	andi	r24, 0x7F	; 127
    2392:	90 70       	andi	r25, 0x00	; 0
    2394:	a0 70       	andi	r26, 0x00	; 0
    2396:	b0 70       	andi	r27, 0x00	; 0
    2398:	80 34       	cpi	r24, 0x40	; 64
    239a:	91 05       	cpc	r25, r1
    239c:	a1 05       	cpc	r26, r1
    239e:	b1 05       	cpc	r27, r1
    23a0:	39 f4       	brne	.+14     	; 0x23b0 <__pack_f+0xee>
    23a2:	27 ff       	sbrs	r18, 7
    23a4:	09 c0       	rjmp	.+18     	; 0x23b8 <__pack_f+0xf6>
    23a6:	20 5c       	subi	r18, 0xC0	; 192
    23a8:	3f 4f       	sbci	r19, 0xFF	; 255
    23aa:	4f 4f       	sbci	r20, 0xFF	; 255
    23ac:	5f 4f       	sbci	r21, 0xFF	; 255
    23ae:	04 c0       	rjmp	.+8      	; 0x23b8 <__pack_f+0xf6>
    23b0:	21 5c       	subi	r18, 0xC1	; 193
    23b2:	3f 4f       	sbci	r19, 0xFF	; 255
    23b4:	4f 4f       	sbci	r20, 0xFF	; 255
    23b6:	5f 4f       	sbci	r21, 0xFF	; 255
    23b8:	e0 e0       	ldi	r30, 0x00	; 0
    23ba:	f0 e0       	ldi	r31, 0x00	; 0
    23bc:	20 30       	cpi	r18, 0x00	; 0
    23be:	a0 e0       	ldi	r26, 0x00	; 0
    23c0:	3a 07       	cpc	r19, r26
    23c2:	a0 e0       	ldi	r26, 0x00	; 0
    23c4:	4a 07       	cpc	r20, r26
    23c6:	a0 e4       	ldi	r26, 0x40	; 64
    23c8:	5a 07       	cpc	r21, r26
    23ca:	10 f0       	brcs	.+4      	; 0x23d0 <__pack_f+0x10e>
    23cc:	e1 e0       	ldi	r30, 0x01	; 1
    23ce:	f0 e0       	ldi	r31, 0x00	; 0
    23d0:	79 01       	movw	r14, r18
    23d2:	8a 01       	movw	r16, r20
    23d4:	27 c0       	rjmp	.+78     	; 0x2424 <__pack_f+0x162>
    23d6:	60 38       	cpi	r22, 0x80	; 128
    23d8:	71 05       	cpc	r23, r1
    23da:	64 f5       	brge	.+88     	; 0x2434 <__pack_f+0x172>
    23dc:	fb 01       	movw	r30, r22
    23de:	e1 58       	subi	r30, 0x81	; 129
    23e0:	ff 4f       	sbci	r31, 0xFF	; 255
    23e2:	d8 01       	movw	r26, r16
    23e4:	c7 01       	movw	r24, r14
    23e6:	8f 77       	andi	r24, 0x7F	; 127
    23e8:	90 70       	andi	r25, 0x00	; 0
    23ea:	a0 70       	andi	r26, 0x00	; 0
    23ec:	b0 70       	andi	r27, 0x00	; 0
    23ee:	80 34       	cpi	r24, 0x40	; 64
    23f0:	91 05       	cpc	r25, r1
    23f2:	a1 05       	cpc	r26, r1
    23f4:	b1 05       	cpc	r27, r1
    23f6:	39 f4       	brne	.+14     	; 0x2406 <__pack_f+0x144>
    23f8:	e7 fe       	sbrs	r14, 7
    23fa:	0d c0       	rjmp	.+26     	; 0x2416 <__pack_f+0x154>
    23fc:	80 e4       	ldi	r24, 0x40	; 64
    23fe:	90 e0       	ldi	r25, 0x00	; 0
    2400:	a0 e0       	ldi	r26, 0x00	; 0
    2402:	b0 e0       	ldi	r27, 0x00	; 0
    2404:	04 c0       	rjmp	.+8      	; 0x240e <__pack_f+0x14c>
    2406:	8f e3       	ldi	r24, 0x3F	; 63
    2408:	90 e0       	ldi	r25, 0x00	; 0
    240a:	a0 e0       	ldi	r26, 0x00	; 0
    240c:	b0 e0       	ldi	r27, 0x00	; 0
    240e:	e8 0e       	add	r14, r24
    2410:	f9 1e       	adc	r15, r25
    2412:	0a 1f       	adc	r16, r26
    2414:	1b 1f       	adc	r17, r27
    2416:	17 ff       	sbrs	r17, 7
    2418:	05 c0       	rjmp	.+10     	; 0x2424 <__pack_f+0x162>
    241a:	16 95       	lsr	r17
    241c:	07 95       	ror	r16
    241e:	f7 94       	ror	r15
    2420:	e7 94       	ror	r14
    2422:	31 96       	adiw	r30, 0x01	; 1
    2424:	87 e0       	ldi	r24, 0x07	; 7
    2426:	16 95       	lsr	r17
    2428:	07 95       	ror	r16
    242a:	f7 94       	ror	r15
    242c:	e7 94       	ror	r14
    242e:	8a 95       	dec	r24
    2430:	d1 f7       	brne	.-12     	; 0x2426 <__pack_f+0x164>
    2432:	05 c0       	rjmp	.+10     	; 0x243e <__pack_f+0x17c>
    2434:	ee 24       	eor	r14, r14
    2436:	ff 24       	eor	r15, r15
    2438:	87 01       	movw	r16, r14
    243a:	ef ef       	ldi	r30, 0xFF	; 255
    243c:	f0 e0       	ldi	r31, 0x00	; 0
    243e:	6e 2f       	mov	r22, r30
    2440:	67 95       	ror	r22
    2442:	66 27       	eor	r22, r22
    2444:	67 95       	ror	r22
    2446:	90 2f       	mov	r25, r16
    2448:	9f 77       	andi	r25, 0x7F	; 127
    244a:	d7 94       	ror	r13
    244c:	dd 24       	eor	r13, r13
    244e:	d7 94       	ror	r13
    2450:	8e 2f       	mov	r24, r30
    2452:	86 95       	lsr	r24
    2454:	49 2f       	mov	r20, r25
    2456:	46 2b       	or	r20, r22
    2458:	58 2f       	mov	r21, r24
    245a:	5d 29       	or	r21, r13
    245c:	b7 01       	movw	r22, r14
    245e:	ca 01       	movw	r24, r20
    2460:	1f 91       	pop	r17
    2462:	0f 91       	pop	r16
    2464:	ff 90       	pop	r15
    2466:	ef 90       	pop	r14
    2468:	df 90       	pop	r13
    246a:	08 95       	ret

0000246c <__unpack_f>:
    246c:	fc 01       	movw	r30, r24
    246e:	db 01       	movw	r26, r22
    2470:	40 81       	ld	r20, Z
    2472:	51 81       	ldd	r21, Z+1	; 0x01
    2474:	22 81       	ldd	r18, Z+2	; 0x02
    2476:	62 2f       	mov	r22, r18
    2478:	6f 77       	andi	r22, 0x7F	; 127
    247a:	70 e0       	ldi	r23, 0x00	; 0
    247c:	22 1f       	adc	r18, r18
    247e:	22 27       	eor	r18, r18
    2480:	22 1f       	adc	r18, r18
    2482:	93 81       	ldd	r25, Z+3	; 0x03
    2484:	89 2f       	mov	r24, r25
    2486:	88 0f       	add	r24, r24
    2488:	82 2b       	or	r24, r18
    248a:	28 2f       	mov	r18, r24
    248c:	30 e0       	ldi	r19, 0x00	; 0
    248e:	99 1f       	adc	r25, r25
    2490:	99 27       	eor	r25, r25
    2492:	99 1f       	adc	r25, r25
    2494:	11 96       	adiw	r26, 0x01	; 1
    2496:	9c 93       	st	X, r25
    2498:	11 97       	sbiw	r26, 0x01	; 1
    249a:	21 15       	cp	r18, r1
    249c:	31 05       	cpc	r19, r1
    249e:	a9 f5       	brne	.+106    	; 0x250a <__unpack_f+0x9e>
    24a0:	41 15       	cp	r20, r1
    24a2:	51 05       	cpc	r21, r1
    24a4:	61 05       	cpc	r22, r1
    24a6:	71 05       	cpc	r23, r1
    24a8:	11 f4       	brne	.+4      	; 0x24ae <__unpack_f+0x42>
    24aa:	82 e0       	ldi	r24, 0x02	; 2
    24ac:	37 c0       	rjmp	.+110    	; 0x251c <__unpack_f+0xb0>
    24ae:	82 e8       	ldi	r24, 0x82	; 130
    24b0:	9f ef       	ldi	r25, 0xFF	; 255
    24b2:	13 96       	adiw	r26, 0x03	; 3
    24b4:	9c 93       	st	X, r25
    24b6:	8e 93       	st	-X, r24
    24b8:	12 97       	sbiw	r26, 0x02	; 2
    24ba:	9a 01       	movw	r18, r20
    24bc:	ab 01       	movw	r20, r22
    24be:	67 e0       	ldi	r22, 0x07	; 7
    24c0:	22 0f       	add	r18, r18
    24c2:	33 1f       	adc	r19, r19
    24c4:	44 1f       	adc	r20, r20
    24c6:	55 1f       	adc	r21, r21
    24c8:	6a 95       	dec	r22
    24ca:	d1 f7       	brne	.-12     	; 0x24c0 <__unpack_f+0x54>
    24cc:	83 e0       	ldi	r24, 0x03	; 3
    24ce:	8c 93       	st	X, r24
    24d0:	0d c0       	rjmp	.+26     	; 0x24ec <__unpack_f+0x80>
    24d2:	22 0f       	add	r18, r18
    24d4:	33 1f       	adc	r19, r19
    24d6:	44 1f       	adc	r20, r20
    24d8:	55 1f       	adc	r21, r21
    24da:	12 96       	adiw	r26, 0x02	; 2
    24dc:	8d 91       	ld	r24, X+
    24de:	9c 91       	ld	r25, X
    24e0:	13 97       	sbiw	r26, 0x03	; 3
    24e2:	01 97       	sbiw	r24, 0x01	; 1
    24e4:	13 96       	adiw	r26, 0x03	; 3
    24e6:	9c 93       	st	X, r25
    24e8:	8e 93       	st	-X, r24
    24ea:	12 97       	sbiw	r26, 0x02	; 2
    24ec:	20 30       	cpi	r18, 0x00	; 0
    24ee:	80 e0       	ldi	r24, 0x00	; 0
    24f0:	38 07       	cpc	r19, r24
    24f2:	80 e0       	ldi	r24, 0x00	; 0
    24f4:	48 07       	cpc	r20, r24
    24f6:	80 e4       	ldi	r24, 0x40	; 64
    24f8:	58 07       	cpc	r21, r24
    24fa:	58 f3       	brcs	.-42     	; 0x24d2 <__unpack_f+0x66>
    24fc:	14 96       	adiw	r26, 0x04	; 4
    24fe:	2d 93       	st	X+, r18
    2500:	3d 93       	st	X+, r19
    2502:	4d 93       	st	X+, r20
    2504:	5c 93       	st	X, r21
    2506:	17 97       	sbiw	r26, 0x07	; 7
    2508:	08 95       	ret
    250a:	2f 3f       	cpi	r18, 0xFF	; 255
    250c:	31 05       	cpc	r19, r1
    250e:	79 f4       	brne	.+30     	; 0x252e <__unpack_f+0xc2>
    2510:	41 15       	cp	r20, r1
    2512:	51 05       	cpc	r21, r1
    2514:	61 05       	cpc	r22, r1
    2516:	71 05       	cpc	r23, r1
    2518:	19 f4       	brne	.+6      	; 0x2520 <__unpack_f+0xb4>
    251a:	84 e0       	ldi	r24, 0x04	; 4
    251c:	8c 93       	st	X, r24
    251e:	08 95       	ret
    2520:	64 ff       	sbrs	r22, 4
    2522:	03 c0       	rjmp	.+6      	; 0x252a <__unpack_f+0xbe>
    2524:	81 e0       	ldi	r24, 0x01	; 1
    2526:	8c 93       	st	X, r24
    2528:	12 c0       	rjmp	.+36     	; 0x254e <__unpack_f+0xe2>
    252a:	1c 92       	st	X, r1
    252c:	10 c0       	rjmp	.+32     	; 0x254e <__unpack_f+0xe2>
    252e:	2f 57       	subi	r18, 0x7F	; 127
    2530:	30 40       	sbci	r19, 0x00	; 0
    2532:	13 96       	adiw	r26, 0x03	; 3
    2534:	3c 93       	st	X, r19
    2536:	2e 93       	st	-X, r18
    2538:	12 97       	sbiw	r26, 0x02	; 2
    253a:	83 e0       	ldi	r24, 0x03	; 3
    253c:	8c 93       	st	X, r24
    253e:	87 e0       	ldi	r24, 0x07	; 7
    2540:	44 0f       	add	r20, r20
    2542:	55 1f       	adc	r21, r21
    2544:	66 1f       	adc	r22, r22
    2546:	77 1f       	adc	r23, r23
    2548:	8a 95       	dec	r24
    254a:	d1 f7       	brne	.-12     	; 0x2540 <__unpack_f+0xd4>
    254c:	70 64       	ori	r23, 0x40	; 64
    254e:	14 96       	adiw	r26, 0x04	; 4
    2550:	4d 93       	st	X+, r20
    2552:	5d 93       	st	X+, r21
    2554:	6d 93       	st	X+, r22
    2556:	7c 93       	st	X, r23
    2558:	17 97       	sbiw	r26, 0x07	; 7
    255a:	08 95       	ret

0000255c <__fpcmp_parts_f>:
    255c:	1f 93       	push	r17
    255e:	dc 01       	movw	r26, r24
    2560:	fb 01       	movw	r30, r22
    2562:	9c 91       	ld	r25, X
    2564:	92 30       	cpi	r25, 0x02	; 2
    2566:	08 f4       	brcc	.+2      	; 0x256a <__fpcmp_parts_f+0xe>
    2568:	47 c0       	rjmp	.+142    	; 0x25f8 <__fpcmp_parts_f+0x9c>
    256a:	80 81       	ld	r24, Z
    256c:	82 30       	cpi	r24, 0x02	; 2
    256e:	08 f4       	brcc	.+2      	; 0x2572 <__fpcmp_parts_f+0x16>
    2570:	43 c0       	rjmp	.+134    	; 0x25f8 <__fpcmp_parts_f+0x9c>
    2572:	94 30       	cpi	r25, 0x04	; 4
    2574:	51 f4       	brne	.+20     	; 0x258a <__fpcmp_parts_f+0x2e>
    2576:	11 96       	adiw	r26, 0x01	; 1
    2578:	1c 91       	ld	r17, X
    257a:	84 30       	cpi	r24, 0x04	; 4
    257c:	99 f5       	brne	.+102    	; 0x25e4 <__fpcmp_parts_f+0x88>
    257e:	81 81       	ldd	r24, Z+1	; 0x01
    2580:	68 2f       	mov	r22, r24
    2582:	70 e0       	ldi	r23, 0x00	; 0
    2584:	61 1b       	sub	r22, r17
    2586:	71 09       	sbc	r23, r1
    2588:	3f c0       	rjmp	.+126    	; 0x2608 <__fpcmp_parts_f+0xac>
    258a:	84 30       	cpi	r24, 0x04	; 4
    258c:	21 f0       	breq	.+8      	; 0x2596 <__fpcmp_parts_f+0x3a>
    258e:	92 30       	cpi	r25, 0x02	; 2
    2590:	31 f4       	brne	.+12     	; 0x259e <__fpcmp_parts_f+0x42>
    2592:	82 30       	cpi	r24, 0x02	; 2
    2594:	b9 f1       	breq	.+110    	; 0x2604 <__fpcmp_parts_f+0xa8>
    2596:	81 81       	ldd	r24, Z+1	; 0x01
    2598:	88 23       	and	r24, r24
    259a:	89 f1       	breq	.+98     	; 0x25fe <__fpcmp_parts_f+0xa2>
    259c:	2d c0       	rjmp	.+90     	; 0x25f8 <__fpcmp_parts_f+0x9c>
    259e:	11 96       	adiw	r26, 0x01	; 1
    25a0:	1c 91       	ld	r17, X
    25a2:	11 97       	sbiw	r26, 0x01	; 1
    25a4:	82 30       	cpi	r24, 0x02	; 2
    25a6:	f1 f0       	breq	.+60     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25a8:	81 81       	ldd	r24, Z+1	; 0x01
    25aa:	18 17       	cp	r17, r24
    25ac:	d9 f4       	brne	.+54     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25ae:	12 96       	adiw	r26, 0x02	; 2
    25b0:	2d 91       	ld	r18, X+
    25b2:	3c 91       	ld	r19, X
    25b4:	13 97       	sbiw	r26, 0x03	; 3
    25b6:	82 81       	ldd	r24, Z+2	; 0x02
    25b8:	93 81       	ldd	r25, Z+3	; 0x03
    25ba:	82 17       	cp	r24, r18
    25bc:	93 07       	cpc	r25, r19
    25be:	94 f0       	brlt	.+36     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25c0:	28 17       	cp	r18, r24
    25c2:	39 07       	cpc	r19, r25
    25c4:	bc f0       	brlt	.+46     	; 0x25f4 <__fpcmp_parts_f+0x98>
    25c6:	14 96       	adiw	r26, 0x04	; 4
    25c8:	8d 91       	ld	r24, X+
    25ca:	9d 91       	ld	r25, X+
    25cc:	0d 90       	ld	r0, X+
    25ce:	bc 91       	ld	r27, X
    25d0:	a0 2d       	mov	r26, r0
    25d2:	24 81       	ldd	r18, Z+4	; 0x04
    25d4:	35 81       	ldd	r19, Z+5	; 0x05
    25d6:	46 81       	ldd	r20, Z+6	; 0x06
    25d8:	57 81       	ldd	r21, Z+7	; 0x07
    25da:	28 17       	cp	r18, r24
    25dc:	39 07       	cpc	r19, r25
    25de:	4a 07       	cpc	r20, r26
    25e0:	5b 07       	cpc	r21, r27
    25e2:	18 f4       	brcc	.+6      	; 0x25ea <__fpcmp_parts_f+0x8e>
    25e4:	11 23       	and	r17, r17
    25e6:	41 f0       	breq	.+16     	; 0x25f8 <__fpcmp_parts_f+0x9c>
    25e8:	0a c0       	rjmp	.+20     	; 0x25fe <__fpcmp_parts_f+0xa2>
    25ea:	82 17       	cp	r24, r18
    25ec:	93 07       	cpc	r25, r19
    25ee:	a4 07       	cpc	r26, r20
    25f0:	b5 07       	cpc	r27, r21
    25f2:	40 f4       	brcc	.+16     	; 0x2604 <__fpcmp_parts_f+0xa8>
    25f4:	11 23       	and	r17, r17
    25f6:	19 f0       	breq	.+6      	; 0x25fe <__fpcmp_parts_f+0xa2>
    25f8:	61 e0       	ldi	r22, 0x01	; 1
    25fa:	70 e0       	ldi	r23, 0x00	; 0
    25fc:	05 c0       	rjmp	.+10     	; 0x2608 <__fpcmp_parts_f+0xac>
    25fe:	6f ef       	ldi	r22, 0xFF	; 255
    2600:	7f ef       	ldi	r23, 0xFF	; 255
    2602:	02 c0       	rjmp	.+4      	; 0x2608 <__fpcmp_parts_f+0xac>
    2604:	60 e0       	ldi	r22, 0x00	; 0
    2606:	70 e0       	ldi	r23, 0x00	; 0
    2608:	cb 01       	movw	r24, r22
    260a:	1f 91       	pop	r17
    260c:	08 95       	ret

0000260e <UART_VoidInit>:





void UART_VoidInit(void){
    260e:	df 93       	push	r29
    2610:	cf 93       	push	r28
    2612:	00 d0       	rcall	.+0      	; 0x2614 <UART_VoidInit+0x6>
    2614:	0f 92       	push	r0
    2616:	cd b7       	in	r28, 0x3d	; 61
    2618:	de b7       	in	r29, 0x3e	; 62

	u8 ucsra =0b00000000; // initialize flags, use normal speed and no multiprocessor communication
    261a:	1b 82       	std	Y+3, r1	; 0x03
	u8 ucsrb =0b00011000; /* disable Interrupt, enable transmit and receive, define character with other 2 bits in UCSRC register
    261c:	88 e1       	ldi	r24, 0x18	; 24
    261e:	8a 83       	std	Y+2, r24	; 0x02
	the last data bit if the frame is 9 bits */
	u8 ucsrc =0b10000110; /* enable UCSRC register, enable Asynchronous mode, disable parity bits, enable 1 stop bit
    2620:	86 e8       	ldi	r24, 0x86	; 134
    2622:	89 83       	std	Y+1, r24	; 0x01
	enable 8 bits */

	// if U want to use post build configuration
	// UCSRA
#if PARITY_STATE == PARITY_OFF // disable parity
	CLR_BIT(ucsra,2);
    2624:	8b 81       	ldd	r24, Y+3	; 0x03
    2626:	8b 7f       	andi	r24, 0xFB	; 251
    2628:	8b 83       	std	Y+3, r24	; 0x03
#elif PARITY_STATE == PARITY_ON // enable parity
	SET_BIT(ucsra,2);
#endif

#if PARITY_MODE == DISABLE // disable parity
	CLR_BIT(ucsrc,4);
    262a:	89 81       	ldd	r24, Y+1	; 0x01
    262c:	8f 7e       	andi	r24, 0xEF	; 239
    262e:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(ucsrc,5);
    2630:	89 81       	ldd	r24, Y+1	; 0x01
    2632:	8f 7d       	andi	r24, 0xDF	; 223
    2634:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(ucsrc,5);
#endif


#if DOUBLE_SPEED_MODE == DOUBLE_SPEED_MODE_OFF // disable double speed
	CLR_BIT(ucsra,1);
    2636:	8b 81       	ldd	r24, Y+3	; 0x03
    2638:	8d 7f       	andi	r24, 0xFD	; 253
    263a:	8b 83       	std	Y+3, r24	; 0x03
#elif FRAM_SIZE == SEVEN_BITS // enable 7 bits
	CLR_BIT(ucsrb,2);
	CLR_BIT(ucsrc,1);
	SET_BIT(ucsrc,2);
#elif FRAM_SIZE == EIGHT_BITS // // enable 8 bits
	CLR_BIT(ucsrb,2);
    263c:	8a 81       	ldd	r24, Y+2	; 0x02
    263e:	8b 7f       	andi	r24, 0xFB	; 251
    2640:	8a 83       	std	Y+2, r24	; 0x02
	SET_BIT(ucsrc,1);
    2642:	89 81       	ldd	r24, Y+1	; 0x01
    2644:	82 60       	ori	r24, 0x02	; 2
    2646:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(ucsrc,2);
    2648:	89 81       	ldd	r24, Y+1	; 0x01
    264a:	84 60       	ori	r24, 0x04	; 4
    264c:	89 83       	std	Y+1, r24	; 0x01
#endif

	//UART MODE

#if UART_MODE == Asynchronous // enable Asynchronous
	CLR_BIT(ucsrc,6);
    264e:	89 81       	ldd	r24, Y+1	; 0x01
    2650:	8f 7b       	andi	r24, 0xBF	; 191
    2652:	89 83       	std	Y+1, r24	; 0x01
#elif UART_MODE == synchronous // enable synchronous
	SET_BIT(ucsrc,6);
#endif

#if STOP_BITS == ONE_BIT // enable one stop bit
	CLR_BIT(ucsrc,3);
    2654:	89 81       	ldd	r24, Y+1	; 0x01
    2656:	87 7f       	andi	r24, 0xF7	; 247
    2658:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(ucsrc,3);
#endif


#if TRANSMIT_AT == RISING // enable rising if you are in synchronous
	CLR_BIT(ucsrc,0);
    265a:	89 81       	ldd	r24, Y+1	; 0x01
    265c:	8e 7f       	andi	r24, 0xFE	; 254
    265e:	89 83       	std	Y+1, r24	; 0x01
#elif TRANSMIT_AT == FALLING // enable falling if you are in synchronous
	SET_BIT(ucsrc,0);
#endif
	UCSRA=ucsra;
    2660:	eb e2       	ldi	r30, 0x2B	; 43
    2662:	f0 e0       	ldi	r31, 0x00	; 0
    2664:	8b 81       	ldd	r24, Y+3	; 0x03
    2666:	80 83       	st	Z, r24
	UCSRB=ucsrb;
    2668:	ea e2       	ldi	r30, 0x2A	; 42
    266a:	f0 e0       	ldi	r31, 0x00	; 0
    266c:	8a 81       	ldd	r24, Y+2	; 0x02
    266e:	80 83       	st	Z, r24
	UCSRC=ucsrc;
    2670:	e0 e4       	ldi	r30, 0x40	; 64
    2672:	f0 e0       	ldi	r31, 0x00	; 0
    2674:	89 81       	ldd	r24, Y+1	; 0x01
    2676:	80 83       	st	Z, r24
	UBRRL=103; // set baud rate at 9600
    2678:	e9 e2       	ldi	r30, 0x29	; 41
    267a:	f0 e0       	ldi	r31, 0x00	; 0
    267c:	87 e6       	ldi	r24, 0x67	; 103
    267e:	80 83       	st	Z, r24
	UBRRH=0;   // set baud rate at 9600
    2680:	e0 e4       	ldi	r30, 0x40	; 64
    2682:	f0 e0       	ldi	r31, 0x00	; 0
    2684:	10 82       	st	Z, r1




}
    2686:	0f 90       	pop	r0
    2688:	0f 90       	pop	r0
    268a:	0f 90       	pop	r0
    268c:	cf 91       	pop	r28
    268e:	df 91       	pop	r29
    2690:	08 95       	ret

00002692 <UART_VoidTransmit>:

void UART_VoidTransmit(u8 Data){
    2692:	df 93       	push	r29
    2694:	cf 93       	push	r28
    2696:	0f 92       	push	r0
    2698:	cd b7       	in	r28, 0x3d	; 61
    269a:	de b7       	in	r29, 0x3e	; 62
    269c:	89 83       	std	Y+1, r24	; 0x01
	while(GET_BIT(UCSRA,5)==0); // wait on transmit flag
    269e:	eb e2       	ldi	r30, 0x2B	; 43
    26a0:	f0 e0       	ldi	r31, 0x00	; 0
    26a2:	80 81       	ld	r24, Z
    26a4:	82 95       	swap	r24
    26a6:	86 95       	lsr	r24
    26a8:	87 70       	andi	r24, 0x07	; 7
    26aa:	88 2f       	mov	r24, r24
    26ac:	90 e0       	ldi	r25, 0x00	; 0
    26ae:	81 70       	andi	r24, 0x01	; 1
    26b0:	90 70       	andi	r25, 0x00	; 0
    26b2:	00 97       	sbiw	r24, 0x00	; 0
    26b4:	a1 f3       	breq	.-24     	; 0x269e <UART_VoidTransmit+0xc>
	UDR=Data;
    26b6:	ec e2       	ldi	r30, 0x2C	; 44
    26b8:	f0 e0       	ldi	r31, 0x00	; 0
    26ba:	89 81       	ldd	r24, Y+1	; 0x01
    26bc:	80 83       	st	Z, r24
}
    26be:	0f 90       	pop	r0
    26c0:	cf 91       	pop	r28
    26c2:	df 91       	pop	r29
    26c4:	08 95       	ret

000026c6 <UART_VoidRecieve>:
u8 UART_VoidRecieve(void){
    26c6:	df 93       	push	r29
    26c8:	cf 93       	push	r28
    26ca:	cd b7       	in	r28, 0x3d	; 61
    26cc:	de b7       	in	r29, 0x3e	; 62

	while(GET_BIT(UCSRA,7)==0); // wait on receive flag
    26ce:	eb e2       	ldi	r30, 0x2B	; 43
    26d0:	f0 e0       	ldi	r31, 0x00	; 0
    26d2:	80 81       	ld	r24, Z
    26d4:	88 23       	and	r24, r24
    26d6:	dc f7       	brge	.-10     	; 0x26ce <UART_VoidRecieve+0x8>

	return UDR;
    26d8:	ec e2       	ldi	r30, 0x2C	; 44
    26da:	f0 e0       	ldi	r31, 0x00	; 0
    26dc:	80 81       	ld	r24, Z
}
    26de:	cf 91       	pop	r28
    26e0:	df 91       	pop	r29
    26e2:	08 95       	ret

000026e4 <UART_voidWriteString>:
void UART_voidWriteString  ( u8 *ptr ){
    26e4:	df 93       	push	r29
    26e6:	cf 93       	push	r28
    26e8:	00 d0       	rcall	.+0      	; 0x26ea <UART_voidWriteString+0x6>
    26ea:	0f 92       	push	r0
    26ec:	cd b7       	in	r28, 0x3d	; 61
    26ee:	de b7       	in	r29, 0x3e	; 62
    26f0:	9b 83       	std	Y+3, r25	; 0x03
    26f2:	8a 83       	std	Y+2, r24	; 0x02

	u8 i = 0 ; // counter for array of character
    26f4:	19 82       	std	Y+1, r1	; 0x01
    26f6:	0e c0       	rjmp	.+28     	; 0x2714 <UART_voidWriteString+0x30>

	while( ptr[ i ] != '\0' ){ // check when the array reached the null character

		UART_VoidTransmit(ptr[i] ); // transmit array of character
    26f8:	89 81       	ldd	r24, Y+1	; 0x01
    26fa:	28 2f       	mov	r18, r24
    26fc:	30 e0       	ldi	r19, 0x00	; 0
    26fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2700:	9b 81       	ldd	r25, Y+3	; 0x03
    2702:	fc 01       	movw	r30, r24
    2704:	e2 0f       	add	r30, r18
    2706:	f3 1f       	adc	r31, r19
    2708:	80 81       	ld	r24, Z
    270a:	0e 94 49 13 	call	0x2692	; 0x2692 <UART_VoidTransmit>
		i++; // increase counter
    270e:	89 81       	ldd	r24, Y+1	; 0x01
    2710:	8f 5f       	subi	r24, 0xFF	; 255
    2712:	89 83       	std	Y+1, r24	; 0x01
}
void UART_voidWriteString  ( u8 *ptr ){

	u8 i = 0 ; // counter for array of character

	while( ptr[ i ] != '\0' ){ // check when the array reached the null character
    2714:	89 81       	ldd	r24, Y+1	; 0x01
    2716:	28 2f       	mov	r18, r24
    2718:	30 e0       	ldi	r19, 0x00	; 0
    271a:	8a 81       	ldd	r24, Y+2	; 0x02
    271c:	9b 81       	ldd	r25, Y+3	; 0x03
    271e:	fc 01       	movw	r30, r24
    2720:	e2 0f       	add	r30, r18
    2722:	f3 1f       	adc	r31, r19
    2724:	80 81       	ld	r24, Z
    2726:	88 23       	and	r24, r24
    2728:	39 f7       	brne	.-50     	; 0x26f8 <UART_voidWriteString+0x14>
		UART_VoidTransmit(ptr[i] ); // transmit array of character
		i++; // increase counter

	}

}
    272a:	0f 90       	pop	r0
    272c:	0f 90       	pop	r0
    272e:	0f 90       	pop	r0
    2730:	cf 91       	pop	r28
    2732:	df 91       	pop	r29
    2734:	08 95       	ret

00002736 <UART_voidReadString>:

u8 String[20];
u8 * UART_voidReadString(void){
    2736:	df 93       	push	r29
    2738:	cf 93       	push	r28
    273a:	00 d0       	rcall	.+0      	; 0x273c <UART_voidReadString+0x6>
    273c:	cd b7       	in	r28, 0x3d	; 61
    273e:	de b7       	in	r29, 0x3e	; 62
	u8 i=0;u8 x=0;
    2740:	1a 82       	std	Y+2, r1	; 0x02
    2742:	19 82       	std	Y+1, r1	; 0x01
    2744:	0b c0       	rjmp	.+22     	; 0x275c <UART_voidReadString+0x26>

	while((x=UART_VoidRecieve()) != 'E') // check when if the last character in receive string is E
	{
		String[i]=x; // store the receive string in array of character
    2746:	8a 81       	ldd	r24, Y+2	; 0x02
    2748:	88 2f       	mov	r24, r24
    274a:	90 e0       	ldi	r25, 0x00	; 0
    274c:	fc 01       	movw	r30, r24
    274e:	e7 54       	subi	r30, 0x47	; 71
    2750:	fe 4f       	sbci	r31, 0xFE	; 254
    2752:	89 81       	ldd	r24, Y+1	; 0x01
    2754:	80 83       	st	Z, r24
		i++; // increase counter
    2756:	8a 81       	ldd	r24, Y+2	; 0x02
    2758:	8f 5f       	subi	r24, 0xFF	; 255
    275a:	8a 83       	std	Y+2, r24	; 0x02

u8 String[20];
u8 * UART_voidReadString(void){
	u8 i=0;u8 x=0;

	while((x=UART_VoidRecieve()) != 'E') // check when if the last character in receive string is E
    275c:	0e 94 63 13 	call	0x26c6	; 0x26c6 <UART_VoidRecieve>
    2760:	89 83       	std	Y+1, r24	; 0x01
    2762:	89 81       	ldd	r24, Y+1	; 0x01
    2764:	85 34       	cpi	r24, 0x45	; 69
    2766:	79 f7       	brne	.-34     	; 0x2746 <UART_voidReadString+0x10>
	{
		String[i]=x; // store the receive string in array of character
		i++; // increase counter
	}
	String[i]='\0'; // end array with the null character
    2768:	8a 81       	ldd	r24, Y+2	; 0x02
    276a:	88 2f       	mov	r24, r24
    276c:	90 e0       	ldi	r25, 0x00	; 0
    276e:	fc 01       	movw	r30, r24
    2770:	e7 54       	subi	r30, 0x47	; 71
    2772:	fe 4f       	sbci	r31, 0xFE	; 254
    2774:	10 82       	st	Z, r1
	return String; // return receive data
    2776:	89 eb       	ldi	r24, 0xB9	; 185
    2778:	91 e0       	ldi	r25, 0x01	; 1

}
    277a:	0f 90       	pop	r0
    277c:	0f 90       	pop	r0
    277e:	cf 91       	pop	r28
    2780:	df 91       	pop	r29
    2782:	08 95       	ret

00002784 <TIM0_voidInit>:

#include "TIM0_interface.h"
#include "TIM0_config.h"
#include "TIM0_private.h"

void TIM0_voidInit(void){
    2784:	df 93       	push	r29
    2786:	cf 93       	push	r28
    2788:	cd b7       	in	r28, 0x3d	; 61
    278a:	de b7       	in	r29, 0x3e	; 62

	CLR_BIT( TCCR0_REG , 7 );
    278c:	a3 e5       	ldi	r26, 0x53	; 83
    278e:	b0 e0       	ldi	r27, 0x00	; 0
    2790:	e3 e5       	ldi	r30, 0x53	; 83
    2792:	f0 e0       	ldi	r31, 0x00	; 0
    2794:	80 81       	ld	r24, Z
    2796:	8f 77       	andi	r24, 0x7F	; 127
    2798:	8c 93       	st	X, r24
			CLR_BIT( TCCR0_REG , 6 );
			SET_BIT( TCCR0_REG , 3 );

	#elif     TIM0_MODE == TIM0_FAST_PWM_MODE

			SET_BIT( TCCR0_REG , 6 );
    279a:	a3 e5       	ldi	r26, 0x53	; 83
    279c:	b0 e0       	ldi	r27, 0x00	; 0
    279e:	e3 e5       	ldi	r30, 0x53	; 83
    27a0:	f0 e0       	ldi	r31, 0x00	; 0
    27a2:	80 81       	ld	r24, Z
    27a4:	80 64       	ori	r24, 0x40	; 64
    27a6:	8c 93       	st	X, r24
			SET_BIT( TCCR0_REG , 3 );
    27a8:	a3 e5       	ldi	r26, 0x53	; 83
    27aa:	b0 e0       	ldi	r27, 0x00	; 0
    27ac:	e3 e5       	ldi	r30, 0x53	; 83
    27ae:	f0 e0       	ldi	r31, 0x00	; 0
    27b0:	80 81       	ld	r24, Z
    27b2:	88 60       	ori	r24, 0x08	; 8
    27b4:	8c 93       	st	X, r24
				CLR_BIT( TCCR0_REG , 5 );

	#elif   TIM0_OCO_STATUS == TIM0_OC0_CLEAR


				CLR_BIT( TCCR0_REG , 4 );
    27b6:	a3 e5       	ldi	r26, 0x53	; 83
    27b8:	b0 e0       	ldi	r27, 0x00	; 0
    27ba:	e3 e5       	ldi	r30, 0x53	; 83
    27bc:	f0 e0       	ldi	r31, 0x00	; 0
    27be:	80 81       	ld	r24, Z
    27c0:	8f 7e       	andi	r24, 0xEF	; 239
    27c2:	8c 93       	st	X, r24
				SET_BIT( TCCR0_REG , 5 );
    27c4:	a3 e5       	ldi	r26, 0x53	; 83
    27c6:	b0 e0       	ldi	r27, 0x00	; 0
    27c8:	e3 e5       	ldi	r30, 0x53	; 83
    27ca:	f0 e0       	ldi	r31, 0x00	; 0
    27cc:	80 81       	ld	r24, Z
    27ce:	80 62       	ori	r24, 0x20	; 32
    27d0:	8c 93       	st	X, r24

					SET_BIT( TIMSK0_REG , 1 );

	#elif  TIM0_INT_STATUS == TIM0_INT_DISABLE

					CLR_BIT( TIMSK0_REG , 0 );
    27d2:	a9 e5       	ldi	r26, 0x59	; 89
    27d4:	b0 e0       	ldi	r27, 0x00	; 0
    27d6:	e9 e5       	ldi	r30, 0x59	; 89
    27d8:	f0 e0       	ldi	r31, 0x00	; 0
    27da:	80 81       	ld	r24, Z
    27dc:	8e 7f       	andi	r24, 0xFE	; 254
    27de:	8c 93       	st	X, r24
					CLR_BIT( TIMSK0_REG , 1 );
    27e0:	a9 e5       	ldi	r26, 0x59	; 89
    27e2:	b0 e0       	ldi	r27, 0x00	; 0
    27e4:	e9 e5       	ldi	r30, 0x59	; 89
    27e6:	f0 e0       	ldi	r31, 0x00	; 0
    27e8:	80 81       	ld	r24, Z
    27ea:	8d 7f       	andi	r24, 0xFD	; 253
    27ec:	8c 93       	st	X, r24

	#endif

	TCCR0_REG |= TIM0_PRESCALLER ;
    27ee:	a3 e5       	ldi	r26, 0x53	; 83
    27f0:	b0 e0       	ldi	r27, 0x00	; 0
    27f2:	e3 e5       	ldi	r30, 0x53	; 83
    27f4:	f0 e0       	ldi	r31, 0x00	; 0
    27f6:	80 81       	ld	r24, Z
    27f8:	84 60       	ori	r24, 0x04	; 4
    27fa:	8c 93       	st	X, r24

}
    27fc:	cf 91       	pop	r28
    27fe:	df 91       	pop	r29
    2800:	08 95       	ret

00002802 <TIM0_voidTovfPreload>:


void TIM0_voidTovfPreload( u8 Copy_u8Value ){
    2802:	df 93       	push	r29
    2804:	cf 93       	push	r28
    2806:	0f 92       	push	r0
    2808:	cd b7       	in	r28, 0x3d	; 61
    280a:	de b7       	in	r29, 0x3e	; 62
    280c:	89 83       	std	Y+1, r24	; 0x01

	TCNT0_REG = Copy_u8Value ;
    280e:	e2 e5       	ldi	r30, 0x52	; 82
    2810:	f0 e0       	ldi	r31, 0x00	; 0
    2812:	89 81       	ldd	r24, Y+1	; 0x01
    2814:	80 83       	st	Z, r24

}
    2816:	0f 90       	pop	r0
    2818:	cf 91       	pop	r28
    281a:	df 91       	pop	r29
    281c:	08 95       	ret

0000281e <TIM0_voidTctcfPreload>:


void TIM0_voidTctcfPreload( u8 Copy_u8Value ){
    281e:	df 93       	push	r29
    2820:	cf 93       	push	r28
    2822:	0f 92       	push	r0
    2824:	cd b7       	in	r28, 0x3d	; 61
    2826:	de b7       	in	r29, 0x3e	; 62
    2828:	89 83       	std	Y+1, r24	; 0x01

	OCR0_REG = Copy_u8Value ;
    282a:	ec e5       	ldi	r30, 0x5C	; 92
    282c:	f0 e0       	ldi	r31, 0x00	; 0
    282e:	89 81       	ldd	r24, Y+1	; 0x01
    2830:	80 83       	st	Z, r24

}
    2832:	0f 90       	pop	r0
    2834:	cf 91       	pop	r28
    2836:	df 91       	pop	r29
    2838:	08 95       	ret

0000283a <TIM0_u8GetFlag>:


u8   TIM0_u8GetFlag( u8 Copy_u8Flag ){
    283a:	df 93       	push	r29
    283c:	cf 93       	push	r28
    283e:	0f 92       	push	r0
    2840:	cd b7       	in	r28, 0x3d	; 61
    2842:	de b7       	in	r29, 0x3e	; 62
    2844:	89 83       	std	Y+1, r24	; 0x01

	return GET_BIT( TIFR0_REG , Copy_u8Flag );
    2846:	e8 e5       	ldi	r30, 0x58	; 88
    2848:	f0 e0       	ldi	r31, 0x00	; 0
    284a:	80 81       	ld	r24, Z
    284c:	28 2f       	mov	r18, r24
    284e:	30 e0       	ldi	r19, 0x00	; 0
    2850:	89 81       	ldd	r24, Y+1	; 0x01
    2852:	88 2f       	mov	r24, r24
    2854:	90 e0       	ldi	r25, 0x00	; 0
    2856:	a9 01       	movw	r20, r18
    2858:	02 c0       	rjmp	.+4      	; 0x285e <TIM0_u8GetFlag+0x24>
    285a:	55 95       	asr	r21
    285c:	47 95       	ror	r20
    285e:	8a 95       	dec	r24
    2860:	e2 f7       	brpl	.-8      	; 0x285a <TIM0_u8GetFlag+0x20>
    2862:	ca 01       	movw	r24, r20
    2864:	81 70       	andi	r24, 0x01	; 1

}
    2866:	0f 90       	pop	r0
    2868:	cf 91       	pop	r28
    286a:	df 91       	pop	r29
    286c:	08 95       	ret

0000286e <TIM0_CTC_voidSetCallBack>:


void (*TIM0_CALLBACK[2])(void);

void TIM0_CTC_voidSetCallBack( void(*ptr)(void)){
    286e:	df 93       	push	r29
    2870:	cf 93       	push	r28
    2872:	00 d0       	rcall	.+0      	; 0x2874 <TIM0_CTC_voidSetCallBack+0x6>
    2874:	cd b7       	in	r28, 0x3d	; 61
    2876:	de b7       	in	r29, 0x3e	; 62
    2878:	9a 83       	std	Y+2, r25	; 0x02
    287a:	89 83       	std	Y+1, r24	; 0x01

	TIM0_CALLBACK[TIM0_CTC] = ptr;
    287c:	89 81       	ldd	r24, Y+1	; 0x01
    287e:	9a 81       	ldd	r25, Y+2	; 0x02
    2880:	90 93 d0 01 	sts	0x01D0, r25
    2884:	80 93 cf 01 	sts	0x01CF, r24

}
    2888:	0f 90       	pop	r0
    288a:	0f 90       	pop	r0
    288c:	cf 91       	pop	r28
    288e:	df 91       	pop	r29
    2890:	08 95       	ret

00002892 <__vector_10>:

void __vector_10(void){
    2892:	1f 92       	push	r1
    2894:	0f 92       	push	r0
    2896:	0f b6       	in	r0, 0x3f	; 63
    2898:	0f 92       	push	r0
    289a:	11 24       	eor	r1, r1
    289c:	2f 93       	push	r18
    289e:	3f 93       	push	r19
    28a0:	4f 93       	push	r20
    28a2:	5f 93       	push	r21
    28a4:	6f 93       	push	r22
    28a6:	7f 93       	push	r23
    28a8:	8f 93       	push	r24
    28aa:	9f 93       	push	r25
    28ac:	af 93       	push	r26
    28ae:	bf 93       	push	r27
    28b0:	ef 93       	push	r30
    28b2:	ff 93       	push	r31
    28b4:	df 93       	push	r29
    28b6:	cf 93       	push	r28
    28b8:	cd b7       	in	r28, 0x3d	; 61
    28ba:	de b7       	in	r29, 0x3e	; 62

	TIM0_CALLBACK[TIM0_CTC]();
    28bc:	e0 91 cf 01 	lds	r30, 0x01CF
    28c0:	f0 91 d0 01 	lds	r31, 0x01D0
    28c4:	09 95       	icall

}
    28c6:	cf 91       	pop	r28
    28c8:	df 91       	pop	r29
    28ca:	ff 91       	pop	r31
    28cc:	ef 91       	pop	r30
    28ce:	bf 91       	pop	r27
    28d0:	af 91       	pop	r26
    28d2:	9f 91       	pop	r25
    28d4:	8f 91       	pop	r24
    28d6:	7f 91       	pop	r23
    28d8:	6f 91       	pop	r22
    28da:	5f 91       	pop	r21
    28dc:	4f 91       	pop	r20
    28de:	3f 91       	pop	r19
    28e0:	2f 91       	pop	r18
    28e2:	0f 90       	pop	r0
    28e4:	0f be       	out	0x3f, r0	; 63
    28e6:	0f 90       	pop	r0
    28e8:	1f 90       	pop	r1
    28ea:	18 95       	reti

000028ec <TIM0_OV_voidSetCallBack>:


void TIM0_OV_voidSetCallBack( void(*ptr)(void)){
    28ec:	df 93       	push	r29
    28ee:	cf 93       	push	r28
    28f0:	00 d0       	rcall	.+0      	; 0x28f2 <TIM0_OV_voidSetCallBack+0x6>
    28f2:	cd b7       	in	r28, 0x3d	; 61
    28f4:	de b7       	in	r29, 0x3e	; 62
    28f6:	9a 83       	std	Y+2, r25	; 0x02
    28f8:	89 83       	std	Y+1, r24	; 0x01

	TIM0_CALLBACK[TIM0_OVF] = ptr;
    28fa:	89 81       	ldd	r24, Y+1	; 0x01
    28fc:	9a 81       	ldd	r25, Y+2	; 0x02
    28fe:	90 93 ce 01 	sts	0x01CE, r25
    2902:	80 93 cd 01 	sts	0x01CD, r24

}
    2906:	0f 90       	pop	r0
    2908:	0f 90       	pop	r0
    290a:	cf 91       	pop	r28
    290c:	df 91       	pop	r29
    290e:	08 95       	ret

00002910 <__vector_11>:

void __vector_11(void){
    2910:	1f 92       	push	r1
    2912:	0f 92       	push	r0
    2914:	0f b6       	in	r0, 0x3f	; 63
    2916:	0f 92       	push	r0
    2918:	11 24       	eor	r1, r1
    291a:	2f 93       	push	r18
    291c:	3f 93       	push	r19
    291e:	4f 93       	push	r20
    2920:	5f 93       	push	r21
    2922:	6f 93       	push	r22
    2924:	7f 93       	push	r23
    2926:	8f 93       	push	r24
    2928:	9f 93       	push	r25
    292a:	af 93       	push	r26
    292c:	bf 93       	push	r27
    292e:	ef 93       	push	r30
    2930:	ff 93       	push	r31
    2932:	df 93       	push	r29
    2934:	cf 93       	push	r28
    2936:	cd b7       	in	r28, 0x3d	; 61
    2938:	de b7       	in	r29, 0x3e	; 62

	TIM0_CALLBACK[TIM0_OVF]();
    293a:	e0 91 cd 01 	lds	r30, 0x01CD
    293e:	f0 91 ce 01 	lds	r31, 0x01CE
    2942:	09 95       	icall

}
    2944:	cf 91       	pop	r28
    2946:	df 91       	pop	r29
    2948:	ff 91       	pop	r31
    294a:	ef 91       	pop	r30
    294c:	bf 91       	pop	r27
    294e:	af 91       	pop	r26
    2950:	9f 91       	pop	r25
    2952:	8f 91       	pop	r24
    2954:	7f 91       	pop	r23
    2956:	6f 91       	pop	r22
    2958:	5f 91       	pop	r21
    295a:	4f 91       	pop	r20
    295c:	3f 91       	pop	r19
    295e:	2f 91       	pop	r18
    2960:	0f 90       	pop	r0
    2962:	0f be       	out	0x3f, r0	; 63
    2964:	0f 90       	pop	r0
    2966:	1f 90       	pop	r1
    2968:	18 95       	reti

0000296a <SPI_voidMasterInit>:
#include "SPI_interface.h"
#include "SPI_private.h"
#include "SPI_config.h"

void SPI_voidMasterInit (void)
{ // in master mode
    296a:	df 93       	push	r29
    296c:	cf 93       	push	r28
    296e:	cd b7       	in	r28, 0x3d	; 61
    2970:	de b7       	in	r29, 0x3e	; 62
	 DIO_voidSetPinDirection  (PORTB , PIN5 , OUTPUT); // set MOSI pin output
    2972:	81 e0       	ldi	r24, 0x01	; 1
    2974:	65 e0       	ldi	r22, 0x05	; 5
    2976:	41 e0       	ldi	r20, 0x01	; 1
    2978:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	 DIO_voidSetPinDirection  (PORTB , PIN6 , INPUT); // set MISO pin input
    297c:	81 e0       	ldi	r24, 0x01	; 1
    297e:	66 e0       	ldi	r22, 0x06	; 6
    2980:	40 e0       	ldi	r20, 0x00	; 0
    2982:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	 DIO_voidSetPinDirection  (PORTB , PIN7 , OUTPUT); // set clock pin output
    2986:	81 e0       	ldi	r24, 0x01	; 1
    2988:	67 e0       	ldi	r22, 0x07	; 7
    298a:	41 e0       	ldi	r20, 0x01	; 1
    298c:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	 DIO_voidSetPinDirection  (PORTB , PIN4 , OUTPUT); // set chip select pin output
    2990:	81 e0       	ldi	r24, 0x01	; 1
    2992:	64 e0       	ldi	r22, 0x04	; 4
    2994:	41 e0       	ldi	r20, 0x01	; 1
    2996:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	SPCR_REG = 0b01111110; /* disable interrupt, enable SPI, enable LSB, enable master SPI mode, leading edge is falling and Trailing edge is rising, Leading Edge is setup
    299a:	ed e2       	ldi	r30, 0x2D	; 45
    299c:	f0 e0       	ldi	r31, 0x00	; 0
    299e:	8e e7       	ldi	r24, 0x7E	; 126
    29a0:	80 83       	st	Z, r24
	and Trailing edge is sample and prescaller is divided by 64 */

}
    29a2:	cf 91       	pop	r28
    29a4:	df 91       	pop	r29
    29a6:	08 95       	ret

000029a8 <SPI_voidSlaveInit>:

void SPI_voidSlaveInit (void)
{ // in slave mode
    29a8:	df 93       	push	r29
    29aa:	cf 93       	push	r28
    29ac:	cd b7       	in	r28, 0x3d	; 61
    29ae:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDirection  (PORTB , PIN5 , INPUT); // set MOSI pin input
    29b0:	81 e0       	ldi	r24, 0x01	; 1
    29b2:	65 e0       	ldi	r22, 0x05	; 5
    29b4:	40 e0       	ldi	r20, 0x00	; 0
    29b6:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection  (PORTB , PIN6 , OUTPUT); // set MISO pin output
    29ba:	81 e0       	ldi	r24, 0x01	; 1
    29bc:	66 e0       	ldi	r22, 0x06	; 6
    29be:	41 e0       	ldi	r20, 0x01	; 1
    29c0:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection  (PORTB , PIN7 , INPUT); // set clock pin input
    29c4:	81 e0       	ldi	r24, 0x01	; 1
    29c6:	67 e0       	ldi	r22, 0x07	; 7
    29c8:	40 e0       	ldi	r20, 0x00	; 0
    29ca:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection  (PORTB , PIN4 , INPUT); // set chip select pin input
    29ce:	81 e0       	ldi	r24, 0x01	; 1
    29d0:	64 e0       	ldi	r22, 0x04	; 4
    29d2:	40 e0       	ldi	r20, 0x00	; 0
    29d4:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	SPCR_REG = 0b01101100; /* disable interrupt, enable SPI, enable LSB, enable slave SPI mode, leading edge is falling and Trailing edge is rising,Leading Edge is setup
    29d8:	ed e2       	ldi	r30, 0x2D	; 45
    29da:	f0 e0       	ldi	r31, 0x00	; 0
    29dc:	8c e6       	ldi	r24, 0x6C	; 108
    29de:	80 83       	st	Z, r24
	and Trailing edge is sample and no need for clock */
}
    29e0:	cf 91       	pop	r28
    29e2:	df 91       	pop	r29
    29e4:	08 95       	ret

000029e6 <SPI_u8MasterTransmitReceive>:

u8 SPI_u8MasterTransmitReceive (u8 Data)
{
    29e6:	df 93       	push	r29
    29e8:	cf 93       	push	r28
    29ea:	0f 92       	push	r0
    29ec:	cd b7       	in	r28, 0x3d	; 61
    29ee:	de b7       	in	r29, 0x3e	; 62
    29f0:	89 83       	std	Y+1, r24	; 0x01
	DIO_voidSetPinValue      (PORTB , PIN4 , 0);
    29f2:	81 e0       	ldi	r24, 0x01	; 1
    29f4:	64 e0       	ldi	r22, 0x04	; 4
    29f6:	40 e0       	ldi	r20, 0x00	; 0
    29f8:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	SPDR_REG = Data;                            //  send data
    29fc:	ef e2       	ldi	r30, 0x2F	; 47
    29fe:	f0 e0       	ldi	r31, 0x00	; 0
    2a00:	89 81       	ldd	r24, Y+1	; 0x01
    2a02:	80 83       	st	Z, r24
	while (GET_BIT (SPSR_REG , 7) == 0);        // wait on flag
    2a04:	ee e2       	ldi	r30, 0x2E	; 46
    2a06:	f0 e0       	ldi	r31, 0x00	; 0
    2a08:	80 81       	ld	r24, Z
    2a0a:	88 23       	and	r24, r24
    2a0c:	dc f7       	brge	.-10     	; 0x2a04 <SPI_u8MasterTransmitReceive+0x1e>
	DIO_voidSetPinValue      (PORTB , PIN4 , 1);
    2a0e:	81 e0       	ldi	r24, 0x01	; 1
    2a10:	64 e0       	ldi	r22, 0x04	; 4
    2a12:	41 e0       	ldi	r20, 0x01	; 1
    2a14:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	return SPDR_REG; // return data
    2a18:	ef e2       	ldi	r30, 0x2F	; 47
    2a1a:	f0 e0       	ldi	r31, 0x00	; 0
    2a1c:	80 81       	ld	r24, Z
}
    2a1e:	0f 90       	pop	r0
    2a20:	cf 91       	pop	r28
    2a22:	df 91       	pop	r29
    2a24:	08 95       	ret

00002a26 <SPI_u8SlaveTransmitReceive>:

u8 SPI_u8SlaveTransmitReceive (u8 Data)
{
    2a26:	df 93       	push	r29
    2a28:	cf 93       	push	r28
    2a2a:	0f 92       	push	r0
    2a2c:	cd b7       	in	r28, 0x3d	; 61
    2a2e:	de b7       	in	r29, 0x3e	; 62
    2a30:	89 83       	std	Y+1, r24	; 0x01
	SPDR_REG = Data; // send data
    2a32:	ef e2       	ldi	r30, 0x2F	; 47
    2a34:	f0 e0       	ldi	r31, 0x00	; 0
    2a36:	89 81       	ldd	r24, Y+1	; 0x01
    2a38:	80 83       	st	Z, r24
	while (GET_BIT (SPSR_REG , 7) == 0); // wait on flag
    2a3a:	ee e2       	ldi	r30, 0x2E	; 46
    2a3c:	f0 e0       	ldi	r31, 0x00	; 0
    2a3e:	80 81       	ld	r24, Z
    2a40:	88 23       	and	r24, r24
    2a42:	dc f7       	brge	.-10     	; 0x2a3a <SPI_u8SlaveTransmitReceive+0x14>
	return SPDR_REG; // return data
    2a44:	ef e2       	ldi	r30, 0x2F	; 47
    2a46:	f0 e0       	ldi	r31, 0x00	; 0
    2a48:	80 81       	ld	r24, Z
}
    2a4a:	0f 90       	pop	r0
    2a4c:	cf 91       	pop	r28
    2a4e:	df 91       	pop	r29
    2a50:	08 95       	ret

00002a52 <GIE_voidEnable>:

#include "GIE_interface.h"
#include "GIE_private.h"


void GIE_voidEnable  (void){
    2a52:	df 93       	push	r29
    2a54:	cf 93       	push	r28
    2a56:	cd b7       	in	r28, 0x3d	; 61
    2a58:	de b7       	in	r29, 0x3e	; 62

	SET_BIT( SREG_REG , 7 );
    2a5a:	af e5       	ldi	r26, 0x5F	; 95
    2a5c:	b0 e0       	ldi	r27, 0x00	; 0
    2a5e:	ef e5       	ldi	r30, 0x5F	; 95
    2a60:	f0 e0       	ldi	r31, 0x00	; 0
    2a62:	80 81       	ld	r24, Z
    2a64:	80 68       	ori	r24, 0x80	; 128
    2a66:	8c 93       	st	X, r24

}
    2a68:	cf 91       	pop	r28
    2a6a:	df 91       	pop	r29
    2a6c:	08 95       	ret

00002a6e <GIE_voidDisable>:
void GIE_voidDisable (void){
    2a6e:	df 93       	push	r29
    2a70:	cf 93       	push	r28
    2a72:	cd b7       	in	r28, 0x3d	; 61
    2a74:	de b7       	in	r29, 0x3e	; 62

	CLR_BIT( SREG_REG , 7 );
    2a76:	af e5       	ldi	r26, 0x5F	; 95
    2a78:	b0 e0       	ldi	r27, 0x00	; 0
    2a7a:	ef e5       	ldi	r30, 0x5F	; 95
    2a7c:	f0 e0       	ldi	r31, 0x00	; 0
    2a7e:	80 81       	ld	r24, Z
    2a80:	8f 77       	andi	r24, 0x7F	; 127
    2a82:	8c 93       	st	X, r24

}
    2a84:	cf 91       	pop	r28
    2a86:	df 91       	pop	r29
    2a88:	08 95       	ret

00002a8a <EXTI_voidSetCallBack>:
#include "EXTI_private.h"
#include "EXTI_config.h"

void (*EXTI_CALLBACK[3])(void);

void EXTI_voidSetCallBack( void(*ptr)(void),u8 Copy_u8Line ){
    2a8a:	df 93       	push	r29
    2a8c:	cf 93       	push	r28
    2a8e:	00 d0       	rcall	.+0      	; 0x2a90 <EXTI_voidSetCallBack+0x6>
    2a90:	0f 92       	push	r0
    2a92:	cd b7       	in	r28, 0x3d	; 61
    2a94:	de b7       	in	r29, 0x3e	; 62
    2a96:	9a 83       	std	Y+2, r25	; 0x02
    2a98:	89 83       	std	Y+1, r24	; 0x01
    2a9a:	6b 83       	std	Y+3, r22	; 0x03

	EXTI_CALLBACK[Copy_u8Line] = ptr;
    2a9c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a9e:	88 2f       	mov	r24, r24
    2aa0:	90 e0       	ldi	r25, 0x00	; 0
    2aa2:	88 0f       	add	r24, r24
    2aa4:	99 1f       	adc	r25, r25
    2aa6:	fc 01       	movw	r30, r24
    2aa8:	ef 52       	subi	r30, 0x2F	; 47
    2aaa:	fe 4f       	sbci	r31, 0xFE	; 254
    2aac:	89 81       	ldd	r24, Y+1	; 0x01
    2aae:	9a 81       	ldd	r25, Y+2	; 0x02
    2ab0:	91 83       	std	Z+1, r25	; 0x01
    2ab2:	80 83       	st	Z, r24

}
    2ab4:	0f 90       	pop	r0
    2ab6:	0f 90       	pop	r0
    2ab8:	0f 90       	pop	r0
    2aba:	cf 91       	pop	r28
    2abc:	df 91       	pop	r29
    2abe:	08 95       	ret

00002ac0 <__vector_1>:

void __vector_1(void){
    2ac0:	1f 92       	push	r1
    2ac2:	0f 92       	push	r0
    2ac4:	0f b6       	in	r0, 0x3f	; 63
    2ac6:	0f 92       	push	r0
    2ac8:	11 24       	eor	r1, r1
    2aca:	2f 93       	push	r18
    2acc:	3f 93       	push	r19
    2ace:	4f 93       	push	r20
    2ad0:	5f 93       	push	r21
    2ad2:	6f 93       	push	r22
    2ad4:	7f 93       	push	r23
    2ad6:	8f 93       	push	r24
    2ad8:	9f 93       	push	r25
    2ada:	af 93       	push	r26
    2adc:	bf 93       	push	r27
    2ade:	ef 93       	push	r30
    2ae0:	ff 93       	push	r31
    2ae2:	df 93       	push	r29
    2ae4:	cf 93       	push	r28
    2ae6:	cd b7       	in	r28, 0x3d	; 61
    2ae8:	de b7       	in	r29, 0x3e	; 62

	EXTI_CALLBACK[0]();
    2aea:	e0 91 d1 01 	lds	r30, 0x01D1
    2aee:	f0 91 d2 01 	lds	r31, 0x01D2
    2af2:	09 95       	icall

}
    2af4:	cf 91       	pop	r28
    2af6:	df 91       	pop	r29
    2af8:	ff 91       	pop	r31
    2afa:	ef 91       	pop	r30
    2afc:	bf 91       	pop	r27
    2afe:	af 91       	pop	r26
    2b00:	9f 91       	pop	r25
    2b02:	8f 91       	pop	r24
    2b04:	7f 91       	pop	r23
    2b06:	6f 91       	pop	r22
    2b08:	5f 91       	pop	r21
    2b0a:	4f 91       	pop	r20
    2b0c:	3f 91       	pop	r19
    2b0e:	2f 91       	pop	r18
    2b10:	0f 90       	pop	r0
    2b12:	0f be       	out	0x3f, r0	; 63
    2b14:	0f 90       	pop	r0
    2b16:	1f 90       	pop	r1
    2b18:	18 95       	reti

00002b1a <__vector_2>:
void __vector_2(void){
    2b1a:	df 93       	push	r29
    2b1c:	cf 93       	push	r28
    2b1e:	cd b7       	in	r28, 0x3d	; 61
    2b20:	de b7       	in	r29, 0x3e	; 62

	EXTI_CALLBACK[1]();
    2b22:	e0 91 d3 01 	lds	r30, 0x01D3
    2b26:	f0 91 d4 01 	lds	r31, 0x01D4
    2b2a:	09 95       	icall

}
    2b2c:	cf 91       	pop	r28
    2b2e:	df 91       	pop	r29
    2b30:	08 95       	ret

00002b32 <__vector_3>:
void __vector_3(void){
    2b32:	df 93       	push	r29
    2b34:	cf 93       	push	r28
    2b36:	cd b7       	in	r28, 0x3d	; 61
    2b38:	de b7       	in	r29, 0x3e	; 62

	EXTI_CALLBACK[2]();
    2b3a:	e0 91 d5 01 	lds	r30, 0x01D5
    2b3e:	f0 91 d6 01 	lds	r31, 0x01D6
    2b42:	09 95       	icall

}
    2b44:	cf 91       	pop	r28
    2b46:	df 91       	pop	r29
    2b48:	08 95       	ret

00002b4a <EXTI_voidInit>:

void EXTI_voidInit(void){
    2b4a:	df 93       	push	r29
    2b4c:	cf 93       	push	r28
    2b4e:	cd b7       	in	r28, 0x3d	; 61
    2b50:	de b7       	in	r29, 0x3e	; 62
  //if there anything still stock on it, like the water you found in shower_heads;
	MCUCR_REG  = 0 ;
    2b52:	e5 e5       	ldi	r30, 0x55	; 85
    2b54:	f0 e0       	ldi	r31, 0x00	; 0
    2b56:	10 82       	st	Z, r1
	MCUCSR_REG = 0 ;
    2b58:	e4 e5       	ldi	r30, 0x54	; 84
    2b5a:	f0 e0       	ldi	r31, 0x00	; 0
    2b5c:	10 82       	st	Z, r1

	#if EXTI_LINE == EXTI_LINE0

		DIO_voidSetPinDirection( PORTD , PIN2 , INPUT );
    2b5e:	83 e0       	ldi	r24, 0x03	; 3
    2b60:	62 e0       	ldi	r22, 0x02	; 2
    2b62:	40 e0       	ldi	r20, 0x00	; 0
    2b64:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>

		MCUCR_REG = EXTI_SENSE_MODE ;
    2b68:	e5 e5       	ldi	r30, 0x55	; 85
    2b6a:	f0 e0       	ldi	r31, 0x00	; 0
    2b6c:	83 e0       	ldi	r24, 0x03	; 3
    2b6e:	80 83       	st	Z, r24

		MCUCSR_REG = ( EXTI_SENSE_MODE - 2 ) << 6 ;

	#endif

}
    2b70:	cf 91       	pop	r28
    2b72:	df 91       	pop	r29
    2b74:	08 95       	ret

00002b76 <EXTI_voidSetSignalLatch>:

void EXTI_voidSetSignalLatch( u8 Copy_u8Line , u8 Copy_u8Mode ){
    2b76:	df 93       	push	r29
    2b78:	cf 93       	push	r28
    2b7a:	00 d0       	rcall	.+0      	; 0x2b7c <EXTI_voidSetSignalLatch+0x6>
    2b7c:	cd b7       	in	r28, 0x3d	; 61
    2b7e:	de b7       	in	r29, 0x3e	; 62
    2b80:	89 83       	std	Y+1, r24	; 0x01
    2b82:	6a 83       	std	Y+2, r22	; 0x02

	if( Copy_u8Line == EXTI_LINE0 ){
    2b84:	89 81       	ldd	r24, Y+1	; 0x01
    2b86:	88 23       	and	r24, r24
    2b88:	51 f4       	brne	.+20     	; 0x2b9e <EXTI_voidSetSignalLatch+0x28>

		DIO_voidSetPinDirection( PORTD , PIN2 , INPUT );
    2b8a:	83 e0       	ldi	r24, 0x03	; 3
    2b8c:	62 e0       	ldi	r22, 0x02	; 2
    2b8e:	40 e0       	ldi	r20, 0x00	; 0
    2b90:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>

		MCUCR_REG = Copy_u8Mode ;
    2b94:	e5 e5       	ldi	r30, 0x55	; 85
    2b96:	f0 e0       	ldi	r31, 0x00	; 0
    2b98:	8a 81       	ldd	r24, Y+2	; 0x02
    2b9a:	80 83       	st	Z, r24
    2b9c:	20 c0       	rjmp	.+64     	; 0x2bde <EXTI_voidSetSignalLatch+0x68>

	}else if( Copy_u8Line == EXTI_LINE1 ){
    2b9e:	89 81       	ldd	r24, Y+1	; 0x01
    2ba0:	81 30       	cpi	r24, 0x01	; 1
    2ba2:	61 f4       	brne	.+24     	; 0x2bbc <EXTI_voidSetSignalLatch+0x46>

		DIO_voidSetPinDirection( PORTD , PIN3 , INPUT );
    2ba4:	83 e0       	ldi	r24, 0x03	; 3
    2ba6:	63 e0       	ldi	r22, 0x03	; 3
    2ba8:	40 e0       	ldi	r20, 0x00	; 0
    2baa:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>

		MCUCR_REG = Copy_u8Mode << 2 ;
    2bae:	e5 e5       	ldi	r30, 0x55	; 85
    2bb0:	f0 e0       	ldi	r31, 0x00	; 0
    2bb2:	8a 81       	ldd	r24, Y+2	; 0x02
    2bb4:	88 0f       	add	r24, r24
    2bb6:	88 0f       	add	r24, r24
    2bb8:	80 83       	st	Z, r24
    2bba:	11 c0       	rjmp	.+34     	; 0x2bde <EXTI_voidSetSignalLatch+0x68>

	}else if (Copy_u8Line == EXTI_LINE2){
    2bbc:	89 81       	ldd	r24, Y+1	; 0x01
    2bbe:	82 30       	cpi	r24, 0x02	; 2
    2bc0:	71 f4       	brne	.+28     	; 0x2bde <EXTI_voidSetSignalLatch+0x68>

		DIO_voidSetPinDirection( PORTB , PIN2 , INPUT );
    2bc2:	81 e0       	ldi	r24, 0x01	; 1
    2bc4:	62 e0       	ldi	r22, 0x02	; 2
    2bc6:	40 e0       	ldi	r20, 0x00	; 0
    2bc8:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>

		MCUCSR_REG = ( Copy_u8Mode - 2 ) << 6 ;
    2bcc:	e4 e5       	ldi	r30, 0x54	; 84
    2bce:	f0 e0       	ldi	r31, 0x00	; 0
    2bd0:	8a 81       	ldd	r24, Y+2	; 0x02
    2bd2:	82 50       	subi	r24, 0x02	; 2
    2bd4:	82 95       	swap	r24
    2bd6:	88 0f       	add	r24, r24
    2bd8:	88 0f       	add	r24, r24
    2bda:	80 7c       	andi	r24, 0xC0	; 192
    2bdc:	80 83       	st	Z, r24

	}

}
    2bde:	0f 90       	pop	r0
    2be0:	0f 90       	pop	r0
    2be2:	cf 91       	pop	r28
    2be4:	df 91       	pop	r29
    2be6:	08 95       	ret

00002be8 <EXTI_voidEnable>:


void EXTI_voidEnable ( s8 Copy_u8Line ){
    2be8:	df 93       	push	r29
    2bea:	cf 93       	push	r28
    2bec:	0f 92       	push	r0
    2bee:	cd b7       	in	r28, 0x3d	; 61
    2bf0:	de b7       	in	r29, 0x3e	; 62
    2bf2:	89 83       	std	Y+1, r24	; 0x01

	if( Copy_u8Line == EXTI_LINE2 ){ Copy_u8Line -= 3;  }
    2bf4:	89 81       	ldd	r24, Y+1	; 0x01
    2bf6:	82 30       	cpi	r24, 0x02	; 2
    2bf8:	19 f4       	brne	.+6      	; 0x2c00 <EXTI_voidEnable+0x18>
    2bfa:	89 81       	ldd	r24, Y+1	; 0x01
    2bfc:	83 50       	subi	r24, 0x03	; 3
    2bfe:	89 83       	std	Y+1, r24	; 0x01

	SET_BIT( GICR_REG , (Copy_u8Line + 6) );
    2c00:	ab e5       	ldi	r26, 0x5B	; 91
    2c02:	b0 e0       	ldi	r27, 0x00	; 0
    2c04:	eb e5       	ldi	r30, 0x5B	; 91
    2c06:	f0 e0       	ldi	r31, 0x00	; 0
    2c08:	80 81       	ld	r24, Z
    2c0a:	48 2f       	mov	r20, r24
    2c0c:	89 81       	ldd	r24, Y+1	; 0x01
    2c0e:	99 27       	eor	r25, r25
    2c10:	87 fd       	sbrc	r24, 7
    2c12:	90 95       	com	r25
    2c14:	9c 01       	movw	r18, r24
    2c16:	2a 5f       	subi	r18, 0xFA	; 250
    2c18:	3f 4f       	sbci	r19, 0xFF	; 255
    2c1a:	81 e0       	ldi	r24, 0x01	; 1
    2c1c:	90 e0       	ldi	r25, 0x00	; 0
    2c1e:	02 2e       	mov	r0, r18
    2c20:	02 c0       	rjmp	.+4      	; 0x2c26 <EXTI_voidEnable+0x3e>
    2c22:	88 0f       	add	r24, r24
    2c24:	99 1f       	adc	r25, r25
    2c26:	0a 94       	dec	r0
    2c28:	e2 f7       	brpl	.-8      	; 0x2c22 <EXTI_voidEnable+0x3a>
    2c2a:	84 2b       	or	r24, r20
    2c2c:	8c 93       	st	X, r24



}
    2c2e:	0f 90       	pop	r0
    2c30:	cf 91       	pop	r28
    2c32:	df 91       	pop	r29
    2c34:	08 95       	ret

00002c36 <EXTI_voidDisable>:

void EXTI_voidDisable( s8 Copy_u8Line ){
    2c36:	df 93       	push	r29
    2c38:	cf 93       	push	r28
    2c3a:	0f 92       	push	r0
    2c3c:	cd b7       	in	r28, 0x3d	; 61
    2c3e:	de b7       	in	r29, 0x3e	; 62
    2c40:	89 83       	std	Y+1, r24	; 0x01

	if( Copy_u8Line == EXTI_LINE2 ){ Copy_u8Line -= 3;  }
    2c42:	89 81       	ldd	r24, Y+1	; 0x01
    2c44:	82 30       	cpi	r24, 0x02	; 2
    2c46:	19 f4       	brne	.+6      	; 0x2c4e <EXTI_voidDisable+0x18>
    2c48:	89 81       	ldd	r24, Y+1	; 0x01
    2c4a:	83 50       	subi	r24, 0x03	; 3
    2c4c:	89 83       	std	Y+1, r24	; 0x01

	CLR_BIT( GICR_REG , (Copy_u8Line + 6) );
    2c4e:	ab e5       	ldi	r26, 0x5B	; 91
    2c50:	b0 e0       	ldi	r27, 0x00	; 0
    2c52:	eb e5       	ldi	r30, 0x5B	; 91
    2c54:	f0 e0       	ldi	r31, 0x00	; 0
    2c56:	80 81       	ld	r24, Z
    2c58:	48 2f       	mov	r20, r24
    2c5a:	89 81       	ldd	r24, Y+1	; 0x01
    2c5c:	99 27       	eor	r25, r25
    2c5e:	87 fd       	sbrc	r24, 7
    2c60:	90 95       	com	r25
    2c62:	9c 01       	movw	r18, r24
    2c64:	2a 5f       	subi	r18, 0xFA	; 250
    2c66:	3f 4f       	sbci	r19, 0xFF	; 255
    2c68:	81 e0       	ldi	r24, 0x01	; 1
    2c6a:	90 e0       	ldi	r25, 0x00	; 0
    2c6c:	02 2e       	mov	r0, r18
    2c6e:	02 c0       	rjmp	.+4      	; 0x2c74 <EXTI_voidDisable+0x3e>
    2c70:	88 0f       	add	r24, r24
    2c72:	99 1f       	adc	r25, r25
    2c74:	0a 94       	dec	r0
    2c76:	e2 f7       	brpl	.-8      	; 0x2c70 <EXTI_voidDisable+0x3a>
    2c78:	80 95       	com	r24
    2c7a:	84 23       	and	r24, r20
    2c7c:	8c 93       	st	X, r24

}
    2c7e:	0f 90       	pop	r0
    2c80:	cf 91       	pop	r28
    2c82:	df 91       	pop	r29
    2c84:	08 95       	ret

00002c86 <EXTI_voidClearFlag>:

void EXTI_voidClearFlag ( s8 Copy_u8Line ){
    2c86:	df 93       	push	r29
    2c88:	cf 93       	push	r28
    2c8a:	0f 92       	push	r0
    2c8c:	cd b7       	in	r28, 0x3d	; 61
    2c8e:	de b7       	in	r29, 0x3e	; 62
    2c90:	89 83       	std	Y+1, r24	; 0x01

	if( Copy_u8Line == EXTI_LINE2 ){ Copy_u8Line -= 3;  }
    2c92:	89 81       	ldd	r24, Y+1	; 0x01
    2c94:	82 30       	cpi	r24, 0x02	; 2
    2c96:	19 f4       	brne	.+6      	; 0x2c9e <EXTI_voidClearFlag+0x18>
    2c98:	89 81       	ldd	r24, Y+1	; 0x01
    2c9a:	83 50       	subi	r24, 0x03	; 3
    2c9c:	89 83       	std	Y+1, r24	; 0x01

	SET_BIT( GIFR_REG , (Copy_u8Line + 6) );
    2c9e:	aa e5       	ldi	r26, 0x5A	; 90
    2ca0:	b0 e0       	ldi	r27, 0x00	; 0
    2ca2:	ea e5       	ldi	r30, 0x5A	; 90
    2ca4:	f0 e0       	ldi	r31, 0x00	; 0
    2ca6:	80 81       	ld	r24, Z
    2ca8:	48 2f       	mov	r20, r24
    2caa:	89 81       	ldd	r24, Y+1	; 0x01
    2cac:	99 27       	eor	r25, r25
    2cae:	87 fd       	sbrc	r24, 7
    2cb0:	90 95       	com	r25
    2cb2:	9c 01       	movw	r18, r24
    2cb4:	2a 5f       	subi	r18, 0xFA	; 250
    2cb6:	3f 4f       	sbci	r19, 0xFF	; 255
    2cb8:	81 e0       	ldi	r24, 0x01	; 1
    2cba:	90 e0       	ldi	r25, 0x00	; 0
    2cbc:	02 2e       	mov	r0, r18
    2cbe:	02 c0       	rjmp	.+4      	; 0x2cc4 <EXTI_voidClearFlag+0x3e>
    2cc0:	88 0f       	add	r24, r24
    2cc2:	99 1f       	adc	r25, r25
    2cc4:	0a 94       	dec	r0
    2cc6:	e2 f7       	brpl	.-8      	; 0x2cc0 <EXTI_voidClearFlag+0x3a>
    2cc8:	84 2b       	or	r24, r20
    2cca:	8c 93       	st	X, r24

}
    2ccc:	0f 90       	pop	r0
    2cce:	cf 91       	pop	r28
    2cd0:	df 91       	pop	r29
    2cd2:	08 95       	ret

00002cd4 <DIO_voidSetPortDirection>:

#include "DIO_interface.h"
#include "DIO_private.h"
#include "DIO_config.h"

void DIO_voidSetPortDirection (u8 Copy_u8Port , u8 Copy_u8Direction){
    2cd4:	df 93       	push	r29
    2cd6:	cf 93       	push	r28
    2cd8:	00 d0       	rcall	.+0      	; 0x2cda <DIO_voidSetPortDirection+0x6>
    2cda:	00 d0       	rcall	.+0      	; 0x2cdc <DIO_voidSetPortDirection+0x8>
    2cdc:	cd b7       	in	r28, 0x3d	; 61
    2cde:	de b7       	in	r29, 0x3e	; 62
    2ce0:	89 83       	std	Y+1, r24	; 0x01
    2ce2:	6a 83       	std	Y+2, r22	; 0x02

	switch( Copy_u8Port ){
    2ce4:	89 81       	ldd	r24, Y+1	; 0x01
    2ce6:	28 2f       	mov	r18, r24
    2ce8:	30 e0       	ldi	r19, 0x00	; 0
    2cea:	3c 83       	std	Y+4, r19	; 0x04
    2cec:	2b 83       	std	Y+3, r18	; 0x03
    2cee:	8b 81       	ldd	r24, Y+3	; 0x03
    2cf0:	9c 81       	ldd	r25, Y+4	; 0x04
    2cf2:	81 30       	cpi	r24, 0x01	; 1
    2cf4:	91 05       	cpc	r25, r1
    2cf6:	d1 f0       	breq	.+52     	; 0x2d2c <DIO_voidSetPortDirection+0x58>
    2cf8:	2b 81       	ldd	r18, Y+3	; 0x03
    2cfa:	3c 81       	ldd	r19, Y+4	; 0x04
    2cfc:	22 30       	cpi	r18, 0x02	; 2
    2cfe:	31 05       	cpc	r19, r1
    2d00:	2c f4       	brge	.+10     	; 0x2d0c <DIO_voidSetPortDirection+0x38>
    2d02:	8b 81       	ldd	r24, Y+3	; 0x03
    2d04:	9c 81       	ldd	r25, Y+4	; 0x04
    2d06:	00 97       	sbiw	r24, 0x00	; 0
    2d08:	61 f0       	breq	.+24     	; 0x2d22 <DIO_voidSetPortDirection+0x4e>
    2d0a:	1e c0       	rjmp	.+60     	; 0x2d48 <DIO_voidSetPortDirection+0x74>
    2d0c:	2b 81       	ldd	r18, Y+3	; 0x03
    2d0e:	3c 81       	ldd	r19, Y+4	; 0x04
    2d10:	22 30       	cpi	r18, 0x02	; 2
    2d12:	31 05       	cpc	r19, r1
    2d14:	81 f0       	breq	.+32     	; 0x2d36 <DIO_voidSetPortDirection+0x62>
    2d16:	8b 81       	ldd	r24, Y+3	; 0x03
    2d18:	9c 81       	ldd	r25, Y+4	; 0x04
    2d1a:	83 30       	cpi	r24, 0x03	; 3
    2d1c:	91 05       	cpc	r25, r1
    2d1e:	81 f0       	breq	.+32     	; 0x2d40 <DIO_voidSetPortDirection+0x6c>
    2d20:	13 c0       	rjmp	.+38     	; 0x2d48 <DIO_voidSetPortDirection+0x74>

	case PORTA: DDRA_REG = Copy_u8Direction ; break;
    2d22:	ea e3       	ldi	r30, 0x3A	; 58
    2d24:	f0 e0       	ldi	r31, 0x00	; 0
    2d26:	8a 81       	ldd	r24, Y+2	; 0x02
    2d28:	80 83       	st	Z, r24
    2d2a:	0e c0       	rjmp	.+28     	; 0x2d48 <DIO_voidSetPortDirection+0x74>
	case PORTB: DDRB_REG = Copy_u8Direction ; break;
    2d2c:	e7 e3       	ldi	r30, 0x37	; 55
    2d2e:	f0 e0       	ldi	r31, 0x00	; 0
    2d30:	8a 81       	ldd	r24, Y+2	; 0x02
    2d32:	80 83       	st	Z, r24
    2d34:	09 c0       	rjmp	.+18     	; 0x2d48 <DIO_voidSetPortDirection+0x74>
	case PORTC: DDRC_REG = Copy_u8Direction ; break;
    2d36:	e4 e3       	ldi	r30, 0x34	; 52
    2d38:	f0 e0       	ldi	r31, 0x00	; 0
    2d3a:	8a 81       	ldd	r24, Y+2	; 0x02
    2d3c:	80 83       	st	Z, r24
    2d3e:	04 c0       	rjmp	.+8      	; 0x2d48 <DIO_voidSetPortDirection+0x74>
	case PORTD: DDRD_REG = Copy_u8Direction ; break;
    2d40:	e1 e3       	ldi	r30, 0x31	; 49
    2d42:	f0 e0       	ldi	r31, 0x00	; 0
    2d44:	8a 81       	ldd	r24, Y+2	; 0x02
    2d46:	80 83       	st	Z, r24

	}

}
    2d48:	0f 90       	pop	r0
    2d4a:	0f 90       	pop	r0
    2d4c:	0f 90       	pop	r0
    2d4e:	0f 90       	pop	r0
    2d50:	cf 91       	pop	r28
    2d52:	df 91       	pop	r29
    2d54:	08 95       	ret

00002d56 <DIO_voidSetPortValue>:

void DIO_voidSetPortValue     (u8 Copy_u8Port , u8 Copy_u8Value){
    2d56:	df 93       	push	r29
    2d58:	cf 93       	push	r28
    2d5a:	00 d0       	rcall	.+0      	; 0x2d5c <DIO_voidSetPortValue+0x6>
    2d5c:	00 d0       	rcall	.+0      	; 0x2d5e <DIO_voidSetPortValue+0x8>
    2d5e:	cd b7       	in	r28, 0x3d	; 61
    2d60:	de b7       	in	r29, 0x3e	; 62
    2d62:	89 83       	std	Y+1, r24	; 0x01
    2d64:	6a 83       	std	Y+2, r22	; 0x02

	switch( Copy_u8Port ){
    2d66:	89 81       	ldd	r24, Y+1	; 0x01
    2d68:	28 2f       	mov	r18, r24
    2d6a:	30 e0       	ldi	r19, 0x00	; 0
    2d6c:	3c 83       	std	Y+4, r19	; 0x04
    2d6e:	2b 83       	std	Y+3, r18	; 0x03
    2d70:	8b 81       	ldd	r24, Y+3	; 0x03
    2d72:	9c 81       	ldd	r25, Y+4	; 0x04
    2d74:	81 30       	cpi	r24, 0x01	; 1
    2d76:	91 05       	cpc	r25, r1
    2d78:	d1 f0       	breq	.+52     	; 0x2dae <DIO_voidSetPortValue+0x58>
    2d7a:	2b 81       	ldd	r18, Y+3	; 0x03
    2d7c:	3c 81       	ldd	r19, Y+4	; 0x04
    2d7e:	22 30       	cpi	r18, 0x02	; 2
    2d80:	31 05       	cpc	r19, r1
    2d82:	2c f4       	brge	.+10     	; 0x2d8e <DIO_voidSetPortValue+0x38>
    2d84:	8b 81       	ldd	r24, Y+3	; 0x03
    2d86:	9c 81       	ldd	r25, Y+4	; 0x04
    2d88:	00 97       	sbiw	r24, 0x00	; 0
    2d8a:	61 f0       	breq	.+24     	; 0x2da4 <DIO_voidSetPortValue+0x4e>
    2d8c:	1e c0       	rjmp	.+60     	; 0x2dca <DIO_voidSetPortValue+0x74>
    2d8e:	2b 81       	ldd	r18, Y+3	; 0x03
    2d90:	3c 81       	ldd	r19, Y+4	; 0x04
    2d92:	22 30       	cpi	r18, 0x02	; 2
    2d94:	31 05       	cpc	r19, r1
    2d96:	81 f0       	breq	.+32     	; 0x2db8 <DIO_voidSetPortValue+0x62>
    2d98:	8b 81       	ldd	r24, Y+3	; 0x03
    2d9a:	9c 81       	ldd	r25, Y+4	; 0x04
    2d9c:	83 30       	cpi	r24, 0x03	; 3
    2d9e:	91 05       	cpc	r25, r1
    2da0:	81 f0       	breq	.+32     	; 0x2dc2 <DIO_voidSetPortValue+0x6c>
    2da2:	13 c0       	rjmp	.+38     	; 0x2dca <DIO_voidSetPortValue+0x74>

	case PORTA: PORTA_REG = Copy_u8Value ; break;
    2da4:	eb e3       	ldi	r30, 0x3B	; 59
    2da6:	f0 e0       	ldi	r31, 0x00	; 0
    2da8:	8a 81       	ldd	r24, Y+2	; 0x02
    2daa:	80 83       	st	Z, r24
    2dac:	0e c0       	rjmp	.+28     	; 0x2dca <DIO_voidSetPortValue+0x74>
	case PORTB: PORTB_REG = Copy_u8Value ; break;
    2dae:	e8 e3       	ldi	r30, 0x38	; 56
    2db0:	f0 e0       	ldi	r31, 0x00	; 0
    2db2:	8a 81       	ldd	r24, Y+2	; 0x02
    2db4:	80 83       	st	Z, r24
    2db6:	09 c0       	rjmp	.+18     	; 0x2dca <DIO_voidSetPortValue+0x74>
	case PORTC: PORTC_REG = Copy_u8Value ; break;
    2db8:	e5 e3       	ldi	r30, 0x35	; 53
    2dba:	f0 e0       	ldi	r31, 0x00	; 0
    2dbc:	8a 81       	ldd	r24, Y+2	; 0x02
    2dbe:	80 83       	st	Z, r24
    2dc0:	04 c0       	rjmp	.+8      	; 0x2dca <DIO_voidSetPortValue+0x74>
	case PORTD: PORTD_REG = Copy_u8Value ; break;
    2dc2:	e2 e3       	ldi	r30, 0x32	; 50
    2dc4:	f0 e0       	ldi	r31, 0x00	; 0
    2dc6:	8a 81       	ldd	r24, Y+2	; 0x02
    2dc8:	80 83       	st	Z, r24

	}


}
    2dca:	0f 90       	pop	r0
    2dcc:	0f 90       	pop	r0
    2dce:	0f 90       	pop	r0
    2dd0:	0f 90       	pop	r0
    2dd2:	cf 91       	pop	r28
    2dd4:	df 91       	pop	r29
    2dd6:	08 95       	ret

00002dd8 <DIO_u8GetPortValue>:


u8   DIO_u8GetPortValue       (u8 Copy_u8Port){
    2dd8:	df 93       	push	r29
    2dda:	cf 93       	push	r28
    2ddc:	00 d0       	rcall	.+0      	; 0x2dde <DIO_u8GetPortValue+0x6>
    2dde:	00 d0       	rcall	.+0      	; 0x2de0 <DIO_u8GetPortValue+0x8>
    2de0:	cd b7       	in	r28, 0x3d	; 61
    2de2:	de b7       	in	r29, 0x3e	; 62
    2de4:	8a 83       	std	Y+2, r24	; 0x02

	u8 LOC_u8Result = 0 ;
    2de6:	19 82       	std	Y+1, r1	; 0x01

	switch( Copy_u8Port ){
    2de8:	8a 81       	ldd	r24, Y+2	; 0x02
    2dea:	28 2f       	mov	r18, r24
    2dec:	30 e0       	ldi	r19, 0x00	; 0
    2dee:	3c 83       	std	Y+4, r19	; 0x04
    2df0:	2b 83       	std	Y+3, r18	; 0x03
    2df2:	8b 81       	ldd	r24, Y+3	; 0x03
    2df4:	9c 81       	ldd	r25, Y+4	; 0x04
    2df6:	81 30       	cpi	r24, 0x01	; 1
    2df8:	91 05       	cpc	r25, r1
    2dfa:	d1 f0       	breq	.+52     	; 0x2e30 <DIO_u8GetPortValue+0x58>
    2dfc:	2b 81       	ldd	r18, Y+3	; 0x03
    2dfe:	3c 81       	ldd	r19, Y+4	; 0x04
    2e00:	22 30       	cpi	r18, 0x02	; 2
    2e02:	31 05       	cpc	r19, r1
    2e04:	2c f4       	brge	.+10     	; 0x2e10 <DIO_u8GetPortValue+0x38>
    2e06:	8b 81       	ldd	r24, Y+3	; 0x03
    2e08:	9c 81       	ldd	r25, Y+4	; 0x04
    2e0a:	00 97       	sbiw	r24, 0x00	; 0
    2e0c:	61 f0       	breq	.+24     	; 0x2e26 <DIO_u8GetPortValue+0x4e>
    2e0e:	1e c0       	rjmp	.+60     	; 0x2e4c <DIO_u8GetPortValue+0x74>
    2e10:	2b 81       	ldd	r18, Y+3	; 0x03
    2e12:	3c 81       	ldd	r19, Y+4	; 0x04
    2e14:	22 30       	cpi	r18, 0x02	; 2
    2e16:	31 05       	cpc	r19, r1
    2e18:	81 f0       	breq	.+32     	; 0x2e3a <DIO_u8GetPortValue+0x62>
    2e1a:	8b 81       	ldd	r24, Y+3	; 0x03
    2e1c:	9c 81       	ldd	r25, Y+4	; 0x04
    2e1e:	83 30       	cpi	r24, 0x03	; 3
    2e20:	91 05       	cpc	r25, r1
    2e22:	81 f0       	breq	.+32     	; 0x2e44 <DIO_u8GetPortValue+0x6c>
    2e24:	13 c0       	rjmp	.+38     	; 0x2e4c <DIO_u8GetPortValue+0x74>

	case PORTA: LOC_u8Result = PINA_REG ; break;
    2e26:	e9 e3       	ldi	r30, 0x39	; 57
    2e28:	f0 e0       	ldi	r31, 0x00	; 0
    2e2a:	80 81       	ld	r24, Z
    2e2c:	89 83       	std	Y+1, r24	; 0x01
    2e2e:	0e c0       	rjmp	.+28     	; 0x2e4c <DIO_u8GetPortValue+0x74>
	case PORTB: LOC_u8Result = PINB_REG ; break;
    2e30:	e6 e3       	ldi	r30, 0x36	; 54
    2e32:	f0 e0       	ldi	r31, 0x00	; 0
    2e34:	80 81       	ld	r24, Z
    2e36:	89 83       	std	Y+1, r24	; 0x01
    2e38:	09 c0       	rjmp	.+18     	; 0x2e4c <DIO_u8GetPortValue+0x74>
	case PORTC: LOC_u8Result = PINC_REG ; break;
    2e3a:	e3 e3       	ldi	r30, 0x33	; 51
    2e3c:	f0 e0       	ldi	r31, 0x00	; 0
    2e3e:	80 81       	ld	r24, Z
    2e40:	89 83       	std	Y+1, r24	; 0x01
    2e42:	04 c0       	rjmp	.+8      	; 0x2e4c <DIO_u8GetPortValue+0x74>
	case PORTD: LOC_u8Result = PIND_REG ; break;
    2e44:	e0 e3       	ldi	r30, 0x30	; 48
    2e46:	f0 e0       	ldi	r31, 0x00	; 0
    2e48:	80 81       	ld	r24, Z
    2e4a:	89 83       	std	Y+1, r24	; 0x01

	}

	return LOC_u8Result ;
    2e4c:	89 81       	ldd	r24, Y+1	; 0x01

}
    2e4e:	0f 90       	pop	r0
    2e50:	0f 90       	pop	r0
    2e52:	0f 90       	pop	r0
    2e54:	0f 90       	pop	r0
    2e56:	cf 91       	pop	r28
    2e58:	df 91       	pop	r29
    2e5a:	08 95       	ret

00002e5c <DIO_voidSetPinDirection>:


void DIO_voidSetPinDirection  (u8 Copy_u8Port , u8 Copy_u8Pin , u8 Copy_u8Direction){
    2e5c:	df 93       	push	r29
    2e5e:	cf 93       	push	r28
    2e60:	00 d0       	rcall	.+0      	; 0x2e62 <DIO_voidSetPinDirection+0x6>
    2e62:	00 d0       	rcall	.+0      	; 0x2e64 <DIO_voidSetPinDirection+0x8>
    2e64:	0f 92       	push	r0
    2e66:	cd b7       	in	r28, 0x3d	; 61
    2e68:	de b7       	in	r29, 0x3e	; 62
    2e6a:	89 83       	std	Y+1, r24	; 0x01
    2e6c:	6a 83       	std	Y+2, r22	; 0x02
    2e6e:	4b 83       	std	Y+3, r20	; 0x03

	switch( Copy_u8Port ){
    2e70:	89 81       	ldd	r24, Y+1	; 0x01
    2e72:	28 2f       	mov	r18, r24
    2e74:	30 e0       	ldi	r19, 0x00	; 0
    2e76:	3d 83       	std	Y+5, r19	; 0x05
    2e78:	2c 83       	std	Y+4, r18	; 0x04
    2e7a:	8c 81       	ldd	r24, Y+4	; 0x04
    2e7c:	9d 81       	ldd	r25, Y+5	; 0x05
    2e7e:	81 30       	cpi	r24, 0x01	; 1
    2e80:	91 05       	cpc	r25, r1
    2e82:	09 f4       	brne	.+2      	; 0x2e86 <DIO_voidSetPinDirection+0x2a>
    2e84:	43 c0       	rjmp	.+134    	; 0x2f0c <DIO_voidSetPinDirection+0xb0>
    2e86:	2c 81       	ldd	r18, Y+4	; 0x04
    2e88:	3d 81       	ldd	r19, Y+5	; 0x05
    2e8a:	22 30       	cpi	r18, 0x02	; 2
    2e8c:	31 05       	cpc	r19, r1
    2e8e:	2c f4       	brge	.+10     	; 0x2e9a <DIO_voidSetPinDirection+0x3e>
    2e90:	8c 81       	ldd	r24, Y+4	; 0x04
    2e92:	9d 81       	ldd	r25, Y+5	; 0x05
    2e94:	00 97       	sbiw	r24, 0x00	; 0
    2e96:	71 f0       	breq	.+28     	; 0x2eb4 <DIO_voidSetPinDirection+0x58>
    2e98:	bc c0       	rjmp	.+376    	; 0x3012 <DIO_voidSetPinDirection+0x1b6>
    2e9a:	2c 81       	ldd	r18, Y+4	; 0x04
    2e9c:	3d 81       	ldd	r19, Y+5	; 0x05
    2e9e:	22 30       	cpi	r18, 0x02	; 2
    2ea0:	31 05       	cpc	r19, r1
    2ea2:	09 f4       	brne	.+2      	; 0x2ea6 <DIO_voidSetPinDirection+0x4a>
    2ea4:	5f c0       	rjmp	.+190    	; 0x2f64 <DIO_voidSetPinDirection+0x108>
    2ea6:	8c 81       	ldd	r24, Y+4	; 0x04
    2ea8:	9d 81       	ldd	r25, Y+5	; 0x05
    2eaa:	83 30       	cpi	r24, 0x03	; 3
    2eac:	91 05       	cpc	r25, r1
    2eae:	09 f4       	brne	.+2      	; 0x2eb2 <DIO_voidSetPinDirection+0x56>
    2eb0:	85 c0       	rjmp	.+266    	; 0x2fbc <DIO_voidSetPinDirection+0x160>
    2eb2:	af c0       	rjmp	.+350    	; 0x3012 <DIO_voidSetPinDirection+0x1b6>

	case PORTA :

		if( Copy_u8Direction == OUTPUT ){ SET_BIT( DDRA_REG , Copy_u8Pin ); }
    2eb4:	8b 81       	ldd	r24, Y+3	; 0x03
    2eb6:	81 30       	cpi	r24, 0x01	; 1
    2eb8:	a1 f4       	brne	.+40     	; 0x2ee2 <DIO_voidSetPinDirection+0x86>
    2eba:	aa e3       	ldi	r26, 0x3A	; 58
    2ebc:	b0 e0       	ldi	r27, 0x00	; 0
    2ebe:	ea e3       	ldi	r30, 0x3A	; 58
    2ec0:	f0 e0       	ldi	r31, 0x00	; 0
    2ec2:	80 81       	ld	r24, Z
    2ec4:	48 2f       	mov	r20, r24
    2ec6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ec8:	28 2f       	mov	r18, r24
    2eca:	30 e0       	ldi	r19, 0x00	; 0
    2ecc:	81 e0       	ldi	r24, 0x01	; 1
    2ece:	90 e0       	ldi	r25, 0x00	; 0
    2ed0:	02 2e       	mov	r0, r18
    2ed2:	02 c0       	rjmp	.+4      	; 0x2ed8 <DIO_voidSetPinDirection+0x7c>
    2ed4:	88 0f       	add	r24, r24
    2ed6:	99 1f       	adc	r25, r25
    2ed8:	0a 94       	dec	r0
    2eda:	e2 f7       	brpl	.-8      	; 0x2ed4 <DIO_voidSetPinDirection+0x78>
    2edc:	84 2b       	or	r24, r20
    2ede:	8c 93       	st	X, r24
    2ee0:	98 c0       	rjmp	.+304    	; 0x3012 <DIO_voidSetPinDirection+0x1b6>
		else{ CLR_BIT( DDRA_REG , Copy_u8Pin ); }
    2ee2:	aa e3       	ldi	r26, 0x3A	; 58
    2ee4:	b0 e0       	ldi	r27, 0x00	; 0
    2ee6:	ea e3       	ldi	r30, 0x3A	; 58
    2ee8:	f0 e0       	ldi	r31, 0x00	; 0
    2eea:	80 81       	ld	r24, Z
    2eec:	48 2f       	mov	r20, r24
    2eee:	8a 81       	ldd	r24, Y+2	; 0x02
    2ef0:	28 2f       	mov	r18, r24
    2ef2:	30 e0       	ldi	r19, 0x00	; 0
    2ef4:	81 e0       	ldi	r24, 0x01	; 1
    2ef6:	90 e0       	ldi	r25, 0x00	; 0
    2ef8:	02 2e       	mov	r0, r18
    2efa:	02 c0       	rjmp	.+4      	; 0x2f00 <DIO_voidSetPinDirection+0xa4>
    2efc:	88 0f       	add	r24, r24
    2efe:	99 1f       	adc	r25, r25
    2f00:	0a 94       	dec	r0
    2f02:	e2 f7       	brpl	.-8      	; 0x2efc <DIO_voidSetPinDirection+0xa0>
    2f04:	80 95       	com	r24
    2f06:	84 23       	and	r24, r20
    2f08:	8c 93       	st	X, r24
    2f0a:	83 c0       	rjmp	.+262    	; 0x3012 <DIO_voidSetPinDirection+0x1b6>

		break;
	case PORTB :

		if( Copy_u8Direction == OUTPUT ){ SET_BIT( DDRB_REG , Copy_u8Pin ); }
    2f0c:	8b 81       	ldd	r24, Y+3	; 0x03
    2f0e:	81 30       	cpi	r24, 0x01	; 1
    2f10:	a1 f4       	brne	.+40     	; 0x2f3a <DIO_voidSetPinDirection+0xde>
    2f12:	a7 e3       	ldi	r26, 0x37	; 55
    2f14:	b0 e0       	ldi	r27, 0x00	; 0
    2f16:	e7 e3       	ldi	r30, 0x37	; 55
    2f18:	f0 e0       	ldi	r31, 0x00	; 0
    2f1a:	80 81       	ld	r24, Z
    2f1c:	48 2f       	mov	r20, r24
    2f1e:	8a 81       	ldd	r24, Y+2	; 0x02
    2f20:	28 2f       	mov	r18, r24
    2f22:	30 e0       	ldi	r19, 0x00	; 0
    2f24:	81 e0       	ldi	r24, 0x01	; 1
    2f26:	90 e0       	ldi	r25, 0x00	; 0
    2f28:	02 2e       	mov	r0, r18
    2f2a:	02 c0       	rjmp	.+4      	; 0x2f30 <DIO_voidSetPinDirection+0xd4>
    2f2c:	88 0f       	add	r24, r24
    2f2e:	99 1f       	adc	r25, r25
    2f30:	0a 94       	dec	r0
    2f32:	e2 f7       	brpl	.-8      	; 0x2f2c <DIO_voidSetPinDirection+0xd0>
    2f34:	84 2b       	or	r24, r20
    2f36:	8c 93       	st	X, r24
    2f38:	6c c0       	rjmp	.+216    	; 0x3012 <DIO_voidSetPinDirection+0x1b6>
		else{ CLR_BIT( DDRB_REG , Copy_u8Pin ); }
    2f3a:	a7 e3       	ldi	r26, 0x37	; 55
    2f3c:	b0 e0       	ldi	r27, 0x00	; 0
    2f3e:	e7 e3       	ldi	r30, 0x37	; 55
    2f40:	f0 e0       	ldi	r31, 0x00	; 0
    2f42:	80 81       	ld	r24, Z
    2f44:	48 2f       	mov	r20, r24
    2f46:	8a 81       	ldd	r24, Y+2	; 0x02
    2f48:	28 2f       	mov	r18, r24
    2f4a:	30 e0       	ldi	r19, 0x00	; 0
    2f4c:	81 e0       	ldi	r24, 0x01	; 1
    2f4e:	90 e0       	ldi	r25, 0x00	; 0
    2f50:	02 2e       	mov	r0, r18
    2f52:	02 c0       	rjmp	.+4      	; 0x2f58 <DIO_voidSetPinDirection+0xfc>
    2f54:	88 0f       	add	r24, r24
    2f56:	99 1f       	adc	r25, r25
    2f58:	0a 94       	dec	r0
    2f5a:	e2 f7       	brpl	.-8      	; 0x2f54 <DIO_voidSetPinDirection+0xf8>
    2f5c:	80 95       	com	r24
    2f5e:	84 23       	and	r24, r20
    2f60:	8c 93       	st	X, r24
    2f62:	57 c0       	rjmp	.+174    	; 0x3012 <DIO_voidSetPinDirection+0x1b6>

		break;
	case PORTC :

		if( Copy_u8Direction == OUTPUT ){ SET_BIT( DDRC_REG , Copy_u8Pin ); }
    2f64:	8b 81       	ldd	r24, Y+3	; 0x03
    2f66:	81 30       	cpi	r24, 0x01	; 1
    2f68:	a1 f4       	brne	.+40     	; 0x2f92 <DIO_voidSetPinDirection+0x136>
    2f6a:	a4 e3       	ldi	r26, 0x34	; 52
    2f6c:	b0 e0       	ldi	r27, 0x00	; 0
    2f6e:	e4 e3       	ldi	r30, 0x34	; 52
    2f70:	f0 e0       	ldi	r31, 0x00	; 0
    2f72:	80 81       	ld	r24, Z
    2f74:	48 2f       	mov	r20, r24
    2f76:	8a 81       	ldd	r24, Y+2	; 0x02
    2f78:	28 2f       	mov	r18, r24
    2f7a:	30 e0       	ldi	r19, 0x00	; 0
    2f7c:	81 e0       	ldi	r24, 0x01	; 1
    2f7e:	90 e0       	ldi	r25, 0x00	; 0
    2f80:	02 2e       	mov	r0, r18
    2f82:	02 c0       	rjmp	.+4      	; 0x2f88 <DIO_voidSetPinDirection+0x12c>
    2f84:	88 0f       	add	r24, r24
    2f86:	99 1f       	adc	r25, r25
    2f88:	0a 94       	dec	r0
    2f8a:	e2 f7       	brpl	.-8      	; 0x2f84 <DIO_voidSetPinDirection+0x128>
    2f8c:	84 2b       	or	r24, r20
    2f8e:	8c 93       	st	X, r24
    2f90:	40 c0       	rjmp	.+128    	; 0x3012 <DIO_voidSetPinDirection+0x1b6>
		else{ CLR_BIT( DDRC_REG , Copy_u8Pin ); }
    2f92:	a4 e3       	ldi	r26, 0x34	; 52
    2f94:	b0 e0       	ldi	r27, 0x00	; 0
    2f96:	e4 e3       	ldi	r30, 0x34	; 52
    2f98:	f0 e0       	ldi	r31, 0x00	; 0
    2f9a:	80 81       	ld	r24, Z
    2f9c:	48 2f       	mov	r20, r24
    2f9e:	8a 81       	ldd	r24, Y+2	; 0x02
    2fa0:	28 2f       	mov	r18, r24
    2fa2:	30 e0       	ldi	r19, 0x00	; 0
    2fa4:	81 e0       	ldi	r24, 0x01	; 1
    2fa6:	90 e0       	ldi	r25, 0x00	; 0
    2fa8:	02 2e       	mov	r0, r18
    2faa:	02 c0       	rjmp	.+4      	; 0x2fb0 <DIO_voidSetPinDirection+0x154>
    2fac:	88 0f       	add	r24, r24
    2fae:	99 1f       	adc	r25, r25
    2fb0:	0a 94       	dec	r0
    2fb2:	e2 f7       	brpl	.-8      	; 0x2fac <DIO_voidSetPinDirection+0x150>
    2fb4:	80 95       	com	r24
    2fb6:	84 23       	and	r24, r20
    2fb8:	8c 93       	st	X, r24
    2fba:	2b c0       	rjmp	.+86     	; 0x3012 <DIO_voidSetPinDirection+0x1b6>

		break;
	case PORTD :

		if( Copy_u8Direction == OUTPUT ){ SET_BIT( DDRD_REG , Copy_u8Pin ); }
    2fbc:	8b 81       	ldd	r24, Y+3	; 0x03
    2fbe:	81 30       	cpi	r24, 0x01	; 1
    2fc0:	a1 f4       	brne	.+40     	; 0x2fea <DIO_voidSetPinDirection+0x18e>
    2fc2:	a1 e3       	ldi	r26, 0x31	; 49
    2fc4:	b0 e0       	ldi	r27, 0x00	; 0
    2fc6:	e1 e3       	ldi	r30, 0x31	; 49
    2fc8:	f0 e0       	ldi	r31, 0x00	; 0
    2fca:	80 81       	ld	r24, Z
    2fcc:	48 2f       	mov	r20, r24
    2fce:	8a 81       	ldd	r24, Y+2	; 0x02
    2fd0:	28 2f       	mov	r18, r24
    2fd2:	30 e0       	ldi	r19, 0x00	; 0
    2fd4:	81 e0       	ldi	r24, 0x01	; 1
    2fd6:	90 e0       	ldi	r25, 0x00	; 0
    2fd8:	02 2e       	mov	r0, r18
    2fda:	02 c0       	rjmp	.+4      	; 0x2fe0 <DIO_voidSetPinDirection+0x184>
    2fdc:	88 0f       	add	r24, r24
    2fde:	99 1f       	adc	r25, r25
    2fe0:	0a 94       	dec	r0
    2fe2:	e2 f7       	brpl	.-8      	; 0x2fdc <DIO_voidSetPinDirection+0x180>
    2fe4:	84 2b       	or	r24, r20
    2fe6:	8c 93       	st	X, r24
    2fe8:	14 c0       	rjmp	.+40     	; 0x3012 <DIO_voidSetPinDirection+0x1b6>
		else{ CLR_BIT( DDRD_REG , Copy_u8Pin ); }
    2fea:	a1 e3       	ldi	r26, 0x31	; 49
    2fec:	b0 e0       	ldi	r27, 0x00	; 0
    2fee:	e1 e3       	ldi	r30, 0x31	; 49
    2ff0:	f0 e0       	ldi	r31, 0x00	; 0
    2ff2:	80 81       	ld	r24, Z
    2ff4:	48 2f       	mov	r20, r24
    2ff6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ff8:	28 2f       	mov	r18, r24
    2ffa:	30 e0       	ldi	r19, 0x00	; 0
    2ffc:	81 e0       	ldi	r24, 0x01	; 1
    2ffe:	90 e0       	ldi	r25, 0x00	; 0
    3000:	02 2e       	mov	r0, r18
    3002:	02 c0       	rjmp	.+4      	; 0x3008 <DIO_voidSetPinDirection+0x1ac>
    3004:	88 0f       	add	r24, r24
    3006:	99 1f       	adc	r25, r25
    3008:	0a 94       	dec	r0
    300a:	e2 f7       	brpl	.-8      	; 0x3004 <DIO_voidSetPinDirection+0x1a8>
    300c:	80 95       	com	r24
    300e:	84 23       	and	r24, r20
    3010:	8c 93       	st	X, r24

		break;

	}

}
    3012:	0f 90       	pop	r0
    3014:	0f 90       	pop	r0
    3016:	0f 90       	pop	r0
    3018:	0f 90       	pop	r0
    301a:	0f 90       	pop	r0
    301c:	cf 91       	pop	r28
    301e:	df 91       	pop	r29
    3020:	08 95       	ret

00003022 <DIO_voidSetPinValue>:

void DIO_voidSetPinValue      (u8 Copy_u8Port , u8 Copy_u8Pin , u8 Copy_u8Value){
    3022:	df 93       	push	r29
    3024:	cf 93       	push	r28
    3026:	00 d0       	rcall	.+0      	; 0x3028 <DIO_voidSetPinValue+0x6>
    3028:	00 d0       	rcall	.+0      	; 0x302a <DIO_voidSetPinValue+0x8>
    302a:	0f 92       	push	r0
    302c:	cd b7       	in	r28, 0x3d	; 61
    302e:	de b7       	in	r29, 0x3e	; 62
    3030:	89 83       	std	Y+1, r24	; 0x01
    3032:	6a 83       	std	Y+2, r22	; 0x02
    3034:	4b 83       	std	Y+3, r20	; 0x03

	switch( Copy_u8Port ){
    3036:	89 81       	ldd	r24, Y+1	; 0x01
    3038:	28 2f       	mov	r18, r24
    303a:	30 e0       	ldi	r19, 0x00	; 0
    303c:	3d 83       	std	Y+5, r19	; 0x05
    303e:	2c 83       	std	Y+4, r18	; 0x04
    3040:	8c 81       	ldd	r24, Y+4	; 0x04
    3042:	9d 81       	ldd	r25, Y+5	; 0x05
    3044:	81 30       	cpi	r24, 0x01	; 1
    3046:	91 05       	cpc	r25, r1
    3048:	09 f4       	brne	.+2      	; 0x304c <DIO_voidSetPinValue+0x2a>
    304a:	43 c0       	rjmp	.+134    	; 0x30d2 <DIO_voidSetPinValue+0xb0>
    304c:	2c 81       	ldd	r18, Y+4	; 0x04
    304e:	3d 81       	ldd	r19, Y+5	; 0x05
    3050:	22 30       	cpi	r18, 0x02	; 2
    3052:	31 05       	cpc	r19, r1
    3054:	2c f4       	brge	.+10     	; 0x3060 <DIO_voidSetPinValue+0x3e>
    3056:	8c 81       	ldd	r24, Y+4	; 0x04
    3058:	9d 81       	ldd	r25, Y+5	; 0x05
    305a:	00 97       	sbiw	r24, 0x00	; 0
    305c:	71 f0       	breq	.+28     	; 0x307a <DIO_voidSetPinValue+0x58>
    305e:	bc c0       	rjmp	.+376    	; 0x31d8 <DIO_voidSetPinValue+0x1b6>
    3060:	2c 81       	ldd	r18, Y+4	; 0x04
    3062:	3d 81       	ldd	r19, Y+5	; 0x05
    3064:	22 30       	cpi	r18, 0x02	; 2
    3066:	31 05       	cpc	r19, r1
    3068:	09 f4       	brne	.+2      	; 0x306c <DIO_voidSetPinValue+0x4a>
    306a:	5f c0       	rjmp	.+190    	; 0x312a <DIO_voidSetPinValue+0x108>
    306c:	8c 81       	ldd	r24, Y+4	; 0x04
    306e:	9d 81       	ldd	r25, Y+5	; 0x05
    3070:	83 30       	cpi	r24, 0x03	; 3
    3072:	91 05       	cpc	r25, r1
    3074:	09 f4       	brne	.+2      	; 0x3078 <DIO_voidSetPinValue+0x56>
    3076:	85 c0       	rjmp	.+266    	; 0x3182 <DIO_voidSetPinValue+0x160>
    3078:	af c0       	rjmp	.+350    	; 0x31d8 <DIO_voidSetPinValue+0x1b6>

	case PORTA :

		if( Copy_u8Value == HIGH ){ SET_BIT( PORTA_REG , Copy_u8Pin ); }
    307a:	8b 81       	ldd	r24, Y+3	; 0x03
    307c:	81 30       	cpi	r24, 0x01	; 1
    307e:	a1 f4       	brne	.+40     	; 0x30a8 <DIO_voidSetPinValue+0x86>
    3080:	ab e3       	ldi	r26, 0x3B	; 59
    3082:	b0 e0       	ldi	r27, 0x00	; 0
    3084:	eb e3       	ldi	r30, 0x3B	; 59
    3086:	f0 e0       	ldi	r31, 0x00	; 0
    3088:	80 81       	ld	r24, Z
    308a:	48 2f       	mov	r20, r24
    308c:	8a 81       	ldd	r24, Y+2	; 0x02
    308e:	28 2f       	mov	r18, r24
    3090:	30 e0       	ldi	r19, 0x00	; 0
    3092:	81 e0       	ldi	r24, 0x01	; 1
    3094:	90 e0       	ldi	r25, 0x00	; 0
    3096:	02 2e       	mov	r0, r18
    3098:	02 c0       	rjmp	.+4      	; 0x309e <DIO_voidSetPinValue+0x7c>
    309a:	88 0f       	add	r24, r24
    309c:	99 1f       	adc	r25, r25
    309e:	0a 94       	dec	r0
    30a0:	e2 f7       	brpl	.-8      	; 0x309a <DIO_voidSetPinValue+0x78>
    30a2:	84 2b       	or	r24, r20
    30a4:	8c 93       	st	X, r24
    30a6:	98 c0       	rjmp	.+304    	; 0x31d8 <DIO_voidSetPinValue+0x1b6>
		else{ CLR_BIT( PORTA_REG , Copy_u8Pin ); }
    30a8:	ab e3       	ldi	r26, 0x3B	; 59
    30aa:	b0 e0       	ldi	r27, 0x00	; 0
    30ac:	eb e3       	ldi	r30, 0x3B	; 59
    30ae:	f0 e0       	ldi	r31, 0x00	; 0
    30b0:	80 81       	ld	r24, Z
    30b2:	48 2f       	mov	r20, r24
    30b4:	8a 81       	ldd	r24, Y+2	; 0x02
    30b6:	28 2f       	mov	r18, r24
    30b8:	30 e0       	ldi	r19, 0x00	; 0
    30ba:	81 e0       	ldi	r24, 0x01	; 1
    30bc:	90 e0       	ldi	r25, 0x00	; 0
    30be:	02 2e       	mov	r0, r18
    30c0:	02 c0       	rjmp	.+4      	; 0x30c6 <DIO_voidSetPinValue+0xa4>
    30c2:	88 0f       	add	r24, r24
    30c4:	99 1f       	adc	r25, r25
    30c6:	0a 94       	dec	r0
    30c8:	e2 f7       	brpl	.-8      	; 0x30c2 <DIO_voidSetPinValue+0xa0>
    30ca:	80 95       	com	r24
    30cc:	84 23       	and	r24, r20
    30ce:	8c 93       	st	X, r24
    30d0:	83 c0       	rjmp	.+262    	; 0x31d8 <DIO_voidSetPinValue+0x1b6>

		break;
	case PORTB :

		if( Copy_u8Value == HIGH ){ SET_BIT( PORTB_REG , Copy_u8Pin ); }
    30d2:	8b 81       	ldd	r24, Y+3	; 0x03
    30d4:	81 30       	cpi	r24, 0x01	; 1
    30d6:	a1 f4       	brne	.+40     	; 0x3100 <DIO_voidSetPinValue+0xde>
    30d8:	a8 e3       	ldi	r26, 0x38	; 56
    30da:	b0 e0       	ldi	r27, 0x00	; 0
    30dc:	e8 e3       	ldi	r30, 0x38	; 56
    30de:	f0 e0       	ldi	r31, 0x00	; 0
    30e0:	80 81       	ld	r24, Z
    30e2:	48 2f       	mov	r20, r24
    30e4:	8a 81       	ldd	r24, Y+2	; 0x02
    30e6:	28 2f       	mov	r18, r24
    30e8:	30 e0       	ldi	r19, 0x00	; 0
    30ea:	81 e0       	ldi	r24, 0x01	; 1
    30ec:	90 e0       	ldi	r25, 0x00	; 0
    30ee:	02 2e       	mov	r0, r18
    30f0:	02 c0       	rjmp	.+4      	; 0x30f6 <DIO_voidSetPinValue+0xd4>
    30f2:	88 0f       	add	r24, r24
    30f4:	99 1f       	adc	r25, r25
    30f6:	0a 94       	dec	r0
    30f8:	e2 f7       	brpl	.-8      	; 0x30f2 <DIO_voidSetPinValue+0xd0>
    30fa:	84 2b       	or	r24, r20
    30fc:	8c 93       	st	X, r24
    30fe:	6c c0       	rjmp	.+216    	; 0x31d8 <DIO_voidSetPinValue+0x1b6>
		else{ CLR_BIT( PORTB_REG , Copy_u8Pin ); }
    3100:	a8 e3       	ldi	r26, 0x38	; 56
    3102:	b0 e0       	ldi	r27, 0x00	; 0
    3104:	e8 e3       	ldi	r30, 0x38	; 56
    3106:	f0 e0       	ldi	r31, 0x00	; 0
    3108:	80 81       	ld	r24, Z
    310a:	48 2f       	mov	r20, r24
    310c:	8a 81       	ldd	r24, Y+2	; 0x02
    310e:	28 2f       	mov	r18, r24
    3110:	30 e0       	ldi	r19, 0x00	; 0
    3112:	81 e0       	ldi	r24, 0x01	; 1
    3114:	90 e0       	ldi	r25, 0x00	; 0
    3116:	02 2e       	mov	r0, r18
    3118:	02 c0       	rjmp	.+4      	; 0x311e <DIO_voidSetPinValue+0xfc>
    311a:	88 0f       	add	r24, r24
    311c:	99 1f       	adc	r25, r25
    311e:	0a 94       	dec	r0
    3120:	e2 f7       	brpl	.-8      	; 0x311a <DIO_voidSetPinValue+0xf8>
    3122:	80 95       	com	r24
    3124:	84 23       	and	r24, r20
    3126:	8c 93       	st	X, r24
    3128:	57 c0       	rjmp	.+174    	; 0x31d8 <DIO_voidSetPinValue+0x1b6>

		break;
	case PORTC :

		if( Copy_u8Value == HIGH ){ SET_BIT( PORTC_REG , Copy_u8Pin ); }
    312a:	8b 81       	ldd	r24, Y+3	; 0x03
    312c:	81 30       	cpi	r24, 0x01	; 1
    312e:	a1 f4       	brne	.+40     	; 0x3158 <DIO_voidSetPinValue+0x136>
    3130:	a5 e3       	ldi	r26, 0x35	; 53
    3132:	b0 e0       	ldi	r27, 0x00	; 0
    3134:	e5 e3       	ldi	r30, 0x35	; 53
    3136:	f0 e0       	ldi	r31, 0x00	; 0
    3138:	80 81       	ld	r24, Z
    313a:	48 2f       	mov	r20, r24
    313c:	8a 81       	ldd	r24, Y+2	; 0x02
    313e:	28 2f       	mov	r18, r24
    3140:	30 e0       	ldi	r19, 0x00	; 0
    3142:	81 e0       	ldi	r24, 0x01	; 1
    3144:	90 e0       	ldi	r25, 0x00	; 0
    3146:	02 2e       	mov	r0, r18
    3148:	02 c0       	rjmp	.+4      	; 0x314e <DIO_voidSetPinValue+0x12c>
    314a:	88 0f       	add	r24, r24
    314c:	99 1f       	adc	r25, r25
    314e:	0a 94       	dec	r0
    3150:	e2 f7       	brpl	.-8      	; 0x314a <DIO_voidSetPinValue+0x128>
    3152:	84 2b       	or	r24, r20
    3154:	8c 93       	st	X, r24
    3156:	40 c0       	rjmp	.+128    	; 0x31d8 <DIO_voidSetPinValue+0x1b6>
		else{ CLR_BIT( PORTC_REG , Copy_u8Pin ); }
    3158:	a5 e3       	ldi	r26, 0x35	; 53
    315a:	b0 e0       	ldi	r27, 0x00	; 0
    315c:	e5 e3       	ldi	r30, 0x35	; 53
    315e:	f0 e0       	ldi	r31, 0x00	; 0
    3160:	80 81       	ld	r24, Z
    3162:	48 2f       	mov	r20, r24
    3164:	8a 81       	ldd	r24, Y+2	; 0x02
    3166:	28 2f       	mov	r18, r24
    3168:	30 e0       	ldi	r19, 0x00	; 0
    316a:	81 e0       	ldi	r24, 0x01	; 1
    316c:	90 e0       	ldi	r25, 0x00	; 0
    316e:	02 2e       	mov	r0, r18
    3170:	02 c0       	rjmp	.+4      	; 0x3176 <DIO_voidSetPinValue+0x154>
    3172:	88 0f       	add	r24, r24
    3174:	99 1f       	adc	r25, r25
    3176:	0a 94       	dec	r0
    3178:	e2 f7       	brpl	.-8      	; 0x3172 <DIO_voidSetPinValue+0x150>
    317a:	80 95       	com	r24
    317c:	84 23       	and	r24, r20
    317e:	8c 93       	st	X, r24
    3180:	2b c0       	rjmp	.+86     	; 0x31d8 <DIO_voidSetPinValue+0x1b6>

		break;
	case PORTD :

		if( Copy_u8Value == HIGH ){ SET_BIT( PORTD_REG , Copy_u8Pin ); }
    3182:	8b 81       	ldd	r24, Y+3	; 0x03
    3184:	81 30       	cpi	r24, 0x01	; 1
    3186:	a1 f4       	brne	.+40     	; 0x31b0 <DIO_voidSetPinValue+0x18e>
    3188:	a2 e3       	ldi	r26, 0x32	; 50
    318a:	b0 e0       	ldi	r27, 0x00	; 0
    318c:	e2 e3       	ldi	r30, 0x32	; 50
    318e:	f0 e0       	ldi	r31, 0x00	; 0
    3190:	80 81       	ld	r24, Z
    3192:	48 2f       	mov	r20, r24
    3194:	8a 81       	ldd	r24, Y+2	; 0x02
    3196:	28 2f       	mov	r18, r24
    3198:	30 e0       	ldi	r19, 0x00	; 0
    319a:	81 e0       	ldi	r24, 0x01	; 1
    319c:	90 e0       	ldi	r25, 0x00	; 0
    319e:	02 2e       	mov	r0, r18
    31a0:	02 c0       	rjmp	.+4      	; 0x31a6 <DIO_voidSetPinValue+0x184>
    31a2:	88 0f       	add	r24, r24
    31a4:	99 1f       	adc	r25, r25
    31a6:	0a 94       	dec	r0
    31a8:	e2 f7       	brpl	.-8      	; 0x31a2 <DIO_voidSetPinValue+0x180>
    31aa:	84 2b       	or	r24, r20
    31ac:	8c 93       	st	X, r24
    31ae:	14 c0       	rjmp	.+40     	; 0x31d8 <DIO_voidSetPinValue+0x1b6>
		else{ CLR_BIT( PORTD_REG , Copy_u8Pin ); }
    31b0:	a2 e3       	ldi	r26, 0x32	; 50
    31b2:	b0 e0       	ldi	r27, 0x00	; 0
    31b4:	e2 e3       	ldi	r30, 0x32	; 50
    31b6:	f0 e0       	ldi	r31, 0x00	; 0
    31b8:	80 81       	ld	r24, Z
    31ba:	48 2f       	mov	r20, r24
    31bc:	8a 81       	ldd	r24, Y+2	; 0x02
    31be:	28 2f       	mov	r18, r24
    31c0:	30 e0       	ldi	r19, 0x00	; 0
    31c2:	81 e0       	ldi	r24, 0x01	; 1
    31c4:	90 e0       	ldi	r25, 0x00	; 0
    31c6:	02 2e       	mov	r0, r18
    31c8:	02 c0       	rjmp	.+4      	; 0x31ce <DIO_voidSetPinValue+0x1ac>
    31ca:	88 0f       	add	r24, r24
    31cc:	99 1f       	adc	r25, r25
    31ce:	0a 94       	dec	r0
    31d0:	e2 f7       	brpl	.-8      	; 0x31ca <DIO_voidSetPinValue+0x1a8>
    31d2:	80 95       	com	r24
    31d4:	84 23       	and	r24, r20
    31d6:	8c 93       	st	X, r24

		break;

	}

}
    31d8:	0f 90       	pop	r0
    31da:	0f 90       	pop	r0
    31dc:	0f 90       	pop	r0
    31de:	0f 90       	pop	r0
    31e0:	0f 90       	pop	r0
    31e2:	cf 91       	pop	r28
    31e4:	df 91       	pop	r29
    31e6:	08 95       	ret

000031e8 <DIO_u8GetPinValue>:


u8   DIO_u8GetPinValue        (u8 Copy_u8Port , u8 Copy_u8Pin ){
    31e8:	df 93       	push	r29
    31ea:	cf 93       	push	r28
    31ec:	00 d0       	rcall	.+0      	; 0x31ee <DIO_u8GetPinValue+0x6>
    31ee:	00 d0       	rcall	.+0      	; 0x31f0 <DIO_u8GetPinValue+0x8>
    31f0:	0f 92       	push	r0
    31f2:	cd b7       	in	r28, 0x3d	; 61
    31f4:	de b7       	in	r29, 0x3e	; 62
    31f6:	8a 83       	std	Y+2, r24	; 0x02
    31f8:	6b 83       	std	Y+3, r22	; 0x03

	u8 LOC_u8Result = 0 ;
    31fa:	19 82       	std	Y+1, r1	; 0x01

	switch( Copy_u8Port ){
    31fc:	8a 81       	ldd	r24, Y+2	; 0x02
    31fe:	28 2f       	mov	r18, r24
    3200:	30 e0       	ldi	r19, 0x00	; 0
    3202:	3d 83       	std	Y+5, r19	; 0x05
    3204:	2c 83       	std	Y+4, r18	; 0x04
    3206:	4c 81       	ldd	r20, Y+4	; 0x04
    3208:	5d 81       	ldd	r21, Y+5	; 0x05
    320a:	41 30       	cpi	r20, 0x01	; 1
    320c:	51 05       	cpc	r21, r1
    320e:	41 f1       	breq	.+80     	; 0x3260 <DIO_u8GetPinValue+0x78>
    3210:	8c 81       	ldd	r24, Y+4	; 0x04
    3212:	9d 81       	ldd	r25, Y+5	; 0x05
    3214:	82 30       	cpi	r24, 0x02	; 2
    3216:	91 05       	cpc	r25, r1
    3218:	34 f4       	brge	.+12     	; 0x3226 <DIO_u8GetPinValue+0x3e>
    321a:	2c 81       	ldd	r18, Y+4	; 0x04
    321c:	3d 81       	ldd	r19, Y+5	; 0x05
    321e:	21 15       	cp	r18, r1
    3220:	31 05       	cpc	r19, r1
    3222:	61 f0       	breq	.+24     	; 0x323c <DIO_u8GetPinValue+0x54>
    3224:	52 c0       	rjmp	.+164    	; 0x32ca <DIO_u8GetPinValue+0xe2>
    3226:	4c 81       	ldd	r20, Y+4	; 0x04
    3228:	5d 81       	ldd	r21, Y+5	; 0x05
    322a:	42 30       	cpi	r20, 0x02	; 2
    322c:	51 05       	cpc	r21, r1
    322e:	51 f1       	breq	.+84     	; 0x3284 <DIO_u8GetPinValue+0x9c>
    3230:	8c 81       	ldd	r24, Y+4	; 0x04
    3232:	9d 81       	ldd	r25, Y+5	; 0x05
    3234:	83 30       	cpi	r24, 0x03	; 3
    3236:	91 05       	cpc	r25, r1
    3238:	b9 f1       	breq	.+110    	; 0x32a8 <DIO_u8GetPinValue+0xc0>
    323a:	47 c0       	rjmp	.+142    	; 0x32ca <DIO_u8GetPinValue+0xe2>

	case PORTA : LOC_u8Result = GET_BIT( PINA_REG , Copy_u8Pin ) ; break ;
    323c:	e9 e3       	ldi	r30, 0x39	; 57
    323e:	f0 e0       	ldi	r31, 0x00	; 0
    3240:	80 81       	ld	r24, Z
    3242:	28 2f       	mov	r18, r24
    3244:	30 e0       	ldi	r19, 0x00	; 0
    3246:	8b 81       	ldd	r24, Y+3	; 0x03
    3248:	88 2f       	mov	r24, r24
    324a:	90 e0       	ldi	r25, 0x00	; 0
    324c:	a9 01       	movw	r20, r18
    324e:	02 c0       	rjmp	.+4      	; 0x3254 <DIO_u8GetPinValue+0x6c>
    3250:	55 95       	asr	r21
    3252:	47 95       	ror	r20
    3254:	8a 95       	dec	r24
    3256:	e2 f7       	brpl	.-8      	; 0x3250 <DIO_u8GetPinValue+0x68>
    3258:	ca 01       	movw	r24, r20
    325a:	81 70       	andi	r24, 0x01	; 1
    325c:	89 83       	std	Y+1, r24	; 0x01
    325e:	35 c0       	rjmp	.+106    	; 0x32ca <DIO_u8GetPinValue+0xe2>
	case PORTB : LOC_u8Result = GET_BIT( PINB_REG , Copy_u8Pin ) ; break ;
    3260:	e6 e3       	ldi	r30, 0x36	; 54
    3262:	f0 e0       	ldi	r31, 0x00	; 0
    3264:	80 81       	ld	r24, Z
    3266:	28 2f       	mov	r18, r24
    3268:	30 e0       	ldi	r19, 0x00	; 0
    326a:	8b 81       	ldd	r24, Y+3	; 0x03
    326c:	88 2f       	mov	r24, r24
    326e:	90 e0       	ldi	r25, 0x00	; 0
    3270:	a9 01       	movw	r20, r18
    3272:	02 c0       	rjmp	.+4      	; 0x3278 <DIO_u8GetPinValue+0x90>
    3274:	55 95       	asr	r21
    3276:	47 95       	ror	r20
    3278:	8a 95       	dec	r24
    327a:	e2 f7       	brpl	.-8      	; 0x3274 <DIO_u8GetPinValue+0x8c>
    327c:	ca 01       	movw	r24, r20
    327e:	81 70       	andi	r24, 0x01	; 1
    3280:	89 83       	std	Y+1, r24	; 0x01
    3282:	23 c0       	rjmp	.+70     	; 0x32ca <DIO_u8GetPinValue+0xe2>
	case PORTC : LOC_u8Result = GET_BIT( PINC_REG , Copy_u8Pin ) ; break ;
    3284:	e3 e3       	ldi	r30, 0x33	; 51
    3286:	f0 e0       	ldi	r31, 0x00	; 0
    3288:	80 81       	ld	r24, Z
    328a:	28 2f       	mov	r18, r24
    328c:	30 e0       	ldi	r19, 0x00	; 0
    328e:	8b 81       	ldd	r24, Y+3	; 0x03
    3290:	88 2f       	mov	r24, r24
    3292:	90 e0       	ldi	r25, 0x00	; 0
    3294:	a9 01       	movw	r20, r18
    3296:	02 c0       	rjmp	.+4      	; 0x329c <DIO_u8GetPinValue+0xb4>
    3298:	55 95       	asr	r21
    329a:	47 95       	ror	r20
    329c:	8a 95       	dec	r24
    329e:	e2 f7       	brpl	.-8      	; 0x3298 <DIO_u8GetPinValue+0xb0>
    32a0:	ca 01       	movw	r24, r20
    32a2:	81 70       	andi	r24, 0x01	; 1
    32a4:	89 83       	std	Y+1, r24	; 0x01
    32a6:	11 c0       	rjmp	.+34     	; 0x32ca <DIO_u8GetPinValue+0xe2>
	case PORTD : LOC_u8Result = GET_BIT( PIND_REG , Copy_u8Pin ) ; break ;
    32a8:	e0 e3       	ldi	r30, 0x30	; 48
    32aa:	f0 e0       	ldi	r31, 0x00	; 0
    32ac:	80 81       	ld	r24, Z
    32ae:	28 2f       	mov	r18, r24
    32b0:	30 e0       	ldi	r19, 0x00	; 0
    32b2:	8b 81       	ldd	r24, Y+3	; 0x03
    32b4:	88 2f       	mov	r24, r24
    32b6:	90 e0       	ldi	r25, 0x00	; 0
    32b8:	a9 01       	movw	r20, r18
    32ba:	02 c0       	rjmp	.+4      	; 0x32c0 <DIO_u8GetPinValue+0xd8>
    32bc:	55 95       	asr	r21
    32be:	47 95       	ror	r20
    32c0:	8a 95       	dec	r24
    32c2:	e2 f7       	brpl	.-8      	; 0x32bc <DIO_u8GetPinValue+0xd4>
    32c4:	ca 01       	movw	r24, r20
    32c6:	81 70       	andi	r24, 0x01	; 1
    32c8:	89 83       	std	Y+1, r24	; 0x01

	}

	return LOC_u8Result ;
    32ca:	89 81       	ldd	r24, Y+1	; 0x01

}
    32cc:	0f 90       	pop	r0
    32ce:	0f 90       	pop	r0
    32d0:	0f 90       	pop	r0
    32d2:	0f 90       	pop	r0
    32d4:	0f 90       	pop	r0
    32d6:	cf 91       	pop	r28
    32d8:	df 91       	pop	r29
    32da:	08 95       	ret

000032dc <ADC_voidINIT>:
#include "ADC_interface.h"
#include "../DIO/DIO_interface.h"
#include "ADC_config.h"


void ADC_voidINIT(){
    32dc:	df 93       	push	r29
    32de:	cf 93       	push	r28
    32e0:	cd b7       	in	r28, 0x3d	; 61
    32e2:	de b7       	in	r29, 0x3e	; 62

	ADMUX_REG  =0b01000000;
    32e4:	e7 e2       	ldi	r30, 0x27	; 39
    32e6:	f0 e0       	ldi	r31, 0x00	; 0
    32e8:	80 e4       	ldi	r24, 0x40	; 64
    32ea:	80 83       	st	Z, r24
	ADCSRA_REG =0b10010111;
    32ec:	e6 e2       	ldi	r30, 0x26	; 38
    32ee:	f0 e0       	ldi	r31, 0x00	; 0
    32f0:	87 e9       	ldi	r24, 0x97	; 151
    32f2:	80 83       	st	Z, r24
}
    32f4:	cf 91       	pop	r28
    32f6:	df 91       	pop	r29
    32f8:	08 95       	ret

000032fa <ADC_voidSetType>:

void ADC_voidSetType(u8 Copy_u8type){
    32fa:	df 93       	push	r29
    32fc:	cf 93       	push	r28
    32fe:	0f 92       	push	r0
    3300:	cd b7       	in	r28, 0x3d	; 61
    3302:	de b7       	in	r29, 0x3e	; 62
    3304:	89 83       	std	Y+1, r24	; 0x01
	ADMUX_REG|=Copy_u8type;
    3306:	a7 e2       	ldi	r26, 0x27	; 39
    3308:	b0 e0       	ldi	r27, 0x00	; 0
    330a:	e7 e2       	ldi	r30, 0x27	; 39
    330c:	f0 e0       	ldi	r31, 0x00	; 0
    330e:	90 81       	ld	r25, Z
    3310:	89 81       	ldd	r24, Y+1	; 0x01
    3312:	89 2b       	or	r24, r25
    3314:	8c 93       	st	X, r24
}
    3316:	0f 90       	pop	r0
    3318:	cf 91       	pop	r28
    331a:	df 91       	pop	r29
    331c:	08 95       	ret

0000331e <ADC_u16GetResult>:
u16 ADC_u16GetResult(void){
    331e:	df 93       	push	r29
    3320:	cf 93       	push	r28
    3322:	00 d0       	rcall	.+0      	; 0x3324 <ADC_u16GetResult+0x6>
    3324:	cd b7       	in	r28, 0x3d	; 61
    3326:	de b7       	in	r29, 0x3e	; 62
	u16 Result=0;
    3328:	1a 82       	std	Y+2, r1	; 0x02
    332a:	19 82       	std	Y+1, r1	; 0x01

	#if ADCD  ==  right
			SET_BIT(ADCSRA_REG,6);
    332c:	a6 e2       	ldi	r26, 0x26	; 38
    332e:	b0 e0       	ldi	r27, 0x00	; 0
    3330:	e6 e2       	ldi	r30, 0x26	; 38
    3332:	f0 e0       	ldi	r31, 0x00	; 0
    3334:	80 81       	ld	r24, Z
    3336:	80 64       	ori	r24, 0x40	; 64
    3338:	8c 93       	st	X, r24
			while(GET_BIT(ADCSRA_REG,4)==0);
    333a:	e6 e2       	ldi	r30, 0x26	; 38
    333c:	f0 e0       	ldi	r31, 0x00	; 0
    333e:	80 81       	ld	r24, Z
    3340:	82 95       	swap	r24
    3342:	8f 70       	andi	r24, 0x0F	; 15
    3344:	88 2f       	mov	r24, r24
    3346:	90 e0       	ldi	r25, 0x00	; 0
    3348:	81 70       	andi	r24, 0x01	; 1
    334a:	90 70       	andi	r25, 0x00	; 0
    334c:	00 97       	sbiw	r24, 0x00	; 0
    334e:	a9 f3       	breq	.-22     	; 0x333a <ADC_u16GetResult+0x1c>
			SET_BIT(ADCSRA_REG,4);
    3350:	a6 e2       	ldi	r26, 0x26	; 38
    3352:	b0 e0       	ldi	r27, 0x00	; 0
    3354:	e6 e2       	ldi	r30, 0x26	; 38
    3356:	f0 e0       	ldi	r31, 0x00	; 0
    3358:	80 81       	ld	r24, Z
    335a:	80 61       	ori	r24, 0x10	; 16
    335c:	8c 93       	st	X, r24
			Result=(ADCL_REG|(ADCH_REG<<8));
    335e:	e4 e2       	ldi	r30, 0x24	; 36
    3360:	f0 e0       	ldi	r31, 0x00	; 0
    3362:	80 81       	ld	r24, Z
    3364:	28 2f       	mov	r18, r24
    3366:	30 e0       	ldi	r19, 0x00	; 0
    3368:	e5 e2       	ldi	r30, 0x25	; 37
    336a:	f0 e0       	ldi	r31, 0x00	; 0
    336c:	80 81       	ld	r24, Z
    336e:	88 2f       	mov	r24, r24
    3370:	90 e0       	ldi	r25, 0x00	; 0
    3372:	98 2f       	mov	r25, r24
    3374:	88 27       	eor	r24, r24
    3376:	82 2b       	or	r24, r18
    3378:	93 2b       	or	r25, r19
    337a:	9a 83       	std	Y+2, r25	; 0x02
    337c:	89 83       	std	Y+1, r24	; 0x01
			SET_BIT(ADCSRA_REG,6);
			while(GET_BIT(ADCSRA_REG,4)==0);
			SET_BIT(ADCSRA_REG,4);
			Result=(ADCH_REG<<2);
	#endif
	return Result;
    337e:	89 81       	ldd	r24, Y+1	; 0x01
    3380:	9a 81       	ldd	r25, Y+2	; 0x02
}
    3382:	0f 90       	pop	r0
    3384:	0f 90       	pop	r0
    3386:	cf 91       	pop	r28
    3388:	df 91       	pop	r29
    338a:	08 95       	ret

0000338c <ADC_voidSetAutoTrigger>:

void ADC_voidSetAutoTrigger(u8 Copy_u8type){
    338c:	df 93       	push	r29
    338e:	cf 93       	push	r28
    3390:	0f 92       	push	r0
    3392:	cd b7       	in	r28, 0x3d	; 61
    3394:	de b7       	in	r29, 0x3e	; 62
    3396:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(ADCSRA_REG,5);
    3398:	a6 e2       	ldi	r26, 0x26	; 38
    339a:	b0 e0       	ldi	r27, 0x00	; 0
    339c:	e6 e2       	ldi	r30, 0x26	; 38
    339e:	f0 e0       	ldi	r31, 0x00	; 0
    33a0:	80 81       	ld	r24, Z
    33a2:	80 62       	ori	r24, 0x20	; 32
    33a4:	8c 93       	st	X, r24

	SFIOR_REG |= Copy_u8type;
    33a6:	a0 e5       	ldi	r26, 0x50	; 80
    33a8:	b0 e0       	ldi	r27, 0x00	; 0
    33aa:	e0 e5       	ldi	r30, 0x50	; 80
    33ac:	f0 e0       	ldi	r31, 0x00	; 0
    33ae:	90 81       	ld	r25, Z
    33b0:	89 81       	ldd	r24, Y+1	; 0x01
    33b2:	89 2b       	or	r24, r25
    33b4:	8c 93       	st	X, r24

}
    33b6:	0f 90       	pop	r0
    33b8:	cf 91       	pop	r28
    33ba:	df 91       	pop	r29
    33bc:	08 95       	ret

000033be <SW_u8GetPressed>:
#include "SW_private.h"
#include "SW_config.h"


u8 SW_u8GetPressed( SW_Type SW_Cfg )
{
    33be:	df 93       	push	r29
    33c0:	cf 93       	push	r28
    33c2:	cd b7       	in	r28, 0x3d	; 61
    33c4:	de b7       	in	r29, 0x3e	; 62
    33c6:	a0 97       	sbiw	r28, 0x20	; 32
    33c8:	0f b6       	in	r0, 0x3f	; 63
    33ca:	f8 94       	cli
    33cc:	de bf       	out	0x3e, r29	; 62
    33ce:	0f be       	out	0x3f, r0	; 63
    33d0:	cd bf       	out	0x3d, r28	; 61
    33d2:	6e 8f       	std	Y+30, r22	; 0x1e
    33d4:	7f 8f       	std	Y+31, r23	; 0x1f
    33d6:	88 a3       	std	Y+32, r24	; 0x20
	u8 LOC_u8Result = 0 ;
    33d8:	1d 8e       	std	Y+29, r1	; 0x1d
	DIO_voidSetPinDirection( SW_Cfg.SW_PORT , SW_Cfg.SW_PIN , INPUT );
    33da:	8e 8d       	ldd	r24, Y+30	; 0x1e
    33dc:	9f 8d       	ldd	r25, Y+31	; 0x1f
    33de:	69 2f       	mov	r22, r25
    33e0:	40 e0       	ldi	r20, 0x00	; 0
    33e2:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>

	if( SW_Cfg.SW_PULL_STATE == SW_PULL_UP ){
    33e6:	88 a1       	ldd	r24, Y+32	; 0x20
    33e8:	81 30       	cpi	r24, 0x01	; 1
    33ea:	09 f0       	breq	.+2      	; 0x33ee <SW_u8GetPressed+0x30>
    33ec:	85 c0       	rjmp	.+266    	; 0x34f8 <SW_u8GetPressed+0x13a>

		if(

				DIO_u8GetPinValue( SW_Cfg.SW_PORT , SW_Cfg.SW_PIN ) == 0 ){
    33ee:	8e 8d       	ldd	r24, Y+30	; 0x1e
    33f0:	9f 8d       	ldd	r25, Y+31	; 0x1f
    33f2:	69 2f       	mov	r22, r25
    33f4:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <DIO_u8GetPinValue>
	u8 LOC_u8Result = 0 ;
	DIO_voidSetPinDirection( SW_Cfg.SW_PORT , SW_Cfg.SW_PIN , INPUT );

	if( SW_Cfg.SW_PULL_STATE == SW_PULL_UP ){

		if(
    33f8:	88 23       	and	r24, r24
    33fa:	09 f0       	breq	.+2      	; 0x33fe <SW_u8GetPressed+0x40>
    33fc:	00 c1       	rjmp	.+512    	; 0x35fe <SW_u8GetPressed+0x240>
    33fe:	80 e0       	ldi	r24, 0x00	; 0
    3400:	90 e0       	ldi	r25, 0x00	; 0
    3402:	a0 e2       	ldi	r26, 0x20	; 32
    3404:	b1 e4       	ldi	r27, 0x41	; 65
    3406:	89 8f       	std	Y+25, r24	; 0x19
    3408:	9a 8f       	std	Y+26, r25	; 0x1a
    340a:	ab 8f       	std	Y+27, r26	; 0x1b
    340c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    340e:	69 8d       	ldd	r22, Y+25	; 0x19
    3410:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3412:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3414:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3416:	20 e0       	ldi	r18, 0x00	; 0
    3418:	30 e0       	ldi	r19, 0x00	; 0
    341a:	4a e7       	ldi	r20, 0x7A	; 122
    341c:	55 e4       	ldi	r21, 0x45	; 69
    341e:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3422:	dc 01       	movw	r26, r24
    3424:	cb 01       	movw	r24, r22
    3426:	8d 8b       	std	Y+21, r24	; 0x15
    3428:	9e 8b       	std	Y+22, r25	; 0x16
    342a:	af 8b       	std	Y+23, r26	; 0x17
    342c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    342e:	6d 89       	ldd	r22, Y+21	; 0x15
    3430:	7e 89       	ldd	r23, Y+22	; 0x16
    3432:	8f 89       	ldd	r24, Y+23	; 0x17
    3434:	98 8d       	ldd	r25, Y+24	; 0x18
    3436:	20 e0       	ldi	r18, 0x00	; 0
    3438:	30 e0       	ldi	r19, 0x00	; 0
    343a:	40 e8       	ldi	r20, 0x80	; 128
    343c:	5f e3       	ldi	r21, 0x3F	; 63
    343e:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    3442:	88 23       	and	r24, r24
    3444:	2c f4       	brge	.+10     	; 0x3450 <SW_u8GetPressed+0x92>
		__ticks = 1;
    3446:	81 e0       	ldi	r24, 0x01	; 1
    3448:	90 e0       	ldi	r25, 0x00	; 0
    344a:	9c 8b       	std	Y+20, r25	; 0x14
    344c:	8b 8b       	std	Y+19, r24	; 0x13
    344e:	3f c0       	rjmp	.+126    	; 0x34ce <SW_u8GetPressed+0x110>
	else if (__tmp > 65535)
    3450:	6d 89       	ldd	r22, Y+21	; 0x15
    3452:	7e 89       	ldd	r23, Y+22	; 0x16
    3454:	8f 89       	ldd	r24, Y+23	; 0x17
    3456:	98 8d       	ldd	r25, Y+24	; 0x18
    3458:	20 e0       	ldi	r18, 0x00	; 0
    345a:	3f ef       	ldi	r19, 0xFF	; 255
    345c:	4f e7       	ldi	r20, 0x7F	; 127
    345e:	57 e4       	ldi	r21, 0x47	; 71
    3460:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    3464:	18 16       	cp	r1, r24
    3466:	4c f5       	brge	.+82     	; 0x34ba <SW_u8GetPressed+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3468:	69 8d       	ldd	r22, Y+25	; 0x19
    346a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    346c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    346e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3470:	20 e0       	ldi	r18, 0x00	; 0
    3472:	30 e0       	ldi	r19, 0x00	; 0
    3474:	40 e2       	ldi	r20, 0x20	; 32
    3476:	51 e4       	ldi	r21, 0x41	; 65
    3478:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    347c:	dc 01       	movw	r26, r24
    347e:	cb 01       	movw	r24, r22
    3480:	bc 01       	movw	r22, r24
    3482:	cd 01       	movw	r24, r26
    3484:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3488:	dc 01       	movw	r26, r24
    348a:	cb 01       	movw	r24, r22
    348c:	9c 8b       	std	Y+20, r25	; 0x14
    348e:	8b 8b       	std	Y+19, r24	; 0x13
    3490:	0f c0       	rjmp	.+30     	; 0x34b0 <SW_u8GetPressed+0xf2>
    3492:	80 e9       	ldi	r24, 0x90	; 144
    3494:	91 e0       	ldi	r25, 0x01	; 1
    3496:	9a 8b       	std	Y+18, r25	; 0x12
    3498:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    349a:	89 89       	ldd	r24, Y+17	; 0x11
    349c:	9a 89       	ldd	r25, Y+18	; 0x12
    349e:	01 97       	sbiw	r24, 0x01	; 1
    34a0:	f1 f7       	brne	.-4      	; 0x349e <SW_u8GetPressed+0xe0>
    34a2:	9a 8b       	std	Y+18, r25	; 0x12
    34a4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34a6:	8b 89       	ldd	r24, Y+19	; 0x13
    34a8:	9c 89       	ldd	r25, Y+20	; 0x14
    34aa:	01 97       	sbiw	r24, 0x01	; 1
    34ac:	9c 8b       	std	Y+20, r25	; 0x14
    34ae:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34b0:	8b 89       	ldd	r24, Y+19	; 0x13
    34b2:	9c 89       	ldd	r25, Y+20	; 0x14
    34b4:	00 97       	sbiw	r24, 0x00	; 0
    34b6:	69 f7       	brne	.-38     	; 0x3492 <SW_u8GetPressed+0xd4>
    34b8:	14 c0       	rjmp	.+40     	; 0x34e2 <SW_u8GetPressed+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34ba:	6d 89       	ldd	r22, Y+21	; 0x15
    34bc:	7e 89       	ldd	r23, Y+22	; 0x16
    34be:	8f 89       	ldd	r24, Y+23	; 0x17
    34c0:	98 8d       	ldd	r25, Y+24	; 0x18
    34c2:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    34c6:	dc 01       	movw	r26, r24
    34c8:	cb 01       	movw	r24, r22
    34ca:	9c 8b       	std	Y+20, r25	; 0x14
    34cc:	8b 8b       	std	Y+19, r24	; 0x13
    34ce:	8b 89       	ldd	r24, Y+19	; 0x13
    34d0:	9c 89       	ldd	r25, Y+20	; 0x14
    34d2:	98 8b       	std	Y+16, r25	; 0x10
    34d4:	8f 87       	std	Y+15, r24	; 0x0f
    34d6:	8f 85       	ldd	r24, Y+15	; 0x0f
    34d8:	98 89       	ldd	r25, Y+16	; 0x10
    34da:	01 97       	sbiw	r24, 0x01	; 1
    34dc:	f1 f7       	brne	.-4      	; 0x34da <SW_u8GetPressed+0x11c>
    34de:	98 8b       	std	Y+16, r25	; 0x10
    34e0:	8f 87       	std	Y+15, r24	; 0x0f

				DIO_u8GetPinValue( SW_Cfg.SW_PORT , SW_Cfg.SW_PIN ) == 0 ){

			_delay_ms(10);

			if( DIO_u8GetPinValue( SW_Cfg.SW_PORT , SW_Cfg.SW_PIN ) == 0 ){
    34e2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    34e4:	9f 8d       	ldd	r25, Y+31	; 0x1f
    34e6:	69 2f       	mov	r22, r25
    34e8:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <DIO_u8GetPinValue>
    34ec:	88 23       	and	r24, r24
    34ee:	09 f0       	breq	.+2      	; 0x34f2 <SW_u8GetPressed+0x134>
    34f0:	86 c0       	rjmp	.+268    	; 0x35fe <SW_u8GetPressed+0x240>

				LOC_u8Result = 1 ;
    34f2:	81 e0       	ldi	r24, 0x01	; 1
    34f4:	8d 8f       	std	Y+29, r24	; 0x1d
    34f6:	83 c0       	rjmp	.+262    	; 0x35fe <SW_u8GetPressed+0x240>

		}

	}else{

		if( DIO_u8GetPinValue( SW_Cfg.SW_PORT , SW_Cfg.SW_PIN ) == 1 ){
    34f8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    34fa:	9f 8d       	ldd	r25, Y+31	; 0x1f
    34fc:	69 2f       	mov	r22, r25
    34fe:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <DIO_u8GetPinValue>
    3502:	81 30       	cpi	r24, 0x01	; 1
    3504:	09 f0       	breq	.+2      	; 0x3508 <SW_u8GetPressed+0x14a>
    3506:	7b c0       	rjmp	.+246    	; 0x35fe <SW_u8GetPressed+0x240>
    3508:	80 e0       	ldi	r24, 0x00	; 0
    350a:	90 e0       	ldi	r25, 0x00	; 0
    350c:	a0 e2       	ldi	r26, 0x20	; 32
    350e:	b1 e4       	ldi	r27, 0x41	; 65
    3510:	8b 87       	std	Y+11, r24	; 0x0b
    3512:	9c 87       	std	Y+12, r25	; 0x0c
    3514:	ad 87       	std	Y+13, r26	; 0x0d
    3516:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3518:	6b 85       	ldd	r22, Y+11	; 0x0b
    351a:	7c 85       	ldd	r23, Y+12	; 0x0c
    351c:	8d 85       	ldd	r24, Y+13	; 0x0d
    351e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3520:	20 e0       	ldi	r18, 0x00	; 0
    3522:	30 e0       	ldi	r19, 0x00	; 0
    3524:	4a e7       	ldi	r20, 0x7A	; 122
    3526:	55 e4       	ldi	r21, 0x45	; 69
    3528:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    352c:	dc 01       	movw	r26, r24
    352e:	cb 01       	movw	r24, r22
    3530:	8f 83       	std	Y+7, r24	; 0x07
    3532:	98 87       	std	Y+8, r25	; 0x08
    3534:	a9 87       	std	Y+9, r26	; 0x09
    3536:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3538:	6f 81       	ldd	r22, Y+7	; 0x07
    353a:	78 85       	ldd	r23, Y+8	; 0x08
    353c:	89 85       	ldd	r24, Y+9	; 0x09
    353e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3540:	20 e0       	ldi	r18, 0x00	; 0
    3542:	30 e0       	ldi	r19, 0x00	; 0
    3544:	40 e8       	ldi	r20, 0x80	; 128
    3546:	5f e3       	ldi	r21, 0x3F	; 63
    3548:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    354c:	88 23       	and	r24, r24
    354e:	2c f4       	brge	.+10     	; 0x355a <SW_u8GetPressed+0x19c>
		__ticks = 1;
    3550:	81 e0       	ldi	r24, 0x01	; 1
    3552:	90 e0       	ldi	r25, 0x00	; 0
    3554:	9e 83       	std	Y+6, r25	; 0x06
    3556:	8d 83       	std	Y+5, r24	; 0x05
    3558:	3f c0       	rjmp	.+126    	; 0x35d8 <SW_u8GetPressed+0x21a>
	else if (__tmp > 65535)
    355a:	6f 81       	ldd	r22, Y+7	; 0x07
    355c:	78 85       	ldd	r23, Y+8	; 0x08
    355e:	89 85       	ldd	r24, Y+9	; 0x09
    3560:	9a 85       	ldd	r25, Y+10	; 0x0a
    3562:	20 e0       	ldi	r18, 0x00	; 0
    3564:	3f ef       	ldi	r19, 0xFF	; 255
    3566:	4f e7       	ldi	r20, 0x7F	; 127
    3568:	57 e4       	ldi	r21, 0x47	; 71
    356a:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    356e:	18 16       	cp	r1, r24
    3570:	4c f5       	brge	.+82     	; 0x35c4 <SW_u8GetPressed+0x206>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3572:	6b 85       	ldd	r22, Y+11	; 0x0b
    3574:	7c 85       	ldd	r23, Y+12	; 0x0c
    3576:	8d 85       	ldd	r24, Y+13	; 0x0d
    3578:	9e 85       	ldd	r25, Y+14	; 0x0e
    357a:	20 e0       	ldi	r18, 0x00	; 0
    357c:	30 e0       	ldi	r19, 0x00	; 0
    357e:	40 e2       	ldi	r20, 0x20	; 32
    3580:	51 e4       	ldi	r21, 0x41	; 65
    3582:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3586:	dc 01       	movw	r26, r24
    3588:	cb 01       	movw	r24, r22
    358a:	bc 01       	movw	r22, r24
    358c:	cd 01       	movw	r24, r26
    358e:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3592:	dc 01       	movw	r26, r24
    3594:	cb 01       	movw	r24, r22
    3596:	9e 83       	std	Y+6, r25	; 0x06
    3598:	8d 83       	std	Y+5, r24	; 0x05
    359a:	0f c0       	rjmp	.+30     	; 0x35ba <SW_u8GetPressed+0x1fc>
    359c:	80 e9       	ldi	r24, 0x90	; 144
    359e:	91 e0       	ldi	r25, 0x01	; 1
    35a0:	9c 83       	std	Y+4, r25	; 0x04
    35a2:	8b 83       	std	Y+3, r24	; 0x03
    35a4:	8b 81       	ldd	r24, Y+3	; 0x03
    35a6:	9c 81       	ldd	r25, Y+4	; 0x04
    35a8:	01 97       	sbiw	r24, 0x01	; 1
    35aa:	f1 f7       	brne	.-4      	; 0x35a8 <SW_u8GetPressed+0x1ea>
    35ac:	9c 83       	std	Y+4, r25	; 0x04
    35ae:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    35b0:	8d 81       	ldd	r24, Y+5	; 0x05
    35b2:	9e 81       	ldd	r25, Y+6	; 0x06
    35b4:	01 97       	sbiw	r24, 0x01	; 1
    35b6:	9e 83       	std	Y+6, r25	; 0x06
    35b8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    35ba:	8d 81       	ldd	r24, Y+5	; 0x05
    35bc:	9e 81       	ldd	r25, Y+6	; 0x06
    35be:	00 97       	sbiw	r24, 0x00	; 0
    35c0:	69 f7       	brne	.-38     	; 0x359c <SW_u8GetPressed+0x1de>
    35c2:	14 c0       	rjmp	.+40     	; 0x35ec <SW_u8GetPressed+0x22e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    35c4:	6f 81       	ldd	r22, Y+7	; 0x07
    35c6:	78 85       	ldd	r23, Y+8	; 0x08
    35c8:	89 85       	ldd	r24, Y+9	; 0x09
    35ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    35cc:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    35d0:	dc 01       	movw	r26, r24
    35d2:	cb 01       	movw	r24, r22
    35d4:	9e 83       	std	Y+6, r25	; 0x06
    35d6:	8d 83       	std	Y+5, r24	; 0x05
    35d8:	8d 81       	ldd	r24, Y+5	; 0x05
    35da:	9e 81       	ldd	r25, Y+6	; 0x06
    35dc:	9a 83       	std	Y+2, r25	; 0x02
    35de:	89 83       	std	Y+1, r24	; 0x01
    35e0:	89 81       	ldd	r24, Y+1	; 0x01
    35e2:	9a 81       	ldd	r25, Y+2	; 0x02
    35e4:	01 97       	sbiw	r24, 0x01	; 1
    35e6:	f1 f7       	brne	.-4      	; 0x35e4 <SW_u8GetPressed+0x226>
    35e8:	9a 83       	std	Y+2, r25	; 0x02
    35ea:	89 83       	std	Y+1, r24	; 0x01

			_delay_ms(10);

			if( DIO_u8GetPinValue( SW_Cfg.SW_PORT , SW_Cfg.SW_PIN ) == 1 ){
    35ec:	8e 8d       	ldd	r24, Y+30	; 0x1e
    35ee:	9f 8d       	ldd	r25, Y+31	; 0x1f
    35f0:	69 2f       	mov	r22, r25
    35f2:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <DIO_u8GetPinValue>
    35f6:	81 30       	cpi	r24, 0x01	; 1
    35f8:	11 f4       	brne	.+4      	; 0x35fe <SW_u8GetPressed+0x240>

				LOC_u8Result = 1 ;
    35fa:	81 e0       	ldi	r24, 0x01	; 1
    35fc:	8d 8f       	std	Y+29, r24	; 0x1d

		}

	}

	return LOC_u8Result ;
    35fe:	8d 8d       	ldd	r24, Y+29	; 0x1d

}
    3600:	a0 96       	adiw	r28, 0x20	; 32
    3602:	0f b6       	in	r0, 0x3f	; 63
    3604:	f8 94       	cli
    3606:	de bf       	out	0x3e, r29	; 62
    3608:	0f be       	out	0x3f, r0	; 63
    360a:	cd bf       	out	0x3d, r28	; 61
    360c:	cf 91       	pop	r28
    360e:	df 91       	pop	r29
    3610:	08 95       	ret

00003612 <SSD_voidInit>:
#include "SSD_interface.h"
#include "SSD_private.h"
#include "SSD_config.h"


void SSD_voidInit( void ){
    3612:	df 93       	push	r29
    3614:	cf 93       	push	r28
    3616:	cd b7       	in	r28, 0x3d	; 61
    3618:	de b7       	in	r29, 0x3e	; 62

	DIO_voidSetPinDirection( PORTA , PIN4 , OUTPUT );
    361a:	80 e0       	ldi	r24, 0x00	; 0
    361c:	64 e0       	ldi	r22, 0x04	; 4
    361e:	41 e0       	ldi	r20, 0x01	; 1
    3620:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( PORTA , PIN5 , OUTPUT );
    3624:	80 e0       	ldi	r24, 0x00	; 0
    3626:	65 e0       	ldi	r22, 0x05	; 5
    3628:	41 e0       	ldi	r20, 0x01	; 1
    362a:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( PORTA , PIN6 , OUTPUT );
    362e:	80 e0       	ldi	r24, 0x00	; 0
    3630:	66 e0       	ldi	r22, 0x06	; 6
    3632:	41 e0       	ldi	r20, 0x01	; 1
    3634:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( PORTA , PIN7 , OUTPUT );
    3638:	80 e0       	ldi	r24, 0x00	; 0
    363a:	67 e0       	ldi	r22, 0x07	; 7
    363c:	41 e0       	ldi	r20, 0x01	; 1
    363e:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>

	#if SSD_NUM_1 == SSD_A

		DIO_voidSetPinDirection( PORTB , PIN2 , OUTPUT );
    3642:	81 e0       	ldi	r24, 0x01	; 1
    3644:	62 e0       	ldi	r22, 0x02	; 2
    3646:	41 e0       	ldi	r20, 0x01	; 1
    3648:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>

	#endif
	#if SSD_NUM_2 == SSD_B

		DIO_voidSetPinDirection( PORTB , PIN1 , OUTPUT );
    364c:	81 e0       	ldi	r24, 0x01	; 1
    364e:	61 e0       	ldi	r22, 0x01	; 1
    3650:	41 e0       	ldi	r20, 0x01	; 1
    3652:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>

	#endif

}
    3656:	cf 91       	pop	r28
    3658:	df 91       	pop	r29
    365a:	08 95       	ret

0000365c <SSD_voidSendNumber>:

void SSD_voidSendNumber( u8 Copy_u8Number ){
    365c:	df 93       	push	r29
    365e:	cf 93       	push	r28
    3660:	0f 92       	push	r0
    3662:	cd b7       	in	r28, 0x3d	; 61
    3664:	de b7       	in	r29, 0x3e	; 62
    3666:	89 83       	std	Y+1, r24	; 0x01

	DIO_voidSetPortValue( PORTA , ( Copy_u8Number << 4 ) );
    3668:	89 81       	ldd	r24, Y+1	; 0x01
    366a:	98 2f       	mov	r25, r24
    366c:	92 95       	swap	r25
    366e:	90 7f       	andi	r25, 0xF0	; 240
    3670:	80 e0       	ldi	r24, 0x00	; 0
    3672:	69 2f       	mov	r22, r25
    3674:	0e 94 ab 16 	call	0x2d56	; 0x2d56 <DIO_voidSetPortValue>

}
    3678:	0f 90       	pop	r0
    367a:	cf 91       	pop	r28
    367c:	df 91       	pop	r29
    367e:	08 95       	ret

00003680 <SSD_voidEnableA>:

void SSD_voidEnableA  (void){
    3680:	df 93       	push	r29
    3682:	cf 93       	push	r28
    3684:	cd b7       	in	r28, 0x3d	; 61
    3686:	de b7       	in	r29, 0x3e	; 62

	if( SSD_NUM_1 == SSD_A )

		DIO_voidSetPinValue( PORTB , PIN2 , HIGH );
    3688:	81 e0       	ldi	r24, 0x01	; 1
    368a:	62 e0       	ldi	r22, 0x02	; 2
    368c:	41 e0       	ldi	r20, 0x01	; 1
    368e:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	else{};
	}
    3692:	cf 91       	pop	r28
    3694:	df 91       	pop	r29
    3696:	08 95       	ret

00003698 <SSD_voidEnableB>:
void SSD_voidEnableB  (void){
    3698:	df 93       	push	r29
    369a:	cf 93       	push	r28
    369c:	cd b7       	in	r28, 0x3d	; 61
    369e:	de b7       	in	r29, 0x3e	; 62
	if( SSD_NUM_2 == SSD_B )

		DIO_voidSetPinValue( PORTB , PIN1 , HIGH );
    36a0:	81 e0       	ldi	r24, 0x01	; 1
    36a2:	61 e0       	ldi	r22, 0x01	; 1
    36a4:	41 e0       	ldi	r20, 0x01	; 1
    36a6:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>

	else{};

}
    36aa:	cf 91       	pop	r28
    36ac:	df 91       	pop	r29
    36ae:	08 95       	ret

000036b0 <SSD_voidDisbaleA>:
void SSD_voidDisbaleA (void){
    36b0:	df 93       	push	r29
    36b2:	cf 93       	push	r28
    36b4:	cd b7       	in	r28, 0x3d	; 61
    36b6:	de b7       	in	r29, 0x3e	; 62

	if( SSD_NUM_1 == SSD_A )

		DIO_voidSetPinValue( PORTB , PIN2 , LOW );
    36b8:	81 e0       	ldi	r24, 0x01	; 1
    36ba:	62 e0       	ldi	r22, 0x02	; 2
    36bc:	40 e0       	ldi	r20, 0x00	; 0
    36be:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	else{};

		}
    36c2:	cf 91       	pop	r28
    36c4:	df 91       	pop	r29
    36c6:	08 95       	ret

000036c8 <SSD_voidDisbaleB>:

void SSD_voidDisbaleB (void){
    36c8:	df 93       	push	r29
    36ca:	cf 93       	push	r28
    36cc:	cd b7       	in	r28, 0x3d	; 61
    36ce:	de b7       	in	r29, 0x3e	; 62
	if( SSD_NUM_2 == SSD_B )

		DIO_voidSetPinValue( PORTB , PIN1 , LOW );
    36d0:	81 e0       	ldi	r24, 0x01	; 1
    36d2:	61 e0       	ldi	r22, 0x01	; 1
    36d4:	40 e0       	ldi	r20, 0x00	; 0
    36d6:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	else {};
}
    36da:	cf 91       	pop	r28
    36dc:	df 91       	pop	r29
    36de:	08 95       	ret

000036e0 <SSD_voidSendTwoNumbers>:




void SSD_voidSendTwoNumbers( u8 Number1,u8 Number2 ){
    36e0:	df 93       	push	r29
    36e2:	cf 93       	push	r28
    36e4:	cd b7       	in	r28, 0x3d	; 61
    36e6:	de b7       	in	r29, 0x3e	; 62
    36e8:	6e 97       	sbiw	r28, 0x1e	; 30
    36ea:	0f b6       	in	r0, 0x3f	; 63
    36ec:	f8 94       	cli
    36ee:	de bf       	out	0x3e, r29	; 62
    36f0:	0f be       	out	0x3f, r0	; 63
    36f2:	cd bf       	out	0x3d, r28	; 61
    36f4:	8d 8f       	std	Y+29, r24	; 0x1d
    36f6:	6e 8f       	std	Y+30, r22	; 0x1e
	SSD_voidDisbaleB();
    36f8:	0e 94 64 1b 	call	0x36c8	; 0x36c8 <SSD_voidDisbaleB>
	SSD_voidSendNumber(Number1);
    36fc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    36fe:	0e 94 2e 1b 	call	0x365c	; 0x365c <SSD_voidSendNumber>
	SSD_voidEnableA();
    3702:	0e 94 40 1b 	call	0x3680	; 0x3680 <SSD_voidEnableA>
    3706:	80 e0       	ldi	r24, 0x00	; 0
    3708:	90 e0       	ldi	r25, 0x00	; 0
    370a:	a0 e2       	ldi	r26, 0x20	; 32
    370c:	b1 e4       	ldi	r27, 0x41	; 65
    370e:	89 8f       	std	Y+25, r24	; 0x19
    3710:	9a 8f       	std	Y+26, r25	; 0x1a
    3712:	ab 8f       	std	Y+27, r26	; 0x1b
    3714:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3716:	69 8d       	ldd	r22, Y+25	; 0x19
    3718:	7a 8d       	ldd	r23, Y+26	; 0x1a
    371a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    371c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    371e:	20 e0       	ldi	r18, 0x00	; 0
    3720:	30 e0       	ldi	r19, 0x00	; 0
    3722:	4a e7       	ldi	r20, 0x7A	; 122
    3724:	55 e4       	ldi	r21, 0x45	; 69
    3726:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    372a:	dc 01       	movw	r26, r24
    372c:	cb 01       	movw	r24, r22
    372e:	8d 8b       	std	Y+21, r24	; 0x15
    3730:	9e 8b       	std	Y+22, r25	; 0x16
    3732:	af 8b       	std	Y+23, r26	; 0x17
    3734:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3736:	6d 89       	ldd	r22, Y+21	; 0x15
    3738:	7e 89       	ldd	r23, Y+22	; 0x16
    373a:	8f 89       	ldd	r24, Y+23	; 0x17
    373c:	98 8d       	ldd	r25, Y+24	; 0x18
    373e:	20 e0       	ldi	r18, 0x00	; 0
    3740:	30 e0       	ldi	r19, 0x00	; 0
    3742:	40 e8       	ldi	r20, 0x80	; 128
    3744:	5f e3       	ldi	r21, 0x3F	; 63
    3746:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    374a:	88 23       	and	r24, r24
    374c:	2c f4       	brge	.+10     	; 0x3758 <SSD_voidSendTwoNumbers+0x78>
		__ticks = 1;
    374e:	81 e0       	ldi	r24, 0x01	; 1
    3750:	90 e0       	ldi	r25, 0x00	; 0
    3752:	9c 8b       	std	Y+20, r25	; 0x14
    3754:	8b 8b       	std	Y+19, r24	; 0x13
    3756:	3f c0       	rjmp	.+126    	; 0x37d6 <SSD_voidSendTwoNumbers+0xf6>
	else if (__tmp > 65535)
    3758:	6d 89       	ldd	r22, Y+21	; 0x15
    375a:	7e 89       	ldd	r23, Y+22	; 0x16
    375c:	8f 89       	ldd	r24, Y+23	; 0x17
    375e:	98 8d       	ldd	r25, Y+24	; 0x18
    3760:	20 e0       	ldi	r18, 0x00	; 0
    3762:	3f ef       	ldi	r19, 0xFF	; 255
    3764:	4f e7       	ldi	r20, 0x7F	; 127
    3766:	57 e4       	ldi	r21, 0x47	; 71
    3768:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    376c:	18 16       	cp	r1, r24
    376e:	4c f5       	brge	.+82     	; 0x37c2 <SSD_voidSendTwoNumbers+0xe2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3770:	69 8d       	ldd	r22, Y+25	; 0x19
    3772:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3774:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3776:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3778:	20 e0       	ldi	r18, 0x00	; 0
    377a:	30 e0       	ldi	r19, 0x00	; 0
    377c:	40 e2       	ldi	r20, 0x20	; 32
    377e:	51 e4       	ldi	r21, 0x41	; 65
    3780:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3784:	dc 01       	movw	r26, r24
    3786:	cb 01       	movw	r24, r22
    3788:	bc 01       	movw	r22, r24
    378a:	cd 01       	movw	r24, r26
    378c:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3790:	dc 01       	movw	r26, r24
    3792:	cb 01       	movw	r24, r22
    3794:	9c 8b       	std	Y+20, r25	; 0x14
    3796:	8b 8b       	std	Y+19, r24	; 0x13
    3798:	0f c0       	rjmp	.+30     	; 0x37b8 <SSD_voidSendTwoNumbers+0xd8>
    379a:	80 e9       	ldi	r24, 0x90	; 144
    379c:	91 e0       	ldi	r25, 0x01	; 1
    379e:	9a 8b       	std	Y+18, r25	; 0x12
    37a0:	89 8b       	std	Y+17, r24	; 0x11
    37a2:	89 89       	ldd	r24, Y+17	; 0x11
    37a4:	9a 89       	ldd	r25, Y+18	; 0x12
    37a6:	01 97       	sbiw	r24, 0x01	; 1
    37a8:	f1 f7       	brne	.-4      	; 0x37a6 <SSD_voidSendTwoNumbers+0xc6>
    37aa:	9a 8b       	std	Y+18, r25	; 0x12
    37ac:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    37ae:	8b 89       	ldd	r24, Y+19	; 0x13
    37b0:	9c 89       	ldd	r25, Y+20	; 0x14
    37b2:	01 97       	sbiw	r24, 0x01	; 1
    37b4:	9c 8b       	std	Y+20, r25	; 0x14
    37b6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    37b8:	8b 89       	ldd	r24, Y+19	; 0x13
    37ba:	9c 89       	ldd	r25, Y+20	; 0x14
    37bc:	00 97       	sbiw	r24, 0x00	; 0
    37be:	69 f7       	brne	.-38     	; 0x379a <SSD_voidSendTwoNumbers+0xba>
    37c0:	14 c0       	rjmp	.+40     	; 0x37ea <SSD_voidSendTwoNumbers+0x10a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    37c2:	6d 89       	ldd	r22, Y+21	; 0x15
    37c4:	7e 89       	ldd	r23, Y+22	; 0x16
    37c6:	8f 89       	ldd	r24, Y+23	; 0x17
    37c8:	98 8d       	ldd	r25, Y+24	; 0x18
    37ca:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    37ce:	dc 01       	movw	r26, r24
    37d0:	cb 01       	movw	r24, r22
    37d2:	9c 8b       	std	Y+20, r25	; 0x14
    37d4:	8b 8b       	std	Y+19, r24	; 0x13
    37d6:	8b 89       	ldd	r24, Y+19	; 0x13
    37d8:	9c 89       	ldd	r25, Y+20	; 0x14
    37da:	98 8b       	std	Y+16, r25	; 0x10
    37dc:	8f 87       	std	Y+15, r24	; 0x0f
    37de:	8f 85       	ldd	r24, Y+15	; 0x0f
    37e0:	98 89       	ldd	r25, Y+16	; 0x10
    37e2:	01 97       	sbiw	r24, 0x01	; 1
    37e4:	f1 f7       	brne	.-4      	; 0x37e2 <SSD_voidSendTwoNumbers+0x102>
    37e6:	98 8b       	std	Y+16, r25	; 0x10
    37e8:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10);

	SSD_voidDisbaleA();
    37ea:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SSD_voidDisbaleA>
	SSD_voidSendNumber(Number2);
    37ee:	8e 8d       	ldd	r24, Y+30	; 0x1e
    37f0:	0e 94 2e 1b 	call	0x365c	; 0x365c <SSD_voidSendNumber>
	SSD_voidEnableB();
    37f4:	0e 94 4c 1b 	call	0x3698	; 0x3698 <SSD_voidEnableB>
    37f8:	80 e0       	ldi	r24, 0x00	; 0
    37fa:	90 e0       	ldi	r25, 0x00	; 0
    37fc:	a0 e2       	ldi	r26, 0x20	; 32
    37fe:	b1 e4       	ldi	r27, 0x41	; 65
    3800:	8b 87       	std	Y+11, r24	; 0x0b
    3802:	9c 87       	std	Y+12, r25	; 0x0c
    3804:	ad 87       	std	Y+13, r26	; 0x0d
    3806:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3808:	6b 85       	ldd	r22, Y+11	; 0x0b
    380a:	7c 85       	ldd	r23, Y+12	; 0x0c
    380c:	8d 85       	ldd	r24, Y+13	; 0x0d
    380e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3810:	20 e0       	ldi	r18, 0x00	; 0
    3812:	30 e0       	ldi	r19, 0x00	; 0
    3814:	4a e7       	ldi	r20, 0x7A	; 122
    3816:	55 e4       	ldi	r21, 0x45	; 69
    3818:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    381c:	dc 01       	movw	r26, r24
    381e:	cb 01       	movw	r24, r22
    3820:	8f 83       	std	Y+7, r24	; 0x07
    3822:	98 87       	std	Y+8, r25	; 0x08
    3824:	a9 87       	std	Y+9, r26	; 0x09
    3826:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3828:	6f 81       	ldd	r22, Y+7	; 0x07
    382a:	78 85       	ldd	r23, Y+8	; 0x08
    382c:	89 85       	ldd	r24, Y+9	; 0x09
    382e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3830:	20 e0       	ldi	r18, 0x00	; 0
    3832:	30 e0       	ldi	r19, 0x00	; 0
    3834:	40 e8       	ldi	r20, 0x80	; 128
    3836:	5f e3       	ldi	r21, 0x3F	; 63
    3838:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    383c:	88 23       	and	r24, r24
    383e:	2c f4       	brge	.+10     	; 0x384a <SSD_voidSendTwoNumbers+0x16a>
		__ticks = 1;
    3840:	81 e0       	ldi	r24, 0x01	; 1
    3842:	90 e0       	ldi	r25, 0x00	; 0
    3844:	9e 83       	std	Y+6, r25	; 0x06
    3846:	8d 83       	std	Y+5, r24	; 0x05
    3848:	3f c0       	rjmp	.+126    	; 0x38c8 <SSD_voidSendTwoNumbers+0x1e8>
	else if (__tmp > 65535)
    384a:	6f 81       	ldd	r22, Y+7	; 0x07
    384c:	78 85       	ldd	r23, Y+8	; 0x08
    384e:	89 85       	ldd	r24, Y+9	; 0x09
    3850:	9a 85       	ldd	r25, Y+10	; 0x0a
    3852:	20 e0       	ldi	r18, 0x00	; 0
    3854:	3f ef       	ldi	r19, 0xFF	; 255
    3856:	4f e7       	ldi	r20, 0x7F	; 127
    3858:	57 e4       	ldi	r21, 0x47	; 71
    385a:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    385e:	18 16       	cp	r1, r24
    3860:	4c f5       	brge	.+82     	; 0x38b4 <SSD_voidSendTwoNumbers+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3862:	6b 85       	ldd	r22, Y+11	; 0x0b
    3864:	7c 85       	ldd	r23, Y+12	; 0x0c
    3866:	8d 85       	ldd	r24, Y+13	; 0x0d
    3868:	9e 85       	ldd	r25, Y+14	; 0x0e
    386a:	20 e0       	ldi	r18, 0x00	; 0
    386c:	30 e0       	ldi	r19, 0x00	; 0
    386e:	40 e2       	ldi	r20, 0x20	; 32
    3870:	51 e4       	ldi	r21, 0x41	; 65
    3872:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3876:	dc 01       	movw	r26, r24
    3878:	cb 01       	movw	r24, r22
    387a:	bc 01       	movw	r22, r24
    387c:	cd 01       	movw	r24, r26
    387e:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3882:	dc 01       	movw	r26, r24
    3884:	cb 01       	movw	r24, r22
    3886:	9e 83       	std	Y+6, r25	; 0x06
    3888:	8d 83       	std	Y+5, r24	; 0x05
    388a:	0f c0       	rjmp	.+30     	; 0x38aa <SSD_voidSendTwoNumbers+0x1ca>
    388c:	80 e9       	ldi	r24, 0x90	; 144
    388e:	91 e0       	ldi	r25, 0x01	; 1
    3890:	9c 83       	std	Y+4, r25	; 0x04
    3892:	8b 83       	std	Y+3, r24	; 0x03
    3894:	8b 81       	ldd	r24, Y+3	; 0x03
    3896:	9c 81       	ldd	r25, Y+4	; 0x04
    3898:	01 97       	sbiw	r24, 0x01	; 1
    389a:	f1 f7       	brne	.-4      	; 0x3898 <SSD_voidSendTwoNumbers+0x1b8>
    389c:	9c 83       	std	Y+4, r25	; 0x04
    389e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38a0:	8d 81       	ldd	r24, Y+5	; 0x05
    38a2:	9e 81       	ldd	r25, Y+6	; 0x06
    38a4:	01 97       	sbiw	r24, 0x01	; 1
    38a6:	9e 83       	std	Y+6, r25	; 0x06
    38a8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38aa:	8d 81       	ldd	r24, Y+5	; 0x05
    38ac:	9e 81       	ldd	r25, Y+6	; 0x06
    38ae:	00 97       	sbiw	r24, 0x00	; 0
    38b0:	69 f7       	brne	.-38     	; 0x388c <SSD_voidSendTwoNumbers+0x1ac>
    38b2:	14 c0       	rjmp	.+40     	; 0x38dc <SSD_voidSendTwoNumbers+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    38b4:	6f 81       	ldd	r22, Y+7	; 0x07
    38b6:	78 85       	ldd	r23, Y+8	; 0x08
    38b8:	89 85       	ldd	r24, Y+9	; 0x09
    38ba:	9a 85       	ldd	r25, Y+10	; 0x0a
    38bc:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    38c0:	dc 01       	movw	r26, r24
    38c2:	cb 01       	movw	r24, r22
    38c4:	9e 83       	std	Y+6, r25	; 0x06
    38c6:	8d 83       	std	Y+5, r24	; 0x05
    38c8:	8d 81       	ldd	r24, Y+5	; 0x05
    38ca:	9e 81       	ldd	r25, Y+6	; 0x06
    38cc:	9a 83       	std	Y+2, r25	; 0x02
    38ce:	89 83       	std	Y+1, r24	; 0x01
    38d0:	89 81       	ldd	r24, Y+1	; 0x01
    38d2:	9a 81       	ldd	r25, Y+2	; 0x02
    38d4:	01 97       	sbiw	r24, 0x01	; 1
    38d6:	f1 f7       	brne	.-4      	; 0x38d4 <SSD_voidSendTwoNumbers+0x1f4>
    38d8:	9a 83       	std	Y+2, r25	; 0x02
    38da:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);


}
    38dc:	6e 96       	adiw	r28, 0x1e	; 30
    38de:	0f b6       	in	r0, 0x3f	; 63
    38e0:	f8 94       	cli
    38e2:	de bf       	out	0x3e, r29	; 62
    38e4:	0f be       	out	0x3f, r0	; 63
    38e6:	cd bf       	out	0x3d, r28	; 61
    38e8:	cf 91       	pop	r28
    38ea:	df 91       	pop	r29
    38ec:	08 95       	ret

000038ee <LED_voidOn>:
#include "LED_private.h"
#include "LED_config.h"



void LED_voidOn  ( LED_Type LED_Cfg  ){
    38ee:	df 93       	push	r29
    38f0:	cf 93       	push	r28
    38f2:	00 d0       	rcall	.+0      	; 0x38f4 <LED_voidOn+0x6>
    38f4:	0f 92       	push	r0
    38f6:	cd b7       	in	r28, 0x3d	; 61
    38f8:	de b7       	in	r29, 0x3e	; 62
    38fa:	69 83       	std	Y+1, r22	; 0x01
    38fc:	7a 83       	std	Y+2, r23	; 0x02
    38fe:	8b 83       	std	Y+3, r24	; 0x03

	DIO_voidSetPinDirection( LED_Cfg.LED_PORT , LED_Cfg.LED_PIN , OUTPUT );
    3900:	89 81       	ldd	r24, Y+1	; 0x01
    3902:	9a 81       	ldd	r25, Y+2	; 0x02
    3904:	69 2f       	mov	r22, r25
    3906:	41 e0       	ldi	r20, 0x01	; 1
    3908:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>

	if( LED_Cfg.LED_ACTIVE_STATE == LED_ACTIVE_HIGH ){
    390c:	8b 81       	ldd	r24, Y+3	; 0x03
    390e:	81 30       	cpi	r24, 0x01	; 1
    3910:	39 f4       	brne	.+14     	; 0x3920 <LED_voidOn+0x32>

		DIO_voidSetPinValue( LED_Cfg.LED_PORT , LED_Cfg.LED_PIN , HIGH );
    3912:	89 81       	ldd	r24, Y+1	; 0x01
    3914:	9a 81       	ldd	r25, Y+2	; 0x02
    3916:	69 2f       	mov	r22, r25
    3918:	41 e0       	ldi	r20, 0x01	; 1
    391a:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    391e:	09 c0       	rjmp	.+18     	; 0x3932 <LED_voidOn+0x44>

	}else if( LED_Cfg.LED_ACTIVE_STATE == LED_ACTIVE_LOW ) {
    3920:	8b 81       	ldd	r24, Y+3	; 0x03
    3922:	88 23       	and	r24, r24
    3924:	31 f4       	brne	.+12     	; 0x3932 <LED_voidOn+0x44>

		DIO_voidSetPinValue( LED_Cfg.LED_PORT , LED_Cfg.LED_PIN , LOW  );
    3926:	89 81       	ldd	r24, Y+1	; 0x01
    3928:	9a 81       	ldd	r25, Y+2	; 0x02
    392a:	69 2f       	mov	r22, r25
    392c:	40 e0       	ldi	r20, 0x00	; 0
    392e:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	}

}
    3932:	0f 90       	pop	r0
    3934:	0f 90       	pop	r0
    3936:	0f 90       	pop	r0
    3938:	cf 91       	pop	r28
    393a:	df 91       	pop	r29
    393c:	08 95       	ret

0000393e <LED_voidOff>:
void LED_voidOff ( LED_Type LED_Cfg  ){
    393e:	df 93       	push	r29
    3940:	cf 93       	push	r28
    3942:	00 d0       	rcall	.+0      	; 0x3944 <LED_voidOff+0x6>
    3944:	0f 92       	push	r0
    3946:	cd b7       	in	r28, 0x3d	; 61
    3948:	de b7       	in	r29, 0x3e	; 62
    394a:	69 83       	std	Y+1, r22	; 0x01
    394c:	7a 83       	std	Y+2, r23	; 0x02
    394e:	8b 83       	std	Y+3, r24	; 0x03


	if( LED_Cfg.LED_ACTIVE_STATE == LED_ACTIVE_HIGH ){
    3950:	8b 81       	ldd	r24, Y+3	; 0x03
    3952:	81 30       	cpi	r24, 0x01	; 1
    3954:	39 f4       	brne	.+14     	; 0x3964 <LED_voidOff+0x26>

		DIO_voidSetPinValue( LED_Cfg.LED_PORT , LED_Cfg.LED_PIN , LOW );
    3956:	89 81       	ldd	r24, Y+1	; 0x01
    3958:	9a 81       	ldd	r25, Y+2	; 0x02
    395a:	69 2f       	mov	r22, r25
    395c:	40 e0       	ldi	r20, 0x00	; 0
    395e:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    3962:	09 c0       	rjmp	.+18     	; 0x3976 <LED_voidOff+0x38>

	}else if( LED_Cfg.LED_ACTIVE_STATE == LED_ACTIVE_LOW ) {
    3964:	8b 81       	ldd	r24, Y+3	; 0x03
    3966:	88 23       	and	r24, r24
    3968:	31 f4       	brne	.+12     	; 0x3976 <LED_voidOff+0x38>

		DIO_voidSetPinValue( LED_Cfg.LED_PORT , LED_Cfg.LED_PIN , HIGH );
    396a:	89 81       	ldd	r24, Y+1	; 0x01
    396c:	9a 81       	ldd	r25, Y+2	; 0x02
    396e:	69 2f       	mov	r22, r25
    3970:	41 e0       	ldi	r20, 0x01	; 1
    3972:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	}

}
    3976:	0f 90       	pop	r0
    3978:	0f 90       	pop	r0
    397a:	0f 90       	pop	r0
    397c:	cf 91       	pop	r28
    397e:	df 91       	pop	r29
    3980:	08 95       	ret

00003982 <LED_voidToggle>:

void LED_voidToggle  ( LED_Type LED_Cfg  ){
    3982:	df 93       	push	r29
    3984:	cf 93       	push	r28
    3986:	00 d0       	rcall	.+0      	; 0x3988 <LED_voidToggle+0x6>
    3988:	0f 92       	push	r0
    398a:	cd b7       	in	r28, 0x3d	; 61
    398c:	de b7       	in	r29, 0x3e	; 62
    398e:	69 83       	std	Y+1, r22	; 0x01
    3990:	7a 83       	std	Y+2, r23	; 0x02
    3992:	8b 83       	std	Y+3, r24	; 0x03

	DIO_voidSetPinDirection( LED_Cfg.LED_PORT , LED_Cfg.LED_PIN , OUTPUT );
    3994:	89 81       	ldd	r24, Y+1	; 0x01
    3996:	9a 81       	ldd	r25, Y+2	; 0x02
    3998:	69 2f       	mov	r22, r25
    399a:	41 e0       	ldi	r20, 0x01	; 1
    399c:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	static u8 LOC_u8Tog = 0 ;

	TOG_BIT( LOC_u8Tog , 0 );
    39a0:	90 91 b8 01 	lds	r25, 0x01B8
    39a4:	81 e0       	ldi	r24, 0x01	; 1
    39a6:	89 27       	eor	r24, r25
    39a8:	80 93 b8 01 	sts	0x01B8, r24

	if( LED_Cfg.LED_ACTIVE_STATE == LED_ACTIVE_HIGH ){
    39ac:	8b 81       	ldd	r24, Y+3	; 0x03
    39ae:	81 30       	cpi	r24, 0x01	; 1
    39b0:	49 f4       	brne	.+18     	; 0x39c4 <LED_voidToggle+0x42>


		DIO_voidSetPinValue( LED_Cfg.LED_PORT , LED_Cfg.LED_PIN , LOC_u8Tog );
    39b2:	89 81       	ldd	r24, Y+1	; 0x01
    39b4:	9a 81       	ldd	r25, Y+2	; 0x02
    39b6:	20 91 b8 01 	lds	r18, 0x01B8
    39ba:	69 2f       	mov	r22, r25
    39bc:	42 2f       	mov	r20, r18
    39be:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    39c2:	0b c0       	rjmp	.+22     	; 0x39da <LED_voidToggle+0x58>

	}else if( LED_Cfg.LED_ACTIVE_STATE == LED_ACTIVE_LOW ) {
    39c4:	8b 81       	ldd	r24, Y+3	; 0x03
    39c6:	88 23       	and	r24, r24
    39c8:	41 f4       	brne	.+16     	; 0x39da <LED_voidToggle+0x58>

		DIO_voidSetPinValue( LED_Cfg.LED_PORT , LED_Cfg.LED_PIN , LOC_u8Tog  );
    39ca:	89 81       	ldd	r24, Y+1	; 0x01
    39cc:	9a 81       	ldd	r25, Y+2	; 0x02
    39ce:	20 91 b8 01 	lds	r18, 0x01B8
    39d2:	69 2f       	mov	r22, r25
    39d4:	42 2f       	mov	r20, r18
    39d6:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	}
}
    39da:	0f 90       	pop	r0
    39dc:	0f 90       	pop	r0
    39de:	0f 90       	pop	r0
    39e0:	cf 91       	pop	r28
    39e2:	df 91       	pop	r29
    39e4:	08 95       	ret

000039e6 <KBD_voidInit>:

#include "KBD_interface.h"
#include "KBD_private.h"
#include "KBD_config.h"

void KBD_voidInit(void){
    39e6:	df 93       	push	r29
    39e8:	cf 93       	push	r28
    39ea:	cd b7       	in	r28, 0x3d	; 61
    39ec:	de b7       	in	r29, 0x3e	; 62

	DIO_voidSetPinDirection( ROW_PORT, KBD_ROW0_PIN , INPUT  );
    39ee:	82 e0       	ldi	r24, 0x02	; 2
    39f0:	63 e0       	ldi	r22, 0x03	; 3
    39f2:	40 e0       	ldi	r20, 0x00	; 0
    39f4:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( ROW_PORT, KBD_ROW1_PIN , INPUT  );
    39f8:	82 e0       	ldi	r24, 0x02	; 2
    39fa:	64 e0       	ldi	r22, 0x04	; 4
    39fc:	40 e0       	ldi	r20, 0x00	; 0
    39fe:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( ROW_PORT, KBD_ROW2_PIN , INPUT  );
    3a02:	82 e0       	ldi	r24, 0x02	; 2
    3a04:	65 e0       	ldi	r22, 0x05	; 5
    3a06:	40 e0       	ldi	r20, 0x00	; 0
    3a08:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( ROW_PORT, KBD_ROW3_PIN , INPUT  );
    3a0c:	82 e0       	ldi	r24, 0x02	; 2
    3a0e:	66 e0       	ldi	r22, 0x06	; 6
    3a10:	40 e0       	ldi	r20, 0x00	; 0
    3a12:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>

	DIO_voidSetPinValue    ( ROW_PORT, KBD_ROW0_PIN , HIGH   );
    3a16:	82 e0       	ldi	r24, 0x02	; 2
    3a18:	63 e0       	ldi	r22, 0x03	; 3
    3a1a:	41 e0       	ldi	r20, 0x01	; 1
    3a1c:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	DIO_voidSetPinValue    ( ROW_PORT, KBD_ROW1_PIN , HIGH   );
    3a20:	82 e0       	ldi	r24, 0x02	; 2
    3a22:	64 e0       	ldi	r22, 0x04	; 4
    3a24:	41 e0       	ldi	r20, 0x01	; 1
    3a26:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	DIO_voidSetPinValue    ( ROW_PORT, KBD_ROW2_PIN , HIGH   );
    3a2a:	82 e0       	ldi	r24, 0x02	; 2
    3a2c:	65 e0       	ldi	r22, 0x05	; 5
    3a2e:	41 e0       	ldi	r20, 0x01	; 1
    3a30:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	DIO_voidSetPinValue    ( ROW_PORT, KBD_ROW3_PIN , HIGH   );
    3a34:	82 e0       	ldi	r24, 0x02	; 2
    3a36:	66 e0       	ldi	r22, 0x06	; 6
    3a38:	41 e0       	ldi	r20, 0x01	; 1
    3a3a:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>

	DIO_voidSetPinDirection( COL_PORT, KBD_COL0_PIN , OUTPUT );
    3a3e:	81 e0       	ldi	r24, 0x01	; 1
    3a40:	64 e0       	ldi	r22, 0x04	; 4
    3a42:	41 e0       	ldi	r20, 0x01	; 1
    3a44:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( COL_PORT, KBD_COL1_PIN , OUTPUT );
    3a48:	81 e0       	ldi	r24, 0x01	; 1
    3a4a:	65 e0       	ldi	r22, 0x05	; 5
    3a4c:	41 e0       	ldi	r20, 0x01	; 1
    3a4e:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( COL_PORT, KBD_COL2_PIN , OUTPUT );
    3a52:	81 e0       	ldi	r24, 0x01	; 1
    3a54:	66 e0       	ldi	r22, 0x06	; 6
    3a56:	41 e0       	ldi	r20, 0x01	; 1
    3a58:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection( COL_PORT, KBD_COL3_PIN , OUTPUT );
    3a5c:	81 e0       	ldi	r24, 0x01	; 1
    3a5e:	67 e0       	ldi	r22, 0x07	; 7
    3a60:	41 e0       	ldi	r20, 0x01	; 1
    3a62:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>

	DIO_voidSetPinValue    ( COL_PORT, KBD_COL0_PIN , HIGH   );
    3a66:	81 e0       	ldi	r24, 0x01	; 1
    3a68:	64 e0       	ldi	r22, 0x04	; 4
    3a6a:	41 e0       	ldi	r20, 0x01	; 1
    3a6c:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	DIO_voidSetPinValue    ( COL_PORT, KBD_COL1_PIN , HIGH   );
    3a70:	81 e0       	ldi	r24, 0x01	; 1
    3a72:	65 e0       	ldi	r22, 0x05	; 5
    3a74:	41 e0       	ldi	r20, 0x01	; 1
    3a76:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	DIO_voidSetPinValue    ( COL_PORT, KBD_COL2_PIN , HIGH   );
    3a7a:	81 e0       	ldi	r24, 0x01	; 1
    3a7c:	66 e0       	ldi	r22, 0x06	; 6
    3a7e:	41 e0       	ldi	r20, 0x01	; 1
    3a80:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	DIO_voidSetPinValue    ( COL_PORT, KBD_COL3_PIN , HIGH   );
    3a84:	81 e0       	ldi	r24, 0x01	; 1
    3a86:	67 e0       	ldi	r22, 0x07	; 7
    3a88:	41 e0       	ldi	r20, 0x01	; 1
    3a8a:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>


}
    3a8e:	cf 91       	pop	r28
    3a90:	df 91       	pop	r29
    3a92:	08 95       	ret

00003a94 <KBD_u8GetPressed>:


u8   KBD_u8GetPressed(void){
    3a94:	df 93       	push	r29
    3a96:	cf 93       	push	r28
    3a98:	cd b7       	in	r28, 0x3d	; 61
    3a9a:	de b7       	in	r29, 0x3e	; 62
    3a9c:	61 97       	sbiw	r28, 0x11	; 17
    3a9e:	0f b6       	in	r0, 0x3f	; 63
    3aa0:	f8 94       	cli
    3aa2:	de bf       	out	0x3e, r29	; 62
    3aa4:	0f be       	out	0x3f, r0	; 63
    3aa6:	cd bf       	out	0x3d, r28	; 61

	u8 LOC_GetPressedData = 0 ;
    3aa8:	19 8a       	std	Y+17, r1	; 0x11
	u8 LOC_u8RowIterator  = 0 ;
    3aaa:	18 8a       	std	Y+16, r1	; 0x10
	u8 LOC_u8ColIterator  = 0 ;
    3aac:	1f 86       	std	Y+15, r1	; 0x0f

	for( LOC_u8ColIterator = 0 + KBD_COL_INIT ; LOC_u8ColIterator <= KBD_COL_END ; LOC_u8ColIterator ++ ){
    3aae:	84 e0       	ldi	r24, 0x04	; 4
    3ab0:	8f 87       	std	Y+15, r24	; 0x0f
    3ab2:	b4 c0       	rjmp	.+360    	; 0x3c1c <KBD_u8GetPressed+0x188>

		DIO_voidSetPinValue( COL_PORT, LOC_u8ColIterator , LOW );
    3ab4:	81 e0       	ldi	r24, 0x01	; 1
    3ab6:	6f 85       	ldd	r22, Y+15	; 0x0f
    3ab8:	40 e0       	ldi	r20, 0x00	; 0
    3aba:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>

		for( LOC_u8RowIterator = 0 + KBD_ROW_INIT  ; LOC_u8RowIterator <= KBD_ROW_END ; LOC_u8RowIterator ++ ){
    3abe:	83 e0       	ldi	r24, 0x03	; 3
    3ac0:	88 8b       	std	Y+16, r24	; 0x10
    3ac2:	a0 c0       	rjmp	.+320    	; 0x3c04 <KBD_u8GetPressed+0x170>

			if( DIO_u8GetPinValue( ROW_PORT, LOC_u8RowIterator ) == 0 ){
    3ac4:	82 e0       	ldi	r24, 0x02	; 2
    3ac6:	68 89       	ldd	r22, Y+16	; 0x10
    3ac8:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <DIO_u8GetPinValue>
    3acc:	88 23       	and	r24, r24
    3ace:	09 f0       	breq	.+2      	; 0x3ad2 <KBD_u8GetPressed+0x3e>
    3ad0:	96 c0       	rjmp	.+300    	; 0x3bfe <KBD_u8GetPressed+0x16a>
    3ad2:	80 e0       	ldi	r24, 0x00	; 0
    3ad4:	90 e0       	ldi	r25, 0x00	; 0
    3ad6:	a8 e4       	ldi	r26, 0x48	; 72
    3ad8:	b2 e4       	ldi	r27, 0x42	; 66
    3ada:	8b 87       	std	Y+11, r24	; 0x0b
    3adc:	9c 87       	std	Y+12, r25	; 0x0c
    3ade:	ad 87       	std	Y+13, r26	; 0x0d
    3ae0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3ae2:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ae4:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ae6:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ae8:	9e 85       	ldd	r25, Y+14	; 0x0e
    3aea:	20 e0       	ldi	r18, 0x00	; 0
    3aec:	30 e0       	ldi	r19, 0x00	; 0
    3aee:	4a e7       	ldi	r20, 0x7A	; 122
    3af0:	55 e4       	ldi	r21, 0x45	; 69
    3af2:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3af6:	dc 01       	movw	r26, r24
    3af8:	cb 01       	movw	r24, r22
    3afa:	8f 83       	std	Y+7, r24	; 0x07
    3afc:	98 87       	std	Y+8, r25	; 0x08
    3afe:	a9 87       	std	Y+9, r26	; 0x09
    3b00:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3b02:	6f 81       	ldd	r22, Y+7	; 0x07
    3b04:	78 85       	ldd	r23, Y+8	; 0x08
    3b06:	89 85       	ldd	r24, Y+9	; 0x09
    3b08:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b0a:	20 e0       	ldi	r18, 0x00	; 0
    3b0c:	30 e0       	ldi	r19, 0x00	; 0
    3b0e:	40 e8       	ldi	r20, 0x80	; 128
    3b10:	5f e3       	ldi	r21, 0x3F	; 63
    3b12:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    3b16:	88 23       	and	r24, r24
    3b18:	2c f4       	brge	.+10     	; 0x3b24 <KBD_u8GetPressed+0x90>
		__ticks = 1;
    3b1a:	81 e0       	ldi	r24, 0x01	; 1
    3b1c:	90 e0       	ldi	r25, 0x00	; 0
    3b1e:	9e 83       	std	Y+6, r25	; 0x06
    3b20:	8d 83       	std	Y+5, r24	; 0x05
    3b22:	3f c0       	rjmp	.+126    	; 0x3ba2 <KBD_u8GetPressed+0x10e>
	else if (__tmp > 65535)
    3b24:	6f 81       	ldd	r22, Y+7	; 0x07
    3b26:	78 85       	ldd	r23, Y+8	; 0x08
    3b28:	89 85       	ldd	r24, Y+9	; 0x09
    3b2a:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b2c:	20 e0       	ldi	r18, 0x00	; 0
    3b2e:	3f ef       	ldi	r19, 0xFF	; 255
    3b30:	4f e7       	ldi	r20, 0x7F	; 127
    3b32:	57 e4       	ldi	r21, 0x47	; 71
    3b34:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    3b38:	18 16       	cp	r1, r24
    3b3a:	4c f5       	brge	.+82     	; 0x3b8e <KBD_u8GetPressed+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3b3c:	6b 85       	ldd	r22, Y+11	; 0x0b
    3b3e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3b40:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b42:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b44:	20 e0       	ldi	r18, 0x00	; 0
    3b46:	30 e0       	ldi	r19, 0x00	; 0
    3b48:	40 e2       	ldi	r20, 0x20	; 32
    3b4a:	51 e4       	ldi	r21, 0x41	; 65
    3b4c:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3b50:	dc 01       	movw	r26, r24
    3b52:	cb 01       	movw	r24, r22
    3b54:	bc 01       	movw	r22, r24
    3b56:	cd 01       	movw	r24, r26
    3b58:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3b5c:	dc 01       	movw	r26, r24
    3b5e:	cb 01       	movw	r24, r22
    3b60:	9e 83       	std	Y+6, r25	; 0x06
    3b62:	8d 83       	std	Y+5, r24	; 0x05
    3b64:	0f c0       	rjmp	.+30     	; 0x3b84 <KBD_u8GetPressed+0xf0>
    3b66:	80 e9       	ldi	r24, 0x90	; 144
    3b68:	91 e0       	ldi	r25, 0x01	; 1
    3b6a:	9c 83       	std	Y+4, r25	; 0x04
    3b6c:	8b 83       	std	Y+3, r24	; 0x03
    3b6e:	8b 81       	ldd	r24, Y+3	; 0x03
    3b70:	9c 81       	ldd	r25, Y+4	; 0x04
    3b72:	01 97       	sbiw	r24, 0x01	; 1
    3b74:	f1 f7       	brne	.-4      	; 0x3b72 <KBD_u8GetPressed+0xde>
    3b76:	9c 83       	std	Y+4, r25	; 0x04
    3b78:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b7a:	8d 81       	ldd	r24, Y+5	; 0x05
    3b7c:	9e 81       	ldd	r25, Y+6	; 0x06
    3b7e:	01 97       	sbiw	r24, 0x01	; 1
    3b80:	9e 83       	std	Y+6, r25	; 0x06
    3b82:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b84:	8d 81       	ldd	r24, Y+5	; 0x05
    3b86:	9e 81       	ldd	r25, Y+6	; 0x06
    3b88:	00 97       	sbiw	r24, 0x00	; 0
    3b8a:	69 f7       	brne	.-38     	; 0x3b66 <KBD_u8GetPressed+0xd2>
    3b8c:	14 c0       	rjmp	.+40     	; 0x3bb6 <KBD_u8GetPressed+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b8e:	6f 81       	ldd	r22, Y+7	; 0x07
    3b90:	78 85       	ldd	r23, Y+8	; 0x08
    3b92:	89 85       	ldd	r24, Y+9	; 0x09
    3b94:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b96:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3b9a:	dc 01       	movw	r26, r24
    3b9c:	cb 01       	movw	r24, r22
    3b9e:	9e 83       	std	Y+6, r25	; 0x06
    3ba0:	8d 83       	std	Y+5, r24	; 0x05
    3ba2:	8d 81       	ldd	r24, Y+5	; 0x05
    3ba4:	9e 81       	ldd	r25, Y+6	; 0x06
    3ba6:	9a 83       	std	Y+2, r25	; 0x02
    3ba8:	89 83       	std	Y+1, r24	; 0x01
    3baa:	89 81       	ldd	r24, Y+1	; 0x01
    3bac:	9a 81       	ldd	r25, Y+2	; 0x02
    3bae:	01 97       	sbiw	r24, 0x01	; 1
    3bb0:	f1 f7       	brne	.-4      	; 0x3bae <KBD_u8GetPressed+0x11a>
    3bb2:	9a 83       	std	Y+2, r25	; 0x02
    3bb4:	89 83       	std	Y+1, r24	; 0x01

				_delay_ms(50);

				if( DIO_u8GetPinValue( ROW_PORT, LOC_u8RowIterator ) == 0 ){
    3bb6:	82 e0       	ldi	r24, 0x02	; 2
    3bb8:	68 89       	ldd	r22, Y+16	; 0x10
    3bba:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <DIO_u8GetPinValue>
    3bbe:	88 23       	and	r24, r24
    3bc0:	f1 f4       	brne	.+60     	; 0x3bfe <KBD_u8GetPressed+0x16a>

					//Return The Pressed Data
					LOC_GetPressedData = KBD_Arr[ LOC_u8RowIterator - KBD_ROW_INIT ][ LOC_u8ColIterator - KBD_COL_INIT ] ;
    3bc2:	88 89       	ldd	r24, Y+16	; 0x10
    3bc4:	88 2f       	mov	r24, r24
    3bc6:	90 e0       	ldi	r25, 0x00	; 0
    3bc8:	ac 01       	movw	r20, r24
    3bca:	43 50       	subi	r20, 0x03	; 3
    3bcc:	50 40       	sbci	r21, 0x00	; 0
    3bce:	8f 85       	ldd	r24, Y+15	; 0x0f
    3bd0:	88 2f       	mov	r24, r24
    3bd2:	90 e0       	ldi	r25, 0x00	; 0
    3bd4:	9c 01       	movw	r18, r24
    3bd6:	24 50       	subi	r18, 0x04	; 4
    3bd8:	30 40       	sbci	r19, 0x00	; 0
    3bda:	ca 01       	movw	r24, r20
    3bdc:	88 0f       	add	r24, r24
    3bde:	99 1f       	adc	r25, r25
    3be0:	88 0f       	add	r24, r24
    3be2:	99 1f       	adc	r25, r25
    3be4:	82 0f       	add	r24, r18
    3be6:	93 1f       	adc	r25, r19
    3be8:	fc 01       	movw	r30, r24
    3bea:	e8 59       	subi	r30, 0x98	; 152
    3bec:	fe 4f       	sbci	r31, 0xFE	; 254
    3bee:	80 81       	ld	r24, Z
    3bf0:	89 8b       	std	Y+17, r24	; 0x11
					while( DIO_u8GetPinValue( ROW_PORT, LOC_u8RowIterator ) == 0  );
    3bf2:	82 e0       	ldi	r24, 0x02	; 2
    3bf4:	68 89       	ldd	r22, Y+16	; 0x10
    3bf6:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <DIO_u8GetPinValue>
    3bfa:	88 23       	and	r24, r24
    3bfc:	d1 f3       	breq	.-12     	; 0x3bf2 <KBD_u8GetPressed+0x15e>

	for( LOC_u8ColIterator = 0 + KBD_COL_INIT ; LOC_u8ColIterator <= KBD_COL_END ; LOC_u8ColIterator ++ ){

		DIO_voidSetPinValue( COL_PORT, LOC_u8ColIterator , LOW );

		for( LOC_u8RowIterator = 0 + KBD_ROW_INIT  ; LOC_u8RowIterator <= KBD_ROW_END ; LOC_u8RowIterator ++ ){
    3bfe:	88 89       	ldd	r24, Y+16	; 0x10
    3c00:	8f 5f       	subi	r24, 0xFF	; 255
    3c02:	88 8b       	std	Y+16, r24	; 0x10
    3c04:	88 89       	ldd	r24, Y+16	; 0x10
    3c06:	87 30       	cpi	r24, 0x07	; 7
    3c08:	08 f4       	brcc	.+2      	; 0x3c0c <KBD_u8GetPressed+0x178>
    3c0a:	5c cf       	rjmp	.-328    	; 0x3ac4 <KBD_u8GetPressed+0x30>

			}

		}

		DIO_voidSetPinValue( COL_PORT, LOC_u8ColIterator , HIGH );
    3c0c:	81 e0       	ldi	r24, 0x01	; 1
    3c0e:	6f 85       	ldd	r22, Y+15	; 0x0f
    3c10:	41 e0       	ldi	r20, 0x01	; 1
    3c12:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>

	u8 LOC_GetPressedData = 0 ;
	u8 LOC_u8RowIterator  = 0 ;
	u8 LOC_u8ColIterator  = 0 ;

	for( LOC_u8ColIterator = 0 + KBD_COL_INIT ; LOC_u8ColIterator <= KBD_COL_END ; LOC_u8ColIterator ++ ){
    3c16:	8f 85       	ldd	r24, Y+15	; 0x0f
    3c18:	8f 5f       	subi	r24, 0xFF	; 255
    3c1a:	8f 87       	std	Y+15, r24	; 0x0f
    3c1c:	8f 85       	ldd	r24, Y+15	; 0x0f
    3c1e:	88 30       	cpi	r24, 0x08	; 8
    3c20:	08 f4       	brcc	.+2      	; 0x3c24 <KBD_u8GetPressed+0x190>
    3c22:	48 cf       	rjmp	.-368    	; 0x3ab4 <KBD_u8GetPressed+0x20>
		}

		DIO_voidSetPinValue( COL_PORT, LOC_u8ColIterator , HIGH );

	}
	return LOC_GetPressedData ;
    3c24:	89 89       	ldd	r24, Y+17	; 0x11
}
    3c26:	61 96       	adiw	r28, 0x11	; 17
    3c28:	0f b6       	in	r0, 0x3f	; 63
    3c2a:	f8 94       	cli
    3c2c:	de bf       	out	0x3e, r29	; 62
    3c2e:	0f be       	out	0x3f, r0	; 63
    3c30:	cd bf       	out	0x3d, r28	; 61
    3c32:	cf 91       	pop	r28
    3c34:	df 91       	pop	r29
    3c36:	08 95       	ret

00003c38 <CLCD_voidInit>:
#include "CLCD_config.h"
#include "CLCD_ExtreChar.h"

//#if CLCD_USAGE == CLCD_USE

void CLCD_voidInit( void ){
    3c38:	0f 93       	push	r16
    3c3a:	1f 93       	push	r17
    3c3c:	df 93       	push	r29
    3c3e:	cf 93       	push	r28
    3c40:	cd b7       	in	r28, 0x3d	; 61
    3c42:	de b7       	in	r29, 0x3e	; 62
    3c44:	c9 54       	subi	r28, 0x49	; 73
    3c46:	d0 40       	sbci	r29, 0x00	; 0
    3c48:	0f b6       	in	r0, 0x3f	; 63
    3c4a:	f8 94       	cli
    3c4c:	de bf       	out	0x3e, r29	; 62
    3c4e:	0f be       	out	0x3f, r0	; 63
    3c50:	cd bf       	out	0x3d, r28	; 61

	u8 LOC_u8FunctionSet = CLCD_FUNCTION_SET_BIT_COMMEND ;
    3c52:	fe 01       	movw	r30, r28
    3c54:	e7 5b       	subi	r30, 0xB7	; 183
    3c56:	ff 4f       	sbci	r31, 0xFF	; 255
    3c58:	88 e3       	ldi	r24, 0x38	; 56
    3c5a:	80 83       	st	Z, r24
	u8 LOC_u8Display     = CLCD_DISPLAY_ON_OFF_COMMEND   ;
    3c5c:	fe 01       	movw	r30, r28
    3c5e:	e8 5b       	subi	r30, 0xB8	; 184
    3c60:	ff 4f       	sbci	r31, 0xFF	; 255
    3c62:	8c e0       	ldi	r24, 0x0C	; 12
    3c64:	80 83       	st	Z, r24
	u8 LOC_u8EntryMode   = CLCD_ENTRY_MODE_SET_COMMEND   ;
    3c66:	fe 01       	movw	r30, r28
    3c68:	e9 5b       	subi	r30, 0xB9	; 185
    3c6a:	ff 4f       	sbci	r31, 0xFF	; 255
    3c6c:	86 e0       	ldi	r24, 0x06	; 6
    3c6e:	80 83       	st	Z, r24

	DIO_voidSetPinDirection ( CLCD_CONTROL_PORT  , CLCD_RS_PIN , OUTPUT );
    3c70:	81 e0       	ldi	r24, 0x01	; 1
    3c72:	61 e0       	ldi	r22, 0x01	; 1
    3c74:	41 e0       	ldi	r20, 0x01	; 1
    3c76:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection ( CLCD_CONTROL_PORT  , CLCD_RW_PIN , OUTPUT );
    3c7a:	81 e0       	ldi	r24, 0x01	; 1
    3c7c:	62 e0       	ldi	r22, 0x02	; 2
    3c7e:	41 e0       	ldi	r20, 0x01	; 1
    3c80:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection ( CLCD_CONTROL_PORT  , CLCD_EN_PIN , OUTPUT );
    3c84:	81 e0       	ldi	r24, 0x01	; 1
    3c86:	63 e0       	ldi	r22, 0x03	; 3
    3c88:	41 e0       	ldi	r20, 0x01	; 1
    3c8a:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
    3c8e:	fe 01       	movw	r30, r28
    3c90:	ed 5b       	subi	r30, 0xBD	; 189
    3c92:	ff 4f       	sbci	r31, 0xFF	; 255
    3c94:	80 e0       	ldi	r24, 0x00	; 0
    3c96:	90 e0       	ldi	r25, 0x00	; 0
    3c98:	a8 e4       	ldi	r26, 0x48	; 72
    3c9a:	b2 e4       	ldi	r27, 0x42	; 66
    3c9c:	80 83       	st	Z, r24
    3c9e:	91 83       	std	Z+1, r25	; 0x01
    3ca0:	a2 83       	std	Z+2, r26	; 0x02
    3ca2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3ca4:	8e 01       	movw	r16, r28
    3ca6:	01 5c       	subi	r16, 0xC1	; 193
    3ca8:	1f 4f       	sbci	r17, 0xFF	; 255
    3caa:	fe 01       	movw	r30, r28
    3cac:	ed 5b       	subi	r30, 0xBD	; 189
    3cae:	ff 4f       	sbci	r31, 0xFF	; 255
    3cb0:	60 81       	ld	r22, Z
    3cb2:	71 81       	ldd	r23, Z+1	; 0x01
    3cb4:	82 81       	ldd	r24, Z+2	; 0x02
    3cb6:	93 81       	ldd	r25, Z+3	; 0x03
    3cb8:	20 e0       	ldi	r18, 0x00	; 0
    3cba:	30 e0       	ldi	r19, 0x00	; 0
    3cbc:	4a e7       	ldi	r20, 0x7A	; 122
    3cbe:	55 e4       	ldi	r21, 0x45	; 69
    3cc0:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3cc4:	dc 01       	movw	r26, r24
    3cc6:	cb 01       	movw	r24, r22
    3cc8:	f8 01       	movw	r30, r16
    3cca:	80 83       	st	Z, r24
    3ccc:	91 83       	std	Z+1, r25	; 0x01
    3cce:	a2 83       	std	Z+2, r26	; 0x02
    3cd0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3cd2:	fe 01       	movw	r30, r28
    3cd4:	ff 96       	adiw	r30, 0x3f	; 63
    3cd6:	60 81       	ld	r22, Z
    3cd8:	71 81       	ldd	r23, Z+1	; 0x01
    3cda:	82 81       	ldd	r24, Z+2	; 0x02
    3cdc:	93 81       	ldd	r25, Z+3	; 0x03
    3cde:	20 e0       	ldi	r18, 0x00	; 0
    3ce0:	30 e0       	ldi	r19, 0x00	; 0
    3ce2:	40 e8       	ldi	r20, 0x80	; 128
    3ce4:	5f e3       	ldi	r21, 0x3F	; 63
    3ce6:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    3cea:	88 23       	and	r24, r24
    3cec:	2c f4       	brge	.+10     	; 0x3cf8 <CLCD_voidInit+0xc0>
		__ticks = 1;
    3cee:	81 e0       	ldi	r24, 0x01	; 1
    3cf0:	90 e0       	ldi	r25, 0x00	; 0
    3cf2:	9e af       	std	Y+62, r25	; 0x3e
    3cf4:	8d af       	std	Y+61, r24	; 0x3d
    3cf6:	46 c0       	rjmp	.+140    	; 0x3d84 <CLCD_voidInit+0x14c>
	else if (__tmp > 65535)
    3cf8:	fe 01       	movw	r30, r28
    3cfa:	ff 96       	adiw	r30, 0x3f	; 63
    3cfc:	60 81       	ld	r22, Z
    3cfe:	71 81       	ldd	r23, Z+1	; 0x01
    3d00:	82 81       	ldd	r24, Z+2	; 0x02
    3d02:	93 81       	ldd	r25, Z+3	; 0x03
    3d04:	20 e0       	ldi	r18, 0x00	; 0
    3d06:	3f ef       	ldi	r19, 0xFF	; 255
    3d08:	4f e7       	ldi	r20, 0x7F	; 127
    3d0a:	57 e4       	ldi	r21, 0x47	; 71
    3d0c:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    3d10:	18 16       	cp	r1, r24
    3d12:	64 f5       	brge	.+88     	; 0x3d6c <CLCD_voidInit+0x134>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3d14:	fe 01       	movw	r30, r28
    3d16:	ed 5b       	subi	r30, 0xBD	; 189
    3d18:	ff 4f       	sbci	r31, 0xFF	; 255
    3d1a:	60 81       	ld	r22, Z
    3d1c:	71 81       	ldd	r23, Z+1	; 0x01
    3d1e:	82 81       	ldd	r24, Z+2	; 0x02
    3d20:	93 81       	ldd	r25, Z+3	; 0x03
    3d22:	20 e0       	ldi	r18, 0x00	; 0
    3d24:	30 e0       	ldi	r19, 0x00	; 0
    3d26:	40 e2       	ldi	r20, 0x20	; 32
    3d28:	51 e4       	ldi	r21, 0x41	; 65
    3d2a:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3d2e:	dc 01       	movw	r26, r24
    3d30:	cb 01       	movw	r24, r22
    3d32:	bc 01       	movw	r22, r24
    3d34:	cd 01       	movw	r24, r26
    3d36:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3d3a:	dc 01       	movw	r26, r24
    3d3c:	cb 01       	movw	r24, r22
    3d3e:	9e af       	std	Y+62, r25	; 0x3e
    3d40:	8d af       	std	Y+61, r24	; 0x3d
    3d42:	0f c0       	rjmp	.+30     	; 0x3d62 <CLCD_voidInit+0x12a>
    3d44:	80 e9       	ldi	r24, 0x90	; 144
    3d46:	91 e0       	ldi	r25, 0x01	; 1
    3d48:	9c af       	std	Y+60, r25	; 0x3c
    3d4a:	8b af       	std	Y+59, r24	; 0x3b
    3d4c:	8b ad       	ldd	r24, Y+59	; 0x3b
    3d4e:	9c ad       	ldd	r25, Y+60	; 0x3c
    3d50:	01 97       	sbiw	r24, 0x01	; 1
    3d52:	f1 f7       	brne	.-4      	; 0x3d50 <CLCD_voidInit+0x118>
    3d54:	9c af       	std	Y+60, r25	; 0x3c
    3d56:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d58:	8d ad       	ldd	r24, Y+61	; 0x3d
    3d5a:	9e ad       	ldd	r25, Y+62	; 0x3e
    3d5c:	01 97       	sbiw	r24, 0x01	; 1
    3d5e:	9e af       	std	Y+62, r25	; 0x3e
    3d60:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d62:	8d ad       	ldd	r24, Y+61	; 0x3d
    3d64:	9e ad       	ldd	r25, Y+62	; 0x3e
    3d66:	00 97       	sbiw	r24, 0x00	; 0
    3d68:	69 f7       	brne	.-38     	; 0x3d44 <CLCD_voidInit+0x10c>
    3d6a:	16 c0       	rjmp	.+44     	; 0x3d98 <CLCD_voidInit+0x160>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d6c:	fe 01       	movw	r30, r28
    3d6e:	ff 96       	adiw	r30, 0x3f	; 63
    3d70:	60 81       	ld	r22, Z
    3d72:	71 81       	ldd	r23, Z+1	; 0x01
    3d74:	82 81       	ldd	r24, Z+2	; 0x02
    3d76:	93 81       	ldd	r25, Z+3	; 0x03
    3d78:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3d7c:	dc 01       	movw	r26, r24
    3d7e:	cb 01       	movw	r24, r22
    3d80:	9e af       	std	Y+62, r25	; 0x3e
    3d82:	8d af       	std	Y+61, r24	; 0x3d
    3d84:	8d ad       	ldd	r24, Y+61	; 0x3d
    3d86:	9e ad       	ldd	r25, Y+62	; 0x3e
    3d88:	9a af       	std	Y+58, r25	; 0x3a
    3d8a:	89 af       	std	Y+57, r24	; 0x39
    3d8c:	89 ad       	ldd	r24, Y+57	; 0x39
    3d8e:	9a ad       	ldd	r25, Y+58	; 0x3a
    3d90:	01 97       	sbiw	r24, 0x01	; 1
    3d92:	f1 f7       	brne	.-4      	; 0x3d90 <CLCD_voidInit+0x158>
    3d94:	9a af       	std	Y+58, r25	; 0x3a
    3d96:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms( 50 );


	#if    CLCD_NUMBER_OF_DISPLAY == CLCD_2_LINE

		SET_BIT( LOC_u8FunctionSet , 3 );
    3d98:	de 01       	movw	r26, r28
    3d9a:	a7 5b       	subi	r26, 0xB7	; 183
    3d9c:	bf 4f       	sbci	r27, 0xFF	; 255
    3d9e:	fe 01       	movw	r30, r28
    3da0:	e7 5b       	subi	r30, 0xB7	; 183
    3da2:	ff 4f       	sbci	r31, 0xFF	; 255
    3da4:	80 81       	ld	r24, Z
    3da6:	88 60       	ori	r24, 0x08	; 8
    3da8:	8c 93       	st	X, r24

		SET_BIT( LOC_u8FunctionSet , 2 );

	#elif  CLCD_FONT_SIZE == CLCD_5_8

		CLR_BIT( LOC_u8FunctionSet , 2 );
    3daa:	de 01       	movw	r26, r28
    3dac:	a7 5b       	subi	r26, 0xB7	; 183
    3dae:	bf 4f       	sbci	r27, 0xFF	; 255
    3db0:	fe 01       	movw	r30, r28
    3db2:	e7 5b       	subi	r30, 0xB7	; 183
    3db4:	ff 4f       	sbci	r31, 0xFF	; 255
    3db6:	80 81       	ld	r24, Z
    3db8:	8b 7f       	andi	r24, 0xFB	; 251
    3dba:	8c 93       	st	X, r24

	#endif

	#if    CLCD_DISPLAY == CLCD_DISPLAY_ON

		SET_BIT( LOC_u8Display , 2 );
    3dbc:	de 01       	movw	r26, r28
    3dbe:	a8 5b       	subi	r26, 0xB8	; 184
    3dc0:	bf 4f       	sbci	r27, 0xFF	; 255
    3dc2:	fe 01       	movw	r30, r28
    3dc4:	e8 5b       	subi	r30, 0xB8	; 184
    3dc6:	ff 4f       	sbci	r31, 0xFF	; 255
    3dc8:	80 81       	ld	r24, Z
    3dca:	84 60       	ori	r24, 0x04	; 4
    3dcc:	8c 93       	st	X, r24

		SET_BIT( LOC_u8Display , 1 );

	#elif  CLCD_CURSOR == CLCD_CURSOR_OFF

		CLR_BIT( LOC_u8Display , 1 );
    3dce:	de 01       	movw	r26, r28
    3dd0:	a8 5b       	subi	r26, 0xB8	; 184
    3dd2:	bf 4f       	sbci	r27, 0xFF	; 255
    3dd4:	fe 01       	movw	r30, r28
    3dd6:	e8 5b       	subi	r30, 0xB8	; 184
    3dd8:	ff 4f       	sbci	r31, 0xFF	; 255
    3dda:	80 81       	ld	r24, Z
    3ddc:	8d 7f       	andi	r24, 0xFD	; 253
    3dde:	8c 93       	st	X, r24

		SET_BIT( LOC_u8Display , 0 );

	#elif  CLCD_CURSOR_BLINK == CLCD_CURSOR_BLINK_OFF

		CLR_BIT( LOC_u8Display , 0 );
    3de0:	de 01       	movw	r26, r28
    3de2:	a8 5b       	subi	r26, 0xB8	; 184
    3de4:	bf 4f       	sbci	r27, 0xFF	; 255
    3de6:	fe 01       	movw	r30, r28
    3de8:	e8 5b       	subi	r30, 0xB8	; 184
    3dea:	ff 4f       	sbci	r31, 0xFF	; 255
    3dec:	80 81       	ld	r24, Z
    3dee:	8e 7f       	andi	r24, 0xFE	; 254
    3df0:	8c 93       	st	X, r24
		SET_BIT( LOC_u8EntryMode , 0 );
		CLR_BIT( LOC_u8EntryMode , 1 );

	#elif  CLCD_SHIFT_DIRECTION == CLCD_DISABLE_SHIFT

		CLR_BIT( LOC_u8EntryMode , 0 );
    3df2:	de 01       	movw	r26, r28
    3df4:	a9 5b       	subi	r26, 0xB9	; 185
    3df6:	bf 4f       	sbci	r27, 0xFF	; 255
    3df8:	fe 01       	movw	r30, r28
    3dfa:	e9 5b       	subi	r30, 0xB9	; 185
    3dfc:	ff 4f       	sbci	r31, 0xFF	; 255
    3dfe:	80 81       	ld	r24, Z
    3e00:	8e 7f       	andi	r24, 0xFE	; 254
    3e02:	8c 93       	st	X, r24
		SET_BIT( LOC_u8EntryMode , 1 );
    3e04:	de 01       	movw	r26, r28
    3e06:	a9 5b       	subi	r26, 0xB9	; 185
    3e08:	bf 4f       	sbci	r27, 0xFF	; 255
    3e0a:	fe 01       	movw	r30, r28
    3e0c:	e9 5b       	subi	r30, 0xB9	; 185
    3e0e:	ff 4f       	sbci	r31, 0xFF	; 255
    3e10:	80 81       	ld	r24, Z
    3e12:	82 60       	ori	r24, 0x02	; 2
    3e14:	8c 93       	st	X, r24

		SET_BIT( LOC_u8FunctionSet , 4 );


	#elif CLCD_MODE == CLCD_4_BIT_MODE
		DIO_voidSetPortDirection( CLCD_DATA_PORT     , 0b11110000 );
    3e16:	80 e0       	ldi	r24, 0x00	; 0
    3e18:	60 ef       	ldi	r22, 0xF0	; 240
    3e1a:	0e 94 6a 16 	call	0x2cd4	; 0x2cd4 <DIO_voidSetPortDirection>

		CLR_BIT( LOC_u8FunctionSet , 4 );
    3e1e:	de 01       	movw	r26, r28
    3e20:	a7 5b       	subi	r26, 0xB7	; 183
    3e22:	bf 4f       	sbci	r27, 0xFF	; 255
    3e24:	fe 01       	movw	r30, r28
    3e26:	e7 5b       	subi	r30, 0xB7	; 183
    3e28:	ff 4f       	sbci	r31, 0xFF	; 255
    3e2a:	80 81       	ld	r24, Z
    3e2c:	8f 7e       	andi	r24, 0xEF	; 239
    3e2e:	8c 93       	st	X, r24
		CLCD_voidWriteCommend( LOC_u8FunctionSet >> 4 );
    3e30:	fe 01       	movw	r30, r28
    3e32:	e7 5b       	subi	r30, 0xB7	; 183
    3e34:	ff 4f       	sbci	r31, 0xFF	; 255
    3e36:	80 81       	ld	r24, Z
    3e38:	82 95       	swap	r24
    3e3a:	8f 70       	andi	r24, 0x0F	; 15
    3e3c:	0e 94 09 21 	call	0x4212	; 0x4212 <CLCD_voidWriteCommend>

	#endif

	CLCD_voidWriteCommend( LOC_u8FunctionSet      );
    3e40:	fe 01       	movw	r30, r28
    3e42:	e7 5b       	subi	r30, 0xB7	; 183
    3e44:	ff 4f       	sbci	r31, 0xFF	; 255
    3e46:	80 81       	ld	r24, Z
    3e48:	0e 94 09 21 	call	0x4212	; 0x4212 <CLCD_voidWriteCommend>
    3e4c:	80 e0       	ldi	r24, 0x00	; 0
    3e4e:	90 e0       	ldi	r25, 0x00	; 0
    3e50:	a0 e8       	ldi	r26, 0x80	; 128
    3e52:	bf e3       	ldi	r27, 0x3F	; 63
    3e54:	8d ab       	std	Y+53, r24	; 0x35
    3e56:	9e ab       	std	Y+54, r25	; 0x36
    3e58:	af ab       	std	Y+55, r26	; 0x37
    3e5a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3e5c:	6d a9       	ldd	r22, Y+53	; 0x35
    3e5e:	7e a9       	ldd	r23, Y+54	; 0x36
    3e60:	8f a9       	ldd	r24, Y+55	; 0x37
    3e62:	98 ad       	ldd	r25, Y+56	; 0x38
    3e64:	20 e0       	ldi	r18, 0x00	; 0
    3e66:	30 e0       	ldi	r19, 0x00	; 0
    3e68:	4a e7       	ldi	r20, 0x7A	; 122
    3e6a:	55 e4       	ldi	r21, 0x45	; 69
    3e6c:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3e70:	dc 01       	movw	r26, r24
    3e72:	cb 01       	movw	r24, r22
    3e74:	89 ab       	std	Y+49, r24	; 0x31
    3e76:	9a ab       	std	Y+50, r25	; 0x32
    3e78:	ab ab       	std	Y+51, r26	; 0x33
    3e7a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3e7c:	69 a9       	ldd	r22, Y+49	; 0x31
    3e7e:	7a a9       	ldd	r23, Y+50	; 0x32
    3e80:	8b a9       	ldd	r24, Y+51	; 0x33
    3e82:	9c a9       	ldd	r25, Y+52	; 0x34
    3e84:	20 e0       	ldi	r18, 0x00	; 0
    3e86:	30 e0       	ldi	r19, 0x00	; 0
    3e88:	40 e8       	ldi	r20, 0x80	; 128
    3e8a:	5f e3       	ldi	r21, 0x3F	; 63
    3e8c:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    3e90:	88 23       	and	r24, r24
    3e92:	2c f4       	brge	.+10     	; 0x3e9e <CLCD_voidInit+0x266>
		__ticks = 1;
    3e94:	81 e0       	ldi	r24, 0x01	; 1
    3e96:	90 e0       	ldi	r25, 0x00	; 0
    3e98:	98 ab       	std	Y+48, r25	; 0x30
    3e9a:	8f a7       	std	Y+47, r24	; 0x2f
    3e9c:	3f c0       	rjmp	.+126    	; 0x3f1c <CLCD_voidInit+0x2e4>
	else if (__tmp > 65535)
    3e9e:	69 a9       	ldd	r22, Y+49	; 0x31
    3ea0:	7a a9       	ldd	r23, Y+50	; 0x32
    3ea2:	8b a9       	ldd	r24, Y+51	; 0x33
    3ea4:	9c a9       	ldd	r25, Y+52	; 0x34
    3ea6:	20 e0       	ldi	r18, 0x00	; 0
    3ea8:	3f ef       	ldi	r19, 0xFF	; 255
    3eaa:	4f e7       	ldi	r20, 0x7F	; 127
    3eac:	57 e4       	ldi	r21, 0x47	; 71
    3eae:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    3eb2:	18 16       	cp	r1, r24
    3eb4:	4c f5       	brge	.+82     	; 0x3f08 <CLCD_voidInit+0x2d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3eb6:	6d a9       	ldd	r22, Y+53	; 0x35
    3eb8:	7e a9       	ldd	r23, Y+54	; 0x36
    3eba:	8f a9       	ldd	r24, Y+55	; 0x37
    3ebc:	98 ad       	ldd	r25, Y+56	; 0x38
    3ebe:	20 e0       	ldi	r18, 0x00	; 0
    3ec0:	30 e0       	ldi	r19, 0x00	; 0
    3ec2:	40 e2       	ldi	r20, 0x20	; 32
    3ec4:	51 e4       	ldi	r21, 0x41	; 65
    3ec6:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3eca:	dc 01       	movw	r26, r24
    3ecc:	cb 01       	movw	r24, r22
    3ece:	bc 01       	movw	r22, r24
    3ed0:	cd 01       	movw	r24, r26
    3ed2:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3ed6:	dc 01       	movw	r26, r24
    3ed8:	cb 01       	movw	r24, r22
    3eda:	98 ab       	std	Y+48, r25	; 0x30
    3edc:	8f a7       	std	Y+47, r24	; 0x2f
    3ede:	0f c0       	rjmp	.+30     	; 0x3efe <CLCD_voidInit+0x2c6>
    3ee0:	80 e9       	ldi	r24, 0x90	; 144
    3ee2:	91 e0       	ldi	r25, 0x01	; 1
    3ee4:	9e a7       	std	Y+46, r25	; 0x2e
    3ee6:	8d a7       	std	Y+45, r24	; 0x2d
    3ee8:	8d a5       	ldd	r24, Y+45	; 0x2d
    3eea:	9e a5       	ldd	r25, Y+46	; 0x2e
    3eec:	01 97       	sbiw	r24, 0x01	; 1
    3eee:	f1 f7       	brne	.-4      	; 0x3eec <CLCD_voidInit+0x2b4>
    3ef0:	9e a7       	std	Y+46, r25	; 0x2e
    3ef2:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ef4:	8f a5       	ldd	r24, Y+47	; 0x2f
    3ef6:	98 a9       	ldd	r25, Y+48	; 0x30
    3ef8:	01 97       	sbiw	r24, 0x01	; 1
    3efa:	98 ab       	std	Y+48, r25	; 0x30
    3efc:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3efe:	8f a5       	ldd	r24, Y+47	; 0x2f
    3f00:	98 a9       	ldd	r25, Y+48	; 0x30
    3f02:	00 97       	sbiw	r24, 0x00	; 0
    3f04:	69 f7       	brne	.-38     	; 0x3ee0 <CLCD_voidInit+0x2a8>
    3f06:	14 c0       	rjmp	.+40     	; 0x3f30 <CLCD_voidInit+0x2f8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3f08:	69 a9       	ldd	r22, Y+49	; 0x31
    3f0a:	7a a9       	ldd	r23, Y+50	; 0x32
    3f0c:	8b a9       	ldd	r24, Y+51	; 0x33
    3f0e:	9c a9       	ldd	r25, Y+52	; 0x34
    3f10:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3f14:	dc 01       	movw	r26, r24
    3f16:	cb 01       	movw	r24, r22
    3f18:	98 ab       	std	Y+48, r25	; 0x30
    3f1a:	8f a7       	std	Y+47, r24	; 0x2f
    3f1c:	8f a5       	ldd	r24, Y+47	; 0x2f
    3f1e:	98 a9       	ldd	r25, Y+48	; 0x30
    3f20:	9c a7       	std	Y+44, r25	; 0x2c
    3f22:	8b a7       	std	Y+43, r24	; 0x2b
    3f24:	8b a5       	ldd	r24, Y+43	; 0x2b
    3f26:	9c a5       	ldd	r25, Y+44	; 0x2c
    3f28:	01 97       	sbiw	r24, 0x01	; 1
    3f2a:	f1 f7       	brne	.-4      	; 0x3f28 <CLCD_voidInit+0x2f0>
    3f2c:	9c a7       	std	Y+44, r25	; 0x2c
    3f2e:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	CLCD_voidWriteCommend( LOC_u8Display      );
    3f30:	fe 01       	movw	r30, r28
    3f32:	e8 5b       	subi	r30, 0xB8	; 184
    3f34:	ff 4f       	sbci	r31, 0xFF	; 255
    3f36:	80 81       	ld	r24, Z
    3f38:	0e 94 09 21 	call	0x4212	; 0x4212 <CLCD_voidWriteCommend>
    3f3c:	80 e0       	ldi	r24, 0x00	; 0
    3f3e:	90 e0       	ldi	r25, 0x00	; 0
    3f40:	a0 e8       	ldi	r26, 0x80	; 128
    3f42:	bf e3       	ldi	r27, 0x3F	; 63
    3f44:	8f a3       	std	Y+39, r24	; 0x27
    3f46:	98 a7       	std	Y+40, r25	; 0x28
    3f48:	a9 a7       	std	Y+41, r26	; 0x29
    3f4a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3f4c:	6f a1       	ldd	r22, Y+39	; 0x27
    3f4e:	78 a5       	ldd	r23, Y+40	; 0x28
    3f50:	89 a5       	ldd	r24, Y+41	; 0x29
    3f52:	9a a5       	ldd	r25, Y+42	; 0x2a
    3f54:	20 e0       	ldi	r18, 0x00	; 0
    3f56:	30 e0       	ldi	r19, 0x00	; 0
    3f58:	4a e7       	ldi	r20, 0x7A	; 122
    3f5a:	55 e4       	ldi	r21, 0x45	; 69
    3f5c:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3f60:	dc 01       	movw	r26, r24
    3f62:	cb 01       	movw	r24, r22
    3f64:	8b a3       	std	Y+35, r24	; 0x23
    3f66:	9c a3       	std	Y+36, r25	; 0x24
    3f68:	ad a3       	std	Y+37, r26	; 0x25
    3f6a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3f6c:	6b a1       	ldd	r22, Y+35	; 0x23
    3f6e:	7c a1       	ldd	r23, Y+36	; 0x24
    3f70:	8d a1       	ldd	r24, Y+37	; 0x25
    3f72:	9e a1       	ldd	r25, Y+38	; 0x26
    3f74:	20 e0       	ldi	r18, 0x00	; 0
    3f76:	30 e0       	ldi	r19, 0x00	; 0
    3f78:	40 e8       	ldi	r20, 0x80	; 128
    3f7a:	5f e3       	ldi	r21, 0x3F	; 63
    3f7c:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    3f80:	88 23       	and	r24, r24
    3f82:	2c f4       	brge	.+10     	; 0x3f8e <CLCD_voidInit+0x356>
		__ticks = 1;
    3f84:	81 e0       	ldi	r24, 0x01	; 1
    3f86:	90 e0       	ldi	r25, 0x00	; 0
    3f88:	9a a3       	std	Y+34, r25	; 0x22
    3f8a:	89 a3       	std	Y+33, r24	; 0x21
    3f8c:	3f c0       	rjmp	.+126    	; 0x400c <CLCD_voidInit+0x3d4>
	else if (__tmp > 65535)
    3f8e:	6b a1       	ldd	r22, Y+35	; 0x23
    3f90:	7c a1       	ldd	r23, Y+36	; 0x24
    3f92:	8d a1       	ldd	r24, Y+37	; 0x25
    3f94:	9e a1       	ldd	r25, Y+38	; 0x26
    3f96:	20 e0       	ldi	r18, 0x00	; 0
    3f98:	3f ef       	ldi	r19, 0xFF	; 255
    3f9a:	4f e7       	ldi	r20, 0x7F	; 127
    3f9c:	57 e4       	ldi	r21, 0x47	; 71
    3f9e:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    3fa2:	18 16       	cp	r1, r24
    3fa4:	4c f5       	brge	.+82     	; 0x3ff8 <CLCD_voidInit+0x3c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3fa6:	6f a1       	ldd	r22, Y+39	; 0x27
    3fa8:	78 a5       	ldd	r23, Y+40	; 0x28
    3faa:	89 a5       	ldd	r24, Y+41	; 0x29
    3fac:	9a a5       	ldd	r25, Y+42	; 0x2a
    3fae:	20 e0       	ldi	r18, 0x00	; 0
    3fb0:	30 e0       	ldi	r19, 0x00	; 0
    3fb2:	40 e2       	ldi	r20, 0x20	; 32
    3fb4:	51 e4       	ldi	r21, 0x41	; 65
    3fb6:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3fba:	dc 01       	movw	r26, r24
    3fbc:	cb 01       	movw	r24, r22
    3fbe:	bc 01       	movw	r22, r24
    3fc0:	cd 01       	movw	r24, r26
    3fc2:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3fc6:	dc 01       	movw	r26, r24
    3fc8:	cb 01       	movw	r24, r22
    3fca:	9a a3       	std	Y+34, r25	; 0x22
    3fcc:	89 a3       	std	Y+33, r24	; 0x21
    3fce:	0f c0       	rjmp	.+30     	; 0x3fee <CLCD_voidInit+0x3b6>
    3fd0:	80 e9       	ldi	r24, 0x90	; 144
    3fd2:	91 e0       	ldi	r25, 0x01	; 1
    3fd4:	98 a3       	std	Y+32, r25	; 0x20
    3fd6:	8f 8f       	std	Y+31, r24	; 0x1f
    3fd8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3fda:	98 a1       	ldd	r25, Y+32	; 0x20
    3fdc:	01 97       	sbiw	r24, 0x01	; 1
    3fde:	f1 f7       	brne	.-4      	; 0x3fdc <CLCD_voidInit+0x3a4>
    3fe0:	98 a3       	std	Y+32, r25	; 0x20
    3fe2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3fe4:	89 a1       	ldd	r24, Y+33	; 0x21
    3fe6:	9a a1       	ldd	r25, Y+34	; 0x22
    3fe8:	01 97       	sbiw	r24, 0x01	; 1
    3fea:	9a a3       	std	Y+34, r25	; 0x22
    3fec:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3fee:	89 a1       	ldd	r24, Y+33	; 0x21
    3ff0:	9a a1       	ldd	r25, Y+34	; 0x22
    3ff2:	00 97       	sbiw	r24, 0x00	; 0
    3ff4:	69 f7       	brne	.-38     	; 0x3fd0 <CLCD_voidInit+0x398>
    3ff6:	14 c0       	rjmp	.+40     	; 0x4020 <CLCD_voidInit+0x3e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3ff8:	6b a1       	ldd	r22, Y+35	; 0x23
    3ffa:	7c a1       	ldd	r23, Y+36	; 0x24
    3ffc:	8d a1       	ldd	r24, Y+37	; 0x25
    3ffe:	9e a1       	ldd	r25, Y+38	; 0x26
    4000:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4004:	dc 01       	movw	r26, r24
    4006:	cb 01       	movw	r24, r22
    4008:	9a a3       	std	Y+34, r25	; 0x22
    400a:	89 a3       	std	Y+33, r24	; 0x21
    400c:	89 a1       	ldd	r24, Y+33	; 0x21
    400e:	9a a1       	ldd	r25, Y+34	; 0x22
    4010:	9e 8f       	std	Y+30, r25	; 0x1e
    4012:	8d 8f       	std	Y+29, r24	; 0x1d
    4014:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4016:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4018:	01 97       	sbiw	r24, 0x01	; 1
    401a:	f1 f7       	brne	.-4      	; 0x4018 <CLCD_voidInit+0x3e0>
    401c:	9e 8f       	std	Y+30, r25	; 0x1e
    401e:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	CLCD_voidWriteCommend( CLCD_DISPLAY_CLEAR );
    4020:	81 e0       	ldi	r24, 0x01	; 1
    4022:	0e 94 09 21 	call	0x4212	; 0x4212 <CLCD_voidWriteCommend>
    4026:	80 e0       	ldi	r24, 0x00	; 0
    4028:	90 e0       	ldi	r25, 0x00	; 0
    402a:	a0 e8       	ldi	r26, 0x80	; 128
    402c:	bf e3       	ldi	r27, 0x3F	; 63
    402e:	89 8f       	std	Y+25, r24	; 0x19
    4030:	9a 8f       	std	Y+26, r25	; 0x1a
    4032:	ab 8f       	std	Y+27, r26	; 0x1b
    4034:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4036:	69 8d       	ldd	r22, Y+25	; 0x19
    4038:	7a 8d       	ldd	r23, Y+26	; 0x1a
    403a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    403c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    403e:	20 e0       	ldi	r18, 0x00	; 0
    4040:	30 e0       	ldi	r19, 0x00	; 0
    4042:	4a e7       	ldi	r20, 0x7A	; 122
    4044:	55 e4       	ldi	r21, 0x45	; 69
    4046:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    404a:	dc 01       	movw	r26, r24
    404c:	cb 01       	movw	r24, r22
    404e:	8d 8b       	std	Y+21, r24	; 0x15
    4050:	9e 8b       	std	Y+22, r25	; 0x16
    4052:	af 8b       	std	Y+23, r26	; 0x17
    4054:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4056:	6d 89       	ldd	r22, Y+21	; 0x15
    4058:	7e 89       	ldd	r23, Y+22	; 0x16
    405a:	8f 89       	ldd	r24, Y+23	; 0x17
    405c:	98 8d       	ldd	r25, Y+24	; 0x18
    405e:	20 e0       	ldi	r18, 0x00	; 0
    4060:	30 e0       	ldi	r19, 0x00	; 0
    4062:	40 e8       	ldi	r20, 0x80	; 128
    4064:	5f e3       	ldi	r21, 0x3F	; 63
    4066:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    406a:	88 23       	and	r24, r24
    406c:	2c f4       	brge	.+10     	; 0x4078 <CLCD_voidInit+0x440>
		__ticks = 1;
    406e:	81 e0       	ldi	r24, 0x01	; 1
    4070:	90 e0       	ldi	r25, 0x00	; 0
    4072:	9c 8b       	std	Y+20, r25	; 0x14
    4074:	8b 8b       	std	Y+19, r24	; 0x13
    4076:	3f c0       	rjmp	.+126    	; 0x40f6 <CLCD_voidInit+0x4be>
	else if (__tmp > 65535)
    4078:	6d 89       	ldd	r22, Y+21	; 0x15
    407a:	7e 89       	ldd	r23, Y+22	; 0x16
    407c:	8f 89       	ldd	r24, Y+23	; 0x17
    407e:	98 8d       	ldd	r25, Y+24	; 0x18
    4080:	20 e0       	ldi	r18, 0x00	; 0
    4082:	3f ef       	ldi	r19, 0xFF	; 255
    4084:	4f e7       	ldi	r20, 0x7F	; 127
    4086:	57 e4       	ldi	r21, 0x47	; 71
    4088:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    408c:	18 16       	cp	r1, r24
    408e:	4c f5       	brge	.+82     	; 0x40e2 <CLCD_voidInit+0x4aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4090:	69 8d       	ldd	r22, Y+25	; 0x19
    4092:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4094:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4096:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4098:	20 e0       	ldi	r18, 0x00	; 0
    409a:	30 e0       	ldi	r19, 0x00	; 0
    409c:	40 e2       	ldi	r20, 0x20	; 32
    409e:	51 e4       	ldi	r21, 0x41	; 65
    40a0:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    40a4:	dc 01       	movw	r26, r24
    40a6:	cb 01       	movw	r24, r22
    40a8:	bc 01       	movw	r22, r24
    40aa:	cd 01       	movw	r24, r26
    40ac:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    40b0:	dc 01       	movw	r26, r24
    40b2:	cb 01       	movw	r24, r22
    40b4:	9c 8b       	std	Y+20, r25	; 0x14
    40b6:	8b 8b       	std	Y+19, r24	; 0x13
    40b8:	0f c0       	rjmp	.+30     	; 0x40d8 <CLCD_voidInit+0x4a0>
    40ba:	80 e9       	ldi	r24, 0x90	; 144
    40bc:	91 e0       	ldi	r25, 0x01	; 1
    40be:	9a 8b       	std	Y+18, r25	; 0x12
    40c0:	89 8b       	std	Y+17, r24	; 0x11
    40c2:	89 89       	ldd	r24, Y+17	; 0x11
    40c4:	9a 89       	ldd	r25, Y+18	; 0x12
    40c6:	01 97       	sbiw	r24, 0x01	; 1
    40c8:	f1 f7       	brne	.-4      	; 0x40c6 <CLCD_voidInit+0x48e>
    40ca:	9a 8b       	std	Y+18, r25	; 0x12
    40cc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    40ce:	8b 89       	ldd	r24, Y+19	; 0x13
    40d0:	9c 89       	ldd	r25, Y+20	; 0x14
    40d2:	01 97       	sbiw	r24, 0x01	; 1
    40d4:	9c 8b       	std	Y+20, r25	; 0x14
    40d6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    40d8:	8b 89       	ldd	r24, Y+19	; 0x13
    40da:	9c 89       	ldd	r25, Y+20	; 0x14
    40dc:	00 97       	sbiw	r24, 0x00	; 0
    40de:	69 f7       	brne	.-38     	; 0x40ba <CLCD_voidInit+0x482>
    40e0:	14 c0       	rjmp	.+40     	; 0x410a <CLCD_voidInit+0x4d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    40e2:	6d 89       	ldd	r22, Y+21	; 0x15
    40e4:	7e 89       	ldd	r23, Y+22	; 0x16
    40e6:	8f 89       	ldd	r24, Y+23	; 0x17
    40e8:	98 8d       	ldd	r25, Y+24	; 0x18
    40ea:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    40ee:	dc 01       	movw	r26, r24
    40f0:	cb 01       	movw	r24, r22
    40f2:	9c 8b       	std	Y+20, r25	; 0x14
    40f4:	8b 8b       	std	Y+19, r24	; 0x13
    40f6:	8b 89       	ldd	r24, Y+19	; 0x13
    40f8:	9c 89       	ldd	r25, Y+20	; 0x14
    40fa:	98 8b       	std	Y+16, r25	; 0x10
    40fc:	8f 87       	std	Y+15, r24	; 0x0f
    40fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    4100:	98 89       	ldd	r25, Y+16	; 0x10
    4102:	01 97       	sbiw	r24, 0x01	; 1
    4104:	f1 f7       	brne	.-4      	; 0x4102 <CLCD_voidInit+0x4ca>
    4106:	98 8b       	std	Y+16, r25	; 0x10
    4108:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	CLCD_voidWriteCommend( LOC_u8EntryMode    );
    410a:	fe 01       	movw	r30, r28
    410c:	e9 5b       	subi	r30, 0xB9	; 185
    410e:	ff 4f       	sbci	r31, 0xFF	; 255
    4110:	80 81       	ld	r24, Z
    4112:	0e 94 09 21 	call	0x4212	; 0x4212 <CLCD_voidWriteCommend>
    4116:	80 e0       	ldi	r24, 0x00	; 0
    4118:	90 e0       	ldi	r25, 0x00	; 0
    411a:	a0 e8       	ldi	r26, 0x80	; 128
    411c:	bf e3       	ldi	r27, 0x3F	; 63
    411e:	8b 87       	std	Y+11, r24	; 0x0b
    4120:	9c 87       	std	Y+12, r25	; 0x0c
    4122:	ad 87       	std	Y+13, r26	; 0x0d
    4124:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4126:	6b 85       	ldd	r22, Y+11	; 0x0b
    4128:	7c 85       	ldd	r23, Y+12	; 0x0c
    412a:	8d 85       	ldd	r24, Y+13	; 0x0d
    412c:	9e 85       	ldd	r25, Y+14	; 0x0e
    412e:	20 e0       	ldi	r18, 0x00	; 0
    4130:	30 e0       	ldi	r19, 0x00	; 0
    4132:	4a e7       	ldi	r20, 0x7A	; 122
    4134:	55 e4       	ldi	r21, 0x45	; 69
    4136:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    413a:	dc 01       	movw	r26, r24
    413c:	cb 01       	movw	r24, r22
    413e:	8f 83       	std	Y+7, r24	; 0x07
    4140:	98 87       	std	Y+8, r25	; 0x08
    4142:	a9 87       	std	Y+9, r26	; 0x09
    4144:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4146:	6f 81       	ldd	r22, Y+7	; 0x07
    4148:	78 85       	ldd	r23, Y+8	; 0x08
    414a:	89 85       	ldd	r24, Y+9	; 0x09
    414c:	9a 85       	ldd	r25, Y+10	; 0x0a
    414e:	20 e0       	ldi	r18, 0x00	; 0
    4150:	30 e0       	ldi	r19, 0x00	; 0
    4152:	40 e8       	ldi	r20, 0x80	; 128
    4154:	5f e3       	ldi	r21, 0x3F	; 63
    4156:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    415a:	88 23       	and	r24, r24
    415c:	2c f4       	brge	.+10     	; 0x4168 <CLCD_voidInit+0x530>
		__ticks = 1;
    415e:	81 e0       	ldi	r24, 0x01	; 1
    4160:	90 e0       	ldi	r25, 0x00	; 0
    4162:	9e 83       	std	Y+6, r25	; 0x06
    4164:	8d 83       	std	Y+5, r24	; 0x05
    4166:	3f c0       	rjmp	.+126    	; 0x41e6 <CLCD_voidInit+0x5ae>
	else if (__tmp > 65535)
    4168:	6f 81       	ldd	r22, Y+7	; 0x07
    416a:	78 85       	ldd	r23, Y+8	; 0x08
    416c:	89 85       	ldd	r24, Y+9	; 0x09
    416e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4170:	20 e0       	ldi	r18, 0x00	; 0
    4172:	3f ef       	ldi	r19, 0xFF	; 255
    4174:	4f e7       	ldi	r20, 0x7F	; 127
    4176:	57 e4       	ldi	r21, 0x47	; 71
    4178:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    417c:	18 16       	cp	r1, r24
    417e:	4c f5       	brge	.+82     	; 0x41d2 <CLCD_voidInit+0x59a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4180:	6b 85       	ldd	r22, Y+11	; 0x0b
    4182:	7c 85       	ldd	r23, Y+12	; 0x0c
    4184:	8d 85       	ldd	r24, Y+13	; 0x0d
    4186:	9e 85       	ldd	r25, Y+14	; 0x0e
    4188:	20 e0       	ldi	r18, 0x00	; 0
    418a:	30 e0       	ldi	r19, 0x00	; 0
    418c:	40 e2       	ldi	r20, 0x20	; 32
    418e:	51 e4       	ldi	r21, 0x41	; 65
    4190:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4194:	dc 01       	movw	r26, r24
    4196:	cb 01       	movw	r24, r22
    4198:	bc 01       	movw	r22, r24
    419a:	cd 01       	movw	r24, r26
    419c:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    41a0:	dc 01       	movw	r26, r24
    41a2:	cb 01       	movw	r24, r22
    41a4:	9e 83       	std	Y+6, r25	; 0x06
    41a6:	8d 83       	std	Y+5, r24	; 0x05
    41a8:	0f c0       	rjmp	.+30     	; 0x41c8 <CLCD_voidInit+0x590>
    41aa:	80 e9       	ldi	r24, 0x90	; 144
    41ac:	91 e0       	ldi	r25, 0x01	; 1
    41ae:	9c 83       	std	Y+4, r25	; 0x04
    41b0:	8b 83       	std	Y+3, r24	; 0x03
    41b2:	8b 81       	ldd	r24, Y+3	; 0x03
    41b4:	9c 81       	ldd	r25, Y+4	; 0x04
    41b6:	01 97       	sbiw	r24, 0x01	; 1
    41b8:	f1 f7       	brne	.-4      	; 0x41b6 <CLCD_voidInit+0x57e>
    41ba:	9c 83       	std	Y+4, r25	; 0x04
    41bc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    41be:	8d 81       	ldd	r24, Y+5	; 0x05
    41c0:	9e 81       	ldd	r25, Y+6	; 0x06
    41c2:	01 97       	sbiw	r24, 0x01	; 1
    41c4:	9e 83       	std	Y+6, r25	; 0x06
    41c6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    41c8:	8d 81       	ldd	r24, Y+5	; 0x05
    41ca:	9e 81       	ldd	r25, Y+6	; 0x06
    41cc:	00 97       	sbiw	r24, 0x00	; 0
    41ce:	69 f7       	brne	.-38     	; 0x41aa <CLCD_voidInit+0x572>
    41d0:	14 c0       	rjmp	.+40     	; 0x41fa <CLCD_voidInit+0x5c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    41d2:	6f 81       	ldd	r22, Y+7	; 0x07
    41d4:	78 85       	ldd	r23, Y+8	; 0x08
    41d6:	89 85       	ldd	r24, Y+9	; 0x09
    41d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    41da:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    41de:	dc 01       	movw	r26, r24
    41e0:	cb 01       	movw	r24, r22
    41e2:	9e 83       	std	Y+6, r25	; 0x06
    41e4:	8d 83       	std	Y+5, r24	; 0x05
    41e6:	8d 81       	ldd	r24, Y+5	; 0x05
    41e8:	9e 81       	ldd	r25, Y+6	; 0x06
    41ea:	9a 83       	std	Y+2, r25	; 0x02
    41ec:	89 83       	std	Y+1, r24	; 0x01
    41ee:	89 81       	ldd	r24, Y+1	; 0x01
    41f0:	9a 81       	ldd	r25, Y+2	; 0x02
    41f2:	01 97       	sbiw	r24, 0x01	; 1
    41f4:	f1 f7       	brne	.-4      	; 0x41f2 <CLCD_voidInit+0x5ba>
    41f6:	9a 83       	std	Y+2, r25	; 0x02
    41f8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

}
    41fa:	c7 5b       	subi	r28, 0xB7	; 183
    41fc:	df 4f       	sbci	r29, 0xFF	; 255
    41fe:	0f b6       	in	r0, 0x3f	; 63
    4200:	f8 94       	cli
    4202:	de bf       	out	0x3e, r29	; 62
    4204:	0f be       	out	0x3f, r0	; 63
    4206:	cd bf       	out	0x3d, r28	; 61
    4208:	cf 91       	pop	r28
    420a:	df 91       	pop	r29
    420c:	1f 91       	pop	r17
    420e:	0f 91       	pop	r16
    4210:	08 95       	ret

00004212 <CLCD_voidWriteCommend>:

void CLCD_voidWriteCommend( u8 Copy_u8Commend ){
    4212:	df 93       	push	r29
    4214:	cf 93       	push	r28
    4216:	cd b7       	in	r28, 0x3d	; 61
    4218:	de b7       	in	r29, 0x3e	; 62
    421a:	e9 97       	sbiw	r28, 0x39	; 57
    421c:	0f b6       	in	r0, 0x3f	; 63
    421e:	f8 94       	cli
    4220:	de bf       	out	0x3e, r29	; 62
    4222:	0f be       	out	0x3f, r0	; 63
    4224:	cd bf       	out	0x3d, r28	; 61
    4226:	89 af       	std	Y+57, r24	; 0x39

	DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_RS_PIN    , LOW  );
    4228:	81 e0       	ldi	r24, 0x01	; 1
    422a:	61 e0       	ldi	r22, 0x01	; 1
    422c:	40 e0       	ldi	r20, 0x00	; 0
    422e:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_RW_PIN    , LOW  );
    4232:	81 e0       	ldi	r24, 0x01	; 1
    4234:	62 e0       	ldi	r22, 0x02	; 2
    4236:	40 e0       	ldi	r20, 0x00	; 0
    4238:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
		_delay_ms(1);


	#elif CLCD_MODE == CLCD_4_BIT_MODE

		DIO_voidSetPortValue( CLCD_DATA_PORT    , Copy_u8Commend & 0xF0 );
    423c:	89 ad       	ldd	r24, Y+57	; 0x39
    423e:	98 2f       	mov	r25, r24
    4240:	90 7f       	andi	r25, 0xF0	; 240
    4242:	80 e0       	ldi	r24, 0x00	; 0
    4244:	69 2f       	mov	r22, r25
    4246:	0e 94 ab 16 	call	0x2d56	; 0x2d56 <DIO_voidSetPortValue>

		DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_EN_PIN    , HIGH  );
    424a:	81 e0       	ldi	r24, 0x01	; 1
    424c:	63 e0       	ldi	r22, 0x03	; 3
    424e:	41 e0       	ldi	r20, 0x01	; 1
    4250:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    4254:	80 e0       	ldi	r24, 0x00	; 0
    4256:	90 e0       	ldi	r25, 0x00	; 0
    4258:	a0 e8       	ldi	r26, 0x80	; 128
    425a:	bf e3       	ldi	r27, 0x3F	; 63
    425c:	8d ab       	std	Y+53, r24	; 0x35
    425e:	9e ab       	std	Y+54, r25	; 0x36
    4260:	af ab       	std	Y+55, r26	; 0x37
    4262:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4264:	6d a9       	ldd	r22, Y+53	; 0x35
    4266:	7e a9       	ldd	r23, Y+54	; 0x36
    4268:	8f a9       	ldd	r24, Y+55	; 0x37
    426a:	98 ad       	ldd	r25, Y+56	; 0x38
    426c:	20 e0       	ldi	r18, 0x00	; 0
    426e:	30 e0       	ldi	r19, 0x00	; 0
    4270:	4a e7       	ldi	r20, 0x7A	; 122
    4272:	55 e4       	ldi	r21, 0x45	; 69
    4274:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4278:	dc 01       	movw	r26, r24
    427a:	cb 01       	movw	r24, r22
    427c:	89 ab       	std	Y+49, r24	; 0x31
    427e:	9a ab       	std	Y+50, r25	; 0x32
    4280:	ab ab       	std	Y+51, r26	; 0x33
    4282:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    4284:	69 a9       	ldd	r22, Y+49	; 0x31
    4286:	7a a9       	ldd	r23, Y+50	; 0x32
    4288:	8b a9       	ldd	r24, Y+51	; 0x33
    428a:	9c a9       	ldd	r25, Y+52	; 0x34
    428c:	20 e0       	ldi	r18, 0x00	; 0
    428e:	30 e0       	ldi	r19, 0x00	; 0
    4290:	40 e8       	ldi	r20, 0x80	; 128
    4292:	5f e3       	ldi	r21, 0x3F	; 63
    4294:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4298:	88 23       	and	r24, r24
    429a:	2c f4       	brge	.+10     	; 0x42a6 <CLCD_voidWriteCommend+0x94>
		__ticks = 1;
    429c:	81 e0       	ldi	r24, 0x01	; 1
    429e:	90 e0       	ldi	r25, 0x00	; 0
    42a0:	98 ab       	std	Y+48, r25	; 0x30
    42a2:	8f a7       	std	Y+47, r24	; 0x2f
    42a4:	3f c0       	rjmp	.+126    	; 0x4324 <CLCD_voidWriteCommend+0x112>
	else if (__tmp > 65535)
    42a6:	69 a9       	ldd	r22, Y+49	; 0x31
    42a8:	7a a9       	ldd	r23, Y+50	; 0x32
    42aa:	8b a9       	ldd	r24, Y+51	; 0x33
    42ac:	9c a9       	ldd	r25, Y+52	; 0x34
    42ae:	20 e0       	ldi	r18, 0x00	; 0
    42b0:	3f ef       	ldi	r19, 0xFF	; 255
    42b2:	4f e7       	ldi	r20, 0x7F	; 127
    42b4:	57 e4       	ldi	r21, 0x47	; 71
    42b6:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    42ba:	18 16       	cp	r1, r24
    42bc:	4c f5       	brge	.+82     	; 0x4310 <CLCD_voidWriteCommend+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    42be:	6d a9       	ldd	r22, Y+53	; 0x35
    42c0:	7e a9       	ldd	r23, Y+54	; 0x36
    42c2:	8f a9       	ldd	r24, Y+55	; 0x37
    42c4:	98 ad       	ldd	r25, Y+56	; 0x38
    42c6:	20 e0       	ldi	r18, 0x00	; 0
    42c8:	30 e0       	ldi	r19, 0x00	; 0
    42ca:	40 e2       	ldi	r20, 0x20	; 32
    42cc:	51 e4       	ldi	r21, 0x41	; 65
    42ce:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    42d2:	dc 01       	movw	r26, r24
    42d4:	cb 01       	movw	r24, r22
    42d6:	bc 01       	movw	r22, r24
    42d8:	cd 01       	movw	r24, r26
    42da:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    42de:	dc 01       	movw	r26, r24
    42e0:	cb 01       	movw	r24, r22
    42e2:	98 ab       	std	Y+48, r25	; 0x30
    42e4:	8f a7       	std	Y+47, r24	; 0x2f
    42e6:	0f c0       	rjmp	.+30     	; 0x4306 <CLCD_voidWriteCommend+0xf4>
    42e8:	80 e9       	ldi	r24, 0x90	; 144
    42ea:	91 e0       	ldi	r25, 0x01	; 1
    42ec:	9e a7       	std	Y+46, r25	; 0x2e
    42ee:	8d a7       	std	Y+45, r24	; 0x2d
    42f0:	8d a5       	ldd	r24, Y+45	; 0x2d
    42f2:	9e a5       	ldd	r25, Y+46	; 0x2e
    42f4:	01 97       	sbiw	r24, 0x01	; 1
    42f6:	f1 f7       	brne	.-4      	; 0x42f4 <CLCD_voidWriteCommend+0xe2>
    42f8:	9e a7       	std	Y+46, r25	; 0x2e
    42fa:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    42fc:	8f a5       	ldd	r24, Y+47	; 0x2f
    42fe:	98 a9       	ldd	r25, Y+48	; 0x30
    4300:	01 97       	sbiw	r24, 0x01	; 1
    4302:	98 ab       	std	Y+48, r25	; 0x30
    4304:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4306:	8f a5       	ldd	r24, Y+47	; 0x2f
    4308:	98 a9       	ldd	r25, Y+48	; 0x30
    430a:	00 97       	sbiw	r24, 0x00	; 0
    430c:	69 f7       	brne	.-38     	; 0x42e8 <CLCD_voidWriteCommend+0xd6>
    430e:	14 c0       	rjmp	.+40     	; 0x4338 <CLCD_voidWriteCommend+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4310:	69 a9       	ldd	r22, Y+49	; 0x31
    4312:	7a a9       	ldd	r23, Y+50	; 0x32
    4314:	8b a9       	ldd	r24, Y+51	; 0x33
    4316:	9c a9       	ldd	r25, Y+52	; 0x34
    4318:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    431c:	dc 01       	movw	r26, r24
    431e:	cb 01       	movw	r24, r22
    4320:	98 ab       	std	Y+48, r25	; 0x30
    4322:	8f a7       	std	Y+47, r24	; 0x2f
    4324:	8f a5       	ldd	r24, Y+47	; 0x2f
    4326:	98 a9       	ldd	r25, Y+48	; 0x30
    4328:	9c a7       	std	Y+44, r25	; 0x2c
    432a:	8b a7       	std	Y+43, r24	; 0x2b
    432c:	8b a5       	ldd	r24, Y+43	; 0x2b
    432e:	9c a5       	ldd	r25, Y+44	; 0x2c
    4330:	01 97       	sbiw	r24, 0x01	; 1
    4332:	f1 f7       	brne	.-4      	; 0x4330 <CLCD_voidWriteCommend+0x11e>
    4334:	9c a7       	std	Y+44, r25	; 0x2c
    4336:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(1);
		DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_EN_PIN    , LOW   );
    4338:	81 e0       	ldi	r24, 0x01	; 1
    433a:	63 e0       	ldi	r22, 0x03	; 3
    433c:	40 e0       	ldi	r20, 0x00	; 0
    433e:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    4342:	80 e0       	ldi	r24, 0x00	; 0
    4344:	90 e0       	ldi	r25, 0x00	; 0
    4346:	a0 e8       	ldi	r26, 0x80	; 128
    4348:	bf e3       	ldi	r27, 0x3F	; 63
    434a:	8f a3       	std	Y+39, r24	; 0x27
    434c:	98 a7       	std	Y+40, r25	; 0x28
    434e:	a9 a7       	std	Y+41, r26	; 0x29
    4350:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4352:	6f a1       	ldd	r22, Y+39	; 0x27
    4354:	78 a5       	ldd	r23, Y+40	; 0x28
    4356:	89 a5       	ldd	r24, Y+41	; 0x29
    4358:	9a a5       	ldd	r25, Y+42	; 0x2a
    435a:	20 e0       	ldi	r18, 0x00	; 0
    435c:	30 e0       	ldi	r19, 0x00	; 0
    435e:	4a e7       	ldi	r20, 0x7A	; 122
    4360:	55 e4       	ldi	r21, 0x45	; 69
    4362:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4366:	dc 01       	movw	r26, r24
    4368:	cb 01       	movw	r24, r22
    436a:	8b a3       	std	Y+35, r24	; 0x23
    436c:	9c a3       	std	Y+36, r25	; 0x24
    436e:	ad a3       	std	Y+37, r26	; 0x25
    4370:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4372:	6b a1       	ldd	r22, Y+35	; 0x23
    4374:	7c a1       	ldd	r23, Y+36	; 0x24
    4376:	8d a1       	ldd	r24, Y+37	; 0x25
    4378:	9e a1       	ldd	r25, Y+38	; 0x26
    437a:	20 e0       	ldi	r18, 0x00	; 0
    437c:	30 e0       	ldi	r19, 0x00	; 0
    437e:	40 e8       	ldi	r20, 0x80	; 128
    4380:	5f e3       	ldi	r21, 0x3F	; 63
    4382:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4386:	88 23       	and	r24, r24
    4388:	2c f4       	brge	.+10     	; 0x4394 <CLCD_voidWriteCommend+0x182>
		__ticks = 1;
    438a:	81 e0       	ldi	r24, 0x01	; 1
    438c:	90 e0       	ldi	r25, 0x00	; 0
    438e:	9a a3       	std	Y+34, r25	; 0x22
    4390:	89 a3       	std	Y+33, r24	; 0x21
    4392:	3f c0       	rjmp	.+126    	; 0x4412 <CLCD_voidWriteCommend+0x200>
	else if (__tmp > 65535)
    4394:	6b a1       	ldd	r22, Y+35	; 0x23
    4396:	7c a1       	ldd	r23, Y+36	; 0x24
    4398:	8d a1       	ldd	r24, Y+37	; 0x25
    439a:	9e a1       	ldd	r25, Y+38	; 0x26
    439c:	20 e0       	ldi	r18, 0x00	; 0
    439e:	3f ef       	ldi	r19, 0xFF	; 255
    43a0:	4f e7       	ldi	r20, 0x7F	; 127
    43a2:	57 e4       	ldi	r21, 0x47	; 71
    43a4:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    43a8:	18 16       	cp	r1, r24
    43aa:	4c f5       	brge	.+82     	; 0x43fe <CLCD_voidWriteCommend+0x1ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    43ac:	6f a1       	ldd	r22, Y+39	; 0x27
    43ae:	78 a5       	ldd	r23, Y+40	; 0x28
    43b0:	89 a5       	ldd	r24, Y+41	; 0x29
    43b2:	9a a5       	ldd	r25, Y+42	; 0x2a
    43b4:	20 e0       	ldi	r18, 0x00	; 0
    43b6:	30 e0       	ldi	r19, 0x00	; 0
    43b8:	40 e2       	ldi	r20, 0x20	; 32
    43ba:	51 e4       	ldi	r21, 0x41	; 65
    43bc:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    43c0:	dc 01       	movw	r26, r24
    43c2:	cb 01       	movw	r24, r22
    43c4:	bc 01       	movw	r22, r24
    43c6:	cd 01       	movw	r24, r26
    43c8:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    43cc:	dc 01       	movw	r26, r24
    43ce:	cb 01       	movw	r24, r22
    43d0:	9a a3       	std	Y+34, r25	; 0x22
    43d2:	89 a3       	std	Y+33, r24	; 0x21
    43d4:	0f c0       	rjmp	.+30     	; 0x43f4 <CLCD_voidWriteCommend+0x1e2>
    43d6:	80 e9       	ldi	r24, 0x90	; 144
    43d8:	91 e0       	ldi	r25, 0x01	; 1
    43da:	98 a3       	std	Y+32, r25	; 0x20
    43dc:	8f 8f       	std	Y+31, r24	; 0x1f
    43de:	8f 8d       	ldd	r24, Y+31	; 0x1f
    43e0:	98 a1       	ldd	r25, Y+32	; 0x20
    43e2:	01 97       	sbiw	r24, 0x01	; 1
    43e4:	f1 f7       	brne	.-4      	; 0x43e2 <CLCD_voidWriteCommend+0x1d0>
    43e6:	98 a3       	std	Y+32, r25	; 0x20
    43e8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    43ea:	89 a1       	ldd	r24, Y+33	; 0x21
    43ec:	9a a1       	ldd	r25, Y+34	; 0x22
    43ee:	01 97       	sbiw	r24, 0x01	; 1
    43f0:	9a a3       	std	Y+34, r25	; 0x22
    43f2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    43f4:	89 a1       	ldd	r24, Y+33	; 0x21
    43f6:	9a a1       	ldd	r25, Y+34	; 0x22
    43f8:	00 97       	sbiw	r24, 0x00	; 0
    43fa:	69 f7       	brne	.-38     	; 0x43d6 <CLCD_voidWriteCommend+0x1c4>
    43fc:	14 c0       	rjmp	.+40     	; 0x4426 <CLCD_voidWriteCommend+0x214>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    43fe:	6b a1       	ldd	r22, Y+35	; 0x23
    4400:	7c a1       	ldd	r23, Y+36	; 0x24
    4402:	8d a1       	ldd	r24, Y+37	; 0x25
    4404:	9e a1       	ldd	r25, Y+38	; 0x26
    4406:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    440a:	dc 01       	movw	r26, r24
    440c:	cb 01       	movw	r24, r22
    440e:	9a a3       	std	Y+34, r25	; 0x22
    4410:	89 a3       	std	Y+33, r24	; 0x21
    4412:	89 a1       	ldd	r24, Y+33	; 0x21
    4414:	9a a1       	ldd	r25, Y+34	; 0x22
    4416:	9e 8f       	std	Y+30, r25	; 0x1e
    4418:	8d 8f       	std	Y+29, r24	; 0x1d
    441a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    441c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    441e:	01 97       	sbiw	r24, 0x01	; 1
    4420:	f1 f7       	brne	.-4      	; 0x441e <CLCD_voidWriteCommend+0x20c>
    4422:	9e 8f       	std	Y+30, r25	; 0x1e
    4424:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(1);

		DIO_voidSetPortValue( CLCD_DATA_PORT    , Copy_u8Commend << 4 );
    4426:	89 ad       	ldd	r24, Y+57	; 0x39
    4428:	98 2f       	mov	r25, r24
    442a:	92 95       	swap	r25
    442c:	90 7f       	andi	r25, 0xF0	; 240
    442e:	80 e0       	ldi	r24, 0x00	; 0
    4430:	69 2f       	mov	r22, r25
    4432:	0e 94 ab 16 	call	0x2d56	; 0x2d56 <DIO_voidSetPortValue>

		DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_EN_PIN    , HIGH  );
    4436:	81 e0       	ldi	r24, 0x01	; 1
    4438:	63 e0       	ldi	r22, 0x03	; 3
    443a:	41 e0       	ldi	r20, 0x01	; 1
    443c:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    4440:	80 e0       	ldi	r24, 0x00	; 0
    4442:	90 e0       	ldi	r25, 0x00	; 0
    4444:	a0 e8       	ldi	r26, 0x80	; 128
    4446:	bf e3       	ldi	r27, 0x3F	; 63
    4448:	89 8f       	std	Y+25, r24	; 0x19
    444a:	9a 8f       	std	Y+26, r25	; 0x1a
    444c:	ab 8f       	std	Y+27, r26	; 0x1b
    444e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4450:	69 8d       	ldd	r22, Y+25	; 0x19
    4452:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4454:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4456:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4458:	20 e0       	ldi	r18, 0x00	; 0
    445a:	30 e0       	ldi	r19, 0x00	; 0
    445c:	4a e7       	ldi	r20, 0x7A	; 122
    445e:	55 e4       	ldi	r21, 0x45	; 69
    4460:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4464:	dc 01       	movw	r26, r24
    4466:	cb 01       	movw	r24, r22
    4468:	8d 8b       	std	Y+21, r24	; 0x15
    446a:	9e 8b       	std	Y+22, r25	; 0x16
    446c:	af 8b       	std	Y+23, r26	; 0x17
    446e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4470:	6d 89       	ldd	r22, Y+21	; 0x15
    4472:	7e 89       	ldd	r23, Y+22	; 0x16
    4474:	8f 89       	ldd	r24, Y+23	; 0x17
    4476:	98 8d       	ldd	r25, Y+24	; 0x18
    4478:	20 e0       	ldi	r18, 0x00	; 0
    447a:	30 e0       	ldi	r19, 0x00	; 0
    447c:	40 e8       	ldi	r20, 0x80	; 128
    447e:	5f e3       	ldi	r21, 0x3F	; 63
    4480:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4484:	88 23       	and	r24, r24
    4486:	2c f4       	brge	.+10     	; 0x4492 <CLCD_voidWriteCommend+0x280>
		__ticks = 1;
    4488:	81 e0       	ldi	r24, 0x01	; 1
    448a:	90 e0       	ldi	r25, 0x00	; 0
    448c:	9c 8b       	std	Y+20, r25	; 0x14
    448e:	8b 8b       	std	Y+19, r24	; 0x13
    4490:	3f c0       	rjmp	.+126    	; 0x4510 <CLCD_voidWriteCommend+0x2fe>
	else if (__tmp > 65535)
    4492:	6d 89       	ldd	r22, Y+21	; 0x15
    4494:	7e 89       	ldd	r23, Y+22	; 0x16
    4496:	8f 89       	ldd	r24, Y+23	; 0x17
    4498:	98 8d       	ldd	r25, Y+24	; 0x18
    449a:	20 e0       	ldi	r18, 0x00	; 0
    449c:	3f ef       	ldi	r19, 0xFF	; 255
    449e:	4f e7       	ldi	r20, 0x7F	; 127
    44a0:	57 e4       	ldi	r21, 0x47	; 71
    44a2:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    44a6:	18 16       	cp	r1, r24
    44a8:	4c f5       	brge	.+82     	; 0x44fc <CLCD_voidWriteCommend+0x2ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    44aa:	69 8d       	ldd	r22, Y+25	; 0x19
    44ac:	7a 8d       	ldd	r23, Y+26	; 0x1a
    44ae:	8b 8d       	ldd	r24, Y+27	; 0x1b
    44b0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    44b2:	20 e0       	ldi	r18, 0x00	; 0
    44b4:	30 e0       	ldi	r19, 0x00	; 0
    44b6:	40 e2       	ldi	r20, 0x20	; 32
    44b8:	51 e4       	ldi	r21, 0x41	; 65
    44ba:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    44be:	dc 01       	movw	r26, r24
    44c0:	cb 01       	movw	r24, r22
    44c2:	bc 01       	movw	r22, r24
    44c4:	cd 01       	movw	r24, r26
    44c6:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    44ca:	dc 01       	movw	r26, r24
    44cc:	cb 01       	movw	r24, r22
    44ce:	9c 8b       	std	Y+20, r25	; 0x14
    44d0:	8b 8b       	std	Y+19, r24	; 0x13
    44d2:	0f c0       	rjmp	.+30     	; 0x44f2 <CLCD_voidWriteCommend+0x2e0>
    44d4:	80 e9       	ldi	r24, 0x90	; 144
    44d6:	91 e0       	ldi	r25, 0x01	; 1
    44d8:	9a 8b       	std	Y+18, r25	; 0x12
    44da:	89 8b       	std	Y+17, r24	; 0x11
    44dc:	89 89       	ldd	r24, Y+17	; 0x11
    44de:	9a 89       	ldd	r25, Y+18	; 0x12
    44e0:	01 97       	sbiw	r24, 0x01	; 1
    44e2:	f1 f7       	brne	.-4      	; 0x44e0 <CLCD_voidWriteCommend+0x2ce>
    44e4:	9a 8b       	std	Y+18, r25	; 0x12
    44e6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    44e8:	8b 89       	ldd	r24, Y+19	; 0x13
    44ea:	9c 89       	ldd	r25, Y+20	; 0x14
    44ec:	01 97       	sbiw	r24, 0x01	; 1
    44ee:	9c 8b       	std	Y+20, r25	; 0x14
    44f0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    44f2:	8b 89       	ldd	r24, Y+19	; 0x13
    44f4:	9c 89       	ldd	r25, Y+20	; 0x14
    44f6:	00 97       	sbiw	r24, 0x00	; 0
    44f8:	69 f7       	brne	.-38     	; 0x44d4 <CLCD_voidWriteCommend+0x2c2>
    44fa:	14 c0       	rjmp	.+40     	; 0x4524 <CLCD_voidWriteCommend+0x312>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    44fc:	6d 89       	ldd	r22, Y+21	; 0x15
    44fe:	7e 89       	ldd	r23, Y+22	; 0x16
    4500:	8f 89       	ldd	r24, Y+23	; 0x17
    4502:	98 8d       	ldd	r25, Y+24	; 0x18
    4504:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4508:	dc 01       	movw	r26, r24
    450a:	cb 01       	movw	r24, r22
    450c:	9c 8b       	std	Y+20, r25	; 0x14
    450e:	8b 8b       	std	Y+19, r24	; 0x13
    4510:	8b 89       	ldd	r24, Y+19	; 0x13
    4512:	9c 89       	ldd	r25, Y+20	; 0x14
    4514:	98 8b       	std	Y+16, r25	; 0x10
    4516:	8f 87       	std	Y+15, r24	; 0x0f
    4518:	8f 85       	ldd	r24, Y+15	; 0x0f
    451a:	98 89       	ldd	r25, Y+16	; 0x10
    451c:	01 97       	sbiw	r24, 0x01	; 1
    451e:	f1 f7       	brne	.-4      	; 0x451c <CLCD_voidWriteCommend+0x30a>
    4520:	98 8b       	std	Y+16, r25	; 0x10
    4522:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1);
		DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_EN_PIN    , LOW   );
    4524:	81 e0       	ldi	r24, 0x01	; 1
    4526:	63 e0       	ldi	r22, 0x03	; 3
    4528:	40 e0       	ldi	r20, 0x00	; 0
    452a:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    452e:	80 e0       	ldi	r24, 0x00	; 0
    4530:	90 e0       	ldi	r25, 0x00	; 0
    4532:	a0 e8       	ldi	r26, 0x80	; 128
    4534:	bf e3       	ldi	r27, 0x3F	; 63
    4536:	8b 87       	std	Y+11, r24	; 0x0b
    4538:	9c 87       	std	Y+12, r25	; 0x0c
    453a:	ad 87       	std	Y+13, r26	; 0x0d
    453c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    453e:	6b 85       	ldd	r22, Y+11	; 0x0b
    4540:	7c 85       	ldd	r23, Y+12	; 0x0c
    4542:	8d 85       	ldd	r24, Y+13	; 0x0d
    4544:	9e 85       	ldd	r25, Y+14	; 0x0e
    4546:	20 e0       	ldi	r18, 0x00	; 0
    4548:	30 e0       	ldi	r19, 0x00	; 0
    454a:	4a e7       	ldi	r20, 0x7A	; 122
    454c:	55 e4       	ldi	r21, 0x45	; 69
    454e:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4552:	dc 01       	movw	r26, r24
    4554:	cb 01       	movw	r24, r22
    4556:	8f 83       	std	Y+7, r24	; 0x07
    4558:	98 87       	std	Y+8, r25	; 0x08
    455a:	a9 87       	std	Y+9, r26	; 0x09
    455c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    455e:	6f 81       	ldd	r22, Y+7	; 0x07
    4560:	78 85       	ldd	r23, Y+8	; 0x08
    4562:	89 85       	ldd	r24, Y+9	; 0x09
    4564:	9a 85       	ldd	r25, Y+10	; 0x0a
    4566:	20 e0       	ldi	r18, 0x00	; 0
    4568:	30 e0       	ldi	r19, 0x00	; 0
    456a:	40 e8       	ldi	r20, 0x80	; 128
    456c:	5f e3       	ldi	r21, 0x3F	; 63
    456e:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4572:	88 23       	and	r24, r24
    4574:	2c f4       	brge	.+10     	; 0x4580 <CLCD_voidWriteCommend+0x36e>
		__ticks = 1;
    4576:	81 e0       	ldi	r24, 0x01	; 1
    4578:	90 e0       	ldi	r25, 0x00	; 0
    457a:	9e 83       	std	Y+6, r25	; 0x06
    457c:	8d 83       	std	Y+5, r24	; 0x05
    457e:	3f c0       	rjmp	.+126    	; 0x45fe <CLCD_voidWriteCommend+0x3ec>
	else if (__tmp > 65535)
    4580:	6f 81       	ldd	r22, Y+7	; 0x07
    4582:	78 85       	ldd	r23, Y+8	; 0x08
    4584:	89 85       	ldd	r24, Y+9	; 0x09
    4586:	9a 85       	ldd	r25, Y+10	; 0x0a
    4588:	20 e0       	ldi	r18, 0x00	; 0
    458a:	3f ef       	ldi	r19, 0xFF	; 255
    458c:	4f e7       	ldi	r20, 0x7F	; 127
    458e:	57 e4       	ldi	r21, 0x47	; 71
    4590:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4594:	18 16       	cp	r1, r24
    4596:	4c f5       	brge	.+82     	; 0x45ea <CLCD_voidWriteCommend+0x3d8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4598:	6b 85       	ldd	r22, Y+11	; 0x0b
    459a:	7c 85       	ldd	r23, Y+12	; 0x0c
    459c:	8d 85       	ldd	r24, Y+13	; 0x0d
    459e:	9e 85       	ldd	r25, Y+14	; 0x0e
    45a0:	20 e0       	ldi	r18, 0x00	; 0
    45a2:	30 e0       	ldi	r19, 0x00	; 0
    45a4:	40 e2       	ldi	r20, 0x20	; 32
    45a6:	51 e4       	ldi	r21, 0x41	; 65
    45a8:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    45ac:	dc 01       	movw	r26, r24
    45ae:	cb 01       	movw	r24, r22
    45b0:	bc 01       	movw	r22, r24
    45b2:	cd 01       	movw	r24, r26
    45b4:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    45b8:	dc 01       	movw	r26, r24
    45ba:	cb 01       	movw	r24, r22
    45bc:	9e 83       	std	Y+6, r25	; 0x06
    45be:	8d 83       	std	Y+5, r24	; 0x05
    45c0:	0f c0       	rjmp	.+30     	; 0x45e0 <CLCD_voidWriteCommend+0x3ce>
    45c2:	80 e9       	ldi	r24, 0x90	; 144
    45c4:	91 e0       	ldi	r25, 0x01	; 1
    45c6:	9c 83       	std	Y+4, r25	; 0x04
    45c8:	8b 83       	std	Y+3, r24	; 0x03
    45ca:	8b 81       	ldd	r24, Y+3	; 0x03
    45cc:	9c 81       	ldd	r25, Y+4	; 0x04
    45ce:	01 97       	sbiw	r24, 0x01	; 1
    45d0:	f1 f7       	brne	.-4      	; 0x45ce <CLCD_voidWriteCommend+0x3bc>
    45d2:	9c 83       	std	Y+4, r25	; 0x04
    45d4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    45d6:	8d 81       	ldd	r24, Y+5	; 0x05
    45d8:	9e 81       	ldd	r25, Y+6	; 0x06
    45da:	01 97       	sbiw	r24, 0x01	; 1
    45dc:	9e 83       	std	Y+6, r25	; 0x06
    45de:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    45e0:	8d 81       	ldd	r24, Y+5	; 0x05
    45e2:	9e 81       	ldd	r25, Y+6	; 0x06
    45e4:	00 97       	sbiw	r24, 0x00	; 0
    45e6:	69 f7       	brne	.-38     	; 0x45c2 <CLCD_voidWriteCommend+0x3b0>
    45e8:	14 c0       	rjmp	.+40     	; 0x4612 <CLCD_voidWriteCommend+0x400>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    45ea:	6f 81       	ldd	r22, Y+7	; 0x07
    45ec:	78 85       	ldd	r23, Y+8	; 0x08
    45ee:	89 85       	ldd	r24, Y+9	; 0x09
    45f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    45f2:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    45f6:	dc 01       	movw	r26, r24
    45f8:	cb 01       	movw	r24, r22
    45fa:	9e 83       	std	Y+6, r25	; 0x06
    45fc:	8d 83       	std	Y+5, r24	; 0x05
    45fe:	8d 81       	ldd	r24, Y+5	; 0x05
    4600:	9e 81       	ldd	r25, Y+6	; 0x06
    4602:	9a 83       	std	Y+2, r25	; 0x02
    4604:	89 83       	std	Y+1, r24	; 0x01
    4606:	89 81       	ldd	r24, Y+1	; 0x01
    4608:	9a 81       	ldd	r25, Y+2	; 0x02
    460a:	01 97       	sbiw	r24, 0x01	; 1
    460c:	f1 f7       	brne	.-4      	; 0x460a <CLCD_voidWriteCommend+0x3f8>
    460e:	9a 83       	std	Y+2, r25	; 0x02
    4610:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1);

	#endif


}
    4612:	e9 96       	adiw	r28, 0x39	; 57
    4614:	0f b6       	in	r0, 0x3f	; 63
    4616:	f8 94       	cli
    4618:	de bf       	out	0x3e, r29	; 62
    461a:	0f be       	out	0x3f, r0	; 63
    461c:	cd bf       	out	0x3d, r28	; 61
    461e:	cf 91       	pop	r28
    4620:	df 91       	pop	r29
    4622:	08 95       	ret

00004624 <CLCD_voidWriteData>:

void CLCD_voidWriteData    ( u8 Copy_u8Data    ){
    4624:	df 93       	push	r29
    4626:	cf 93       	push	r28
    4628:	cd b7       	in	r28, 0x3d	; 61
    462a:	de b7       	in	r29, 0x3e	; 62
    462c:	e9 97       	sbiw	r28, 0x39	; 57
    462e:	0f b6       	in	r0, 0x3f	; 63
    4630:	f8 94       	cli
    4632:	de bf       	out	0x3e, r29	; 62
    4634:	0f be       	out	0x3f, r0	; 63
    4636:	cd bf       	out	0x3d, r28	; 61
    4638:	89 af       	std	Y+57, r24	; 0x39

	DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_RS_PIN    , HIGH  );
    463a:	81 e0       	ldi	r24, 0x01	; 1
    463c:	61 e0       	ldi	r22, 0x01	; 1
    463e:	41 e0       	ldi	r20, 0x01	; 1
    4640:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
	DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_RW_PIN    , LOW   );
    4644:	81 e0       	ldi	r24, 0x01	; 1
    4646:	62 e0       	ldi	r22, 0x02	; 2
    4648:	40 e0       	ldi	r20, 0x00	; 0
    464a:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
		_delay_ms(1);


	#elif CLCD_MODE == CLCD_4_BIT_MODE

		DIO_voidSetPortValue( CLCD_DATA_PORT    , Copy_u8Data & 0xF0 );
    464e:	89 ad       	ldd	r24, Y+57	; 0x39
    4650:	98 2f       	mov	r25, r24
    4652:	90 7f       	andi	r25, 0xF0	; 240
    4654:	80 e0       	ldi	r24, 0x00	; 0
    4656:	69 2f       	mov	r22, r25
    4658:	0e 94 ab 16 	call	0x2d56	; 0x2d56 <DIO_voidSetPortValue>

		DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_EN_PIN    , HIGH  );
    465c:	81 e0       	ldi	r24, 0x01	; 1
    465e:	63 e0       	ldi	r22, 0x03	; 3
    4660:	41 e0       	ldi	r20, 0x01	; 1
    4662:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    4666:	80 e0       	ldi	r24, 0x00	; 0
    4668:	90 e0       	ldi	r25, 0x00	; 0
    466a:	a0 e8       	ldi	r26, 0x80	; 128
    466c:	bf e3       	ldi	r27, 0x3F	; 63
    466e:	8d ab       	std	Y+53, r24	; 0x35
    4670:	9e ab       	std	Y+54, r25	; 0x36
    4672:	af ab       	std	Y+55, r26	; 0x37
    4674:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4676:	6d a9       	ldd	r22, Y+53	; 0x35
    4678:	7e a9       	ldd	r23, Y+54	; 0x36
    467a:	8f a9       	ldd	r24, Y+55	; 0x37
    467c:	98 ad       	ldd	r25, Y+56	; 0x38
    467e:	20 e0       	ldi	r18, 0x00	; 0
    4680:	30 e0       	ldi	r19, 0x00	; 0
    4682:	4a e7       	ldi	r20, 0x7A	; 122
    4684:	55 e4       	ldi	r21, 0x45	; 69
    4686:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    468a:	dc 01       	movw	r26, r24
    468c:	cb 01       	movw	r24, r22
    468e:	89 ab       	std	Y+49, r24	; 0x31
    4690:	9a ab       	std	Y+50, r25	; 0x32
    4692:	ab ab       	std	Y+51, r26	; 0x33
    4694:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    4696:	69 a9       	ldd	r22, Y+49	; 0x31
    4698:	7a a9       	ldd	r23, Y+50	; 0x32
    469a:	8b a9       	ldd	r24, Y+51	; 0x33
    469c:	9c a9       	ldd	r25, Y+52	; 0x34
    469e:	20 e0       	ldi	r18, 0x00	; 0
    46a0:	30 e0       	ldi	r19, 0x00	; 0
    46a2:	40 e8       	ldi	r20, 0x80	; 128
    46a4:	5f e3       	ldi	r21, 0x3F	; 63
    46a6:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    46aa:	88 23       	and	r24, r24
    46ac:	2c f4       	brge	.+10     	; 0x46b8 <CLCD_voidWriteData+0x94>
		__ticks = 1;
    46ae:	81 e0       	ldi	r24, 0x01	; 1
    46b0:	90 e0       	ldi	r25, 0x00	; 0
    46b2:	98 ab       	std	Y+48, r25	; 0x30
    46b4:	8f a7       	std	Y+47, r24	; 0x2f
    46b6:	3f c0       	rjmp	.+126    	; 0x4736 <CLCD_voidWriteData+0x112>
	else if (__tmp > 65535)
    46b8:	69 a9       	ldd	r22, Y+49	; 0x31
    46ba:	7a a9       	ldd	r23, Y+50	; 0x32
    46bc:	8b a9       	ldd	r24, Y+51	; 0x33
    46be:	9c a9       	ldd	r25, Y+52	; 0x34
    46c0:	20 e0       	ldi	r18, 0x00	; 0
    46c2:	3f ef       	ldi	r19, 0xFF	; 255
    46c4:	4f e7       	ldi	r20, 0x7F	; 127
    46c6:	57 e4       	ldi	r21, 0x47	; 71
    46c8:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    46cc:	18 16       	cp	r1, r24
    46ce:	4c f5       	brge	.+82     	; 0x4722 <CLCD_voidWriteData+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    46d0:	6d a9       	ldd	r22, Y+53	; 0x35
    46d2:	7e a9       	ldd	r23, Y+54	; 0x36
    46d4:	8f a9       	ldd	r24, Y+55	; 0x37
    46d6:	98 ad       	ldd	r25, Y+56	; 0x38
    46d8:	20 e0       	ldi	r18, 0x00	; 0
    46da:	30 e0       	ldi	r19, 0x00	; 0
    46dc:	40 e2       	ldi	r20, 0x20	; 32
    46de:	51 e4       	ldi	r21, 0x41	; 65
    46e0:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    46e4:	dc 01       	movw	r26, r24
    46e6:	cb 01       	movw	r24, r22
    46e8:	bc 01       	movw	r22, r24
    46ea:	cd 01       	movw	r24, r26
    46ec:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    46f0:	dc 01       	movw	r26, r24
    46f2:	cb 01       	movw	r24, r22
    46f4:	98 ab       	std	Y+48, r25	; 0x30
    46f6:	8f a7       	std	Y+47, r24	; 0x2f
    46f8:	0f c0       	rjmp	.+30     	; 0x4718 <CLCD_voidWriteData+0xf4>
    46fa:	80 e9       	ldi	r24, 0x90	; 144
    46fc:	91 e0       	ldi	r25, 0x01	; 1
    46fe:	9e a7       	std	Y+46, r25	; 0x2e
    4700:	8d a7       	std	Y+45, r24	; 0x2d
    4702:	8d a5       	ldd	r24, Y+45	; 0x2d
    4704:	9e a5       	ldd	r25, Y+46	; 0x2e
    4706:	01 97       	sbiw	r24, 0x01	; 1
    4708:	f1 f7       	brne	.-4      	; 0x4706 <CLCD_voidWriteData+0xe2>
    470a:	9e a7       	std	Y+46, r25	; 0x2e
    470c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    470e:	8f a5       	ldd	r24, Y+47	; 0x2f
    4710:	98 a9       	ldd	r25, Y+48	; 0x30
    4712:	01 97       	sbiw	r24, 0x01	; 1
    4714:	98 ab       	std	Y+48, r25	; 0x30
    4716:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4718:	8f a5       	ldd	r24, Y+47	; 0x2f
    471a:	98 a9       	ldd	r25, Y+48	; 0x30
    471c:	00 97       	sbiw	r24, 0x00	; 0
    471e:	69 f7       	brne	.-38     	; 0x46fa <CLCD_voidWriteData+0xd6>
    4720:	14 c0       	rjmp	.+40     	; 0x474a <CLCD_voidWriteData+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4722:	69 a9       	ldd	r22, Y+49	; 0x31
    4724:	7a a9       	ldd	r23, Y+50	; 0x32
    4726:	8b a9       	ldd	r24, Y+51	; 0x33
    4728:	9c a9       	ldd	r25, Y+52	; 0x34
    472a:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    472e:	dc 01       	movw	r26, r24
    4730:	cb 01       	movw	r24, r22
    4732:	98 ab       	std	Y+48, r25	; 0x30
    4734:	8f a7       	std	Y+47, r24	; 0x2f
    4736:	8f a5       	ldd	r24, Y+47	; 0x2f
    4738:	98 a9       	ldd	r25, Y+48	; 0x30
    473a:	9c a7       	std	Y+44, r25	; 0x2c
    473c:	8b a7       	std	Y+43, r24	; 0x2b
    473e:	8b a5       	ldd	r24, Y+43	; 0x2b
    4740:	9c a5       	ldd	r25, Y+44	; 0x2c
    4742:	01 97       	sbiw	r24, 0x01	; 1
    4744:	f1 f7       	brne	.-4      	; 0x4742 <CLCD_voidWriteData+0x11e>
    4746:	9c a7       	std	Y+44, r25	; 0x2c
    4748:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(1);
		DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_EN_PIN    , LOW   );
    474a:	81 e0       	ldi	r24, 0x01	; 1
    474c:	63 e0       	ldi	r22, 0x03	; 3
    474e:	40 e0       	ldi	r20, 0x00	; 0
    4750:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    4754:	80 e0       	ldi	r24, 0x00	; 0
    4756:	90 e0       	ldi	r25, 0x00	; 0
    4758:	a0 e8       	ldi	r26, 0x80	; 128
    475a:	bf e3       	ldi	r27, 0x3F	; 63
    475c:	8f a3       	std	Y+39, r24	; 0x27
    475e:	98 a7       	std	Y+40, r25	; 0x28
    4760:	a9 a7       	std	Y+41, r26	; 0x29
    4762:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4764:	6f a1       	ldd	r22, Y+39	; 0x27
    4766:	78 a5       	ldd	r23, Y+40	; 0x28
    4768:	89 a5       	ldd	r24, Y+41	; 0x29
    476a:	9a a5       	ldd	r25, Y+42	; 0x2a
    476c:	20 e0       	ldi	r18, 0x00	; 0
    476e:	30 e0       	ldi	r19, 0x00	; 0
    4770:	4a e7       	ldi	r20, 0x7A	; 122
    4772:	55 e4       	ldi	r21, 0x45	; 69
    4774:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4778:	dc 01       	movw	r26, r24
    477a:	cb 01       	movw	r24, r22
    477c:	8b a3       	std	Y+35, r24	; 0x23
    477e:	9c a3       	std	Y+36, r25	; 0x24
    4780:	ad a3       	std	Y+37, r26	; 0x25
    4782:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4784:	6b a1       	ldd	r22, Y+35	; 0x23
    4786:	7c a1       	ldd	r23, Y+36	; 0x24
    4788:	8d a1       	ldd	r24, Y+37	; 0x25
    478a:	9e a1       	ldd	r25, Y+38	; 0x26
    478c:	20 e0       	ldi	r18, 0x00	; 0
    478e:	30 e0       	ldi	r19, 0x00	; 0
    4790:	40 e8       	ldi	r20, 0x80	; 128
    4792:	5f e3       	ldi	r21, 0x3F	; 63
    4794:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4798:	88 23       	and	r24, r24
    479a:	2c f4       	brge	.+10     	; 0x47a6 <CLCD_voidWriteData+0x182>
		__ticks = 1;
    479c:	81 e0       	ldi	r24, 0x01	; 1
    479e:	90 e0       	ldi	r25, 0x00	; 0
    47a0:	9a a3       	std	Y+34, r25	; 0x22
    47a2:	89 a3       	std	Y+33, r24	; 0x21
    47a4:	3f c0       	rjmp	.+126    	; 0x4824 <CLCD_voidWriteData+0x200>
	else if (__tmp > 65535)
    47a6:	6b a1       	ldd	r22, Y+35	; 0x23
    47a8:	7c a1       	ldd	r23, Y+36	; 0x24
    47aa:	8d a1       	ldd	r24, Y+37	; 0x25
    47ac:	9e a1       	ldd	r25, Y+38	; 0x26
    47ae:	20 e0       	ldi	r18, 0x00	; 0
    47b0:	3f ef       	ldi	r19, 0xFF	; 255
    47b2:	4f e7       	ldi	r20, 0x7F	; 127
    47b4:	57 e4       	ldi	r21, 0x47	; 71
    47b6:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    47ba:	18 16       	cp	r1, r24
    47bc:	4c f5       	brge	.+82     	; 0x4810 <CLCD_voidWriteData+0x1ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    47be:	6f a1       	ldd	r22, Y+39	; 0x27
    47c0:	78 a5       	ldd	r23, Y+40	; 0x28
    47c2:	89 a5       	ldd	r24, Y+41	; 0x29
    47c4:	9a a5       	ldd	r25, Y+42	; 0x2a
    47c6:	20 e0       	ldi	r18, 0x00	; 0
    47c8:	30 e0       	ldi	r19, 0x00	; 0
    47ca:	40 e2       	ldi	r20, 0x20	; 32
    47cc:	51 e4       	ldi	r21, 0x41	; 65
    47ce:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    47d2:	dc 01       	movw	r26, r24
    47d4:	cb 01       	movw	r24, r22
    47d6:	bc 01       	movw	r22, r24
    47d8:	cd 01       	movw	r24, r26
    47da:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    47de:	dc 01       	movw	r26, r24
    47e0:	cb 01       	movw	r24, r22
    47e2:	9a a3       	std	Y+34, r25	; 0x22
    47e4:	89 a3       	std	Y+33, r24	; 0x21
    47e6:	0f c0       	rjmp	.+30     	; 0x4806 <CLCD_voidWriteData+0x1e2>
    47e8:	80 e9       	ldi	r24, 0x90	; 144
    47ea:	91 e0       	ldi	r25, 0x01	; 1
    47ec:	98 a3       	std	Y+32, r25	; 0x20
    47ee:	8f 8f       	std	Y+31, r24	; 0x1f
    47f0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    47f2:	98 a1       	ldd	r25, Y+32	; 0x20
    47f4:	01 97       	sbiw	r24, 0x01	; 1
    47f6:	f1 f7       	brne	.-4      	; 0x47f4 <CLCD_voidWriteData+0x1d0>
    47f8:	98 a3       	std	Y+32, r25	; 0x20
    47fa:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    47fc:	89 a1       	ldd	r24, Y+33	; 0x21
    47fe:	9a a1       	ldd	r25, Y+34	; 0x22
    4800:	01 97       	sbiw	r24, 0x01	; 1
    4802:	9a a3       	std	Y+34, r25	; 0x22
    4804:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4806:	89 a1       	ldd	r24, Y+33	; 0x21
    4808:	9a a1       	ldd	r25, Y+34	; 0x22
    480a:	00 97       	sbiw	r24, 0x00	; 0
    480c:	69 f7       	brne	.-38     	; 0x47e8 <CLCD_voidWriteData+0x1c4>
    480e:	14 c0       	rjmp	.+40     	; 0x4838 <CLCD_voidWriteData+0x214>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4810:	6b a1       	ldd	r22, Y+35	; 0x23
    4812:	7c a1       	ldd	r23, Y+36	; 0x24
    4814:	8d a1       	ldd	r24, Y+37	; 0x25
    4816:	9e a1       	ldd	r25, Y+38	; 0x26
    4818:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    481c:	dc 01       	movw	r26, r24
    481e:	cb 01       	movw	r24, r22
    4820:	9a a3       	std	Y+34, r25	; 0x22
    4822:	89 a3       	std	Y+33, r24	; 0x21
    4824:	89 a1       	ldd	r24, Y+33	; 0x21
    4826:	9a a1       	ldd	r25, Y+34	; 0x22
    4828:	9e 8f       	std	Y+30, r25	; 0x1e
    482a:	8d 8f       	std	Y+29, r24	; 0x1d
    482c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    482e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4830:	01 97       	sbiw	r24, 0x01	; 1
    4832:	f1 f7       	brne	.-4      	; 0x4830 <CLCD_voidWriteData+0x20c>
    4834:	9e 8f       	std	Y+30, r25	; 0x1e
    4836:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(1);

		DIO_voidSetPortValue( CLCD_DATA_PORT    , Copy_u8Data << 4 );
    4838:	89 ad       	ldd	r24, Y+57	; 0x39
    483a:	98 2f       	mov	r25, r24
    483c:	92 95       	swap	r25
    483e:	90 7f       	andi	r25, 0xF0	; 240
    4840:	80 e0       	ldi	r24, 0x00	; 0
    4842:	69 2f       	mov	r22, r25
    4844:	0e 94 ab 16 	call	0x2d56	; 0x2d56 <DIO_voidSetPortValue>

		DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_EN_PIN    , HIGH  );
    4848:	81 e0       	ldi	r24, 0x01	; 1
    484a:	63 e0       	ldi	r22, 0x03	; 3
    484c:	41 e0       	ldi	r20, 0x01	; 1
    484e:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    4852:	80 e0       	ldi	r24, 0x00	; 0
    4854:	90 e0       	ldi	r25, 0x00	; 0
    4856:	a0 e8       	ldi	r26, 0x80	; 128
    4858:	bf e3       	ldi	r27, 0x3F	; 63
    485a:	89 8f       	std	Y+25, r24	; 0x19
    485c:	9a 8f       	std	Y+26, r25	; 0x1a
    485e:	ab 8f       	std	Y+27, r26	; 0x1b
    4860:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4862:	69 8d       	ldd	r22, Y+25	; 0x19
    4864:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4866:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4868:	9c 8d       	ldd	r25, Y+28	; 0x1c
    486a:	20 e0       	ldi	r18, 0x00	; 0
    486c:	30 e0       	ldi	r19, 0x00	; 0
    486e:	4a e7       	ldi	r20, 0x7A	; 122
    4870:	55 e4       	ldi	r21, 0x45	; 69
    4872:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4876:	dc 01       	movw	r26, r24
    4878:	cb 01       	movw	r24, r22
    487a:	8d 8b       	std	Y+21, r24	; 0x15
    487c:	9e 8b       	std	Y+22, r25	; 0x16
    487e:	af 8b       	std	Y+23, r26	; 0x17
    4880:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4882:	6d 89       	ldd	r22, Y+21	; 0x15
    4884:	7e 89       	ldd	r23, Y+22	; 0x16
    4886:	8f 89       	ldd	r24, Y+23	; 0x17
    4888:	98 8d       	ldd	r25, Y+24	; 0x18
    488a:	20 e0       	ldi	r18, 0x00	; 0
    488c:	30 e0       	ldi	r19, 0x00	; 0
    488e:	40 e8       	ldi	r20, 0x80	; 128
    4890:	5f e3       	ldi	r21, 0x3F	; 63
    4892:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4896:	88 23       	and	r24, r24
    4898:	2c f4       	brge	.+10     	; 0x48a4 <CLCD_voidWriteData+0x280>
		__ticks = 1;
    489a:	81 e0       	ldi	r24, 0x01	; 1
    489c:	90 e0       	ldi	r25, 0x00	; 0
    489e:	9c 8b       	std	Y+20, r25	; 0x14
    48a0:	8b 8b       	std	Y+19, r24	; 0x13
    48a2:	3f c0       	rjmp	.+126    	; 0x4922 <CLCD_voidWriteData+0x2fe>
	else if (__tmp > 65535)
    48a4:	6d 89       	ldd	r22, Y+21	; 0x15
    48a6:	7e 89       	ldd	r23, Y+22	; 0x16
    48a8:	8f 89       	ldd	r24, Y+23	; 0x17
    48aa:	98 8d       	ldd	r25, Y+24	; 0x18
    48ac:	20 e0       	ldi	r18, 0x00	; 0
    48ae:	3f ef       	ldi	r19, 0xFF	; 255
    48b0:	4f e7       	ldi	r20, 0x7F	; 127
    48b2:	57 e4       	ldi	r21, 0x47	; 71
    48b4:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    48b8:	18 16       	cp	r1, r24
    48ba:	4c f5       	brge	.+82     	; 0x490e <CLCD_voidWriteData+0x2ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    48bc:	69 8d       	ldd	r22, Y+25	; 0x19
    48be:	7a 8d       	ldd	r23, Y+26	; 0x1a
    48c0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    48c2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    48c4:	20 e0       	ldi	r18, 0x00	; 0
    48c6:	30 e0       	ldi	r19, 0x00	; 0
    48c8:	40 e2       	ldi	r20, 0x20	; 32
    48ca:	51 e4       	ldi	r21, 0x41	; 65
    48cc:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    48d0:	dc 01       	movw	r26, r24
    48d2:	cb 01       	movw	r24, r22
    48d4:	bc 01       	movw	r22, r24
    48d6:	cd 01       	movw	r24, r26
    48d8:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    48dc:	dc 01       	movw	r26, r24
    48de:	cb 01       	movw	r24, r22
    48e0:	9c 8b       	std	Y+20, r25	; 0x14
    48e2:	8b 8b       	std	Y+19, r24	; 0x13
    48e4:	0f c0       	rjmp	.+30     	; 0x4904 <CLCD_voidWriteData+0x2e0>
    48e6:	80 e9       	ldi	r24, 0x90	; 144
    48e8:	91 e0       	ldi	r25, 0x01	; 1
    48ea:	9a 8b       	std	Y+18, r25	; 0x12
    48ec:	89 8b       	std	Y+17, r24	; 0x11
    48ee:	89 89       	ldd	r24, Y+17	; 0x11
    48f0:	9a 89       	ldd	r25, Y+18	; 0x12
    48f2:	01 97       	sbiw	r24, 0x01	; 1
    48f4:	f1 f7       	brne	.-4      	; 0x48f2 <CLCD_voidWriteData+0x2ce>
    48f6:	9a 8b       	std	Y+18, r25	; 0x12
    48f8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    48fa:	8b 89       	ldd	r24, Y+19	; 0x13
    48fc:	9c 89       	ldd	r25, Y+20	; 0x14
    48fe:	01 97       	sbiw	r24, 0x01	; 1
    4900:	9c 8b       	std	Y+20, r25	; 0x14
    4902:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4904:	8b 89       	ldd	r24, Y+19	; 0x13
    4906:	9c 89       	ldd	r25, Y+20	; 0x14
    4908:	00 97       	sbiw	r24, 0x00	; 0
    490a:	69 f7       	brne	.-38     	; 0x48e6 <CLCD_voidWriteData+0x2c2>
    490c:	14 c0       	rjmp	.+40     	; 0x4936 <CLCD_voidWriteData+0x312>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    490e:	6d 89       	ldd	r22, Y+21	; 0x15
    4910:	7e 89       	ldd	r23, Y+22	; 0x16
    4912:	8f 89       	ldd	r24, Y+23	; 0x17
    4914:	98 8d       	ldd	r25, Y+24	; 0x18
    4916:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    491a:	dc 01       	movw	r26, r24
    491c:	cb 01       	movw	r24, r22
    491e:	9c 8b       	std	Y+20, r25	; 0x14
    4920:	8b 8b       	std	Y+19, r24	; 0x13
    4922:	8b 89       	ldd	r24, Y+19	; 0x13
    4924:	9c 89       	ldd	r25, Y+20	; 0x14
    4926:	98 8b       	std	Y+16, r25	; 0x10
    4928:	8f 87       	std	Y+15, r24	; 0x0f
    492a:	8f 85       	ldd	r24, Y+15	; 0x0f
    492c:	98 89       	ldd	r25, Y+16	; 0x10
    492e:	01 97       	sbiw	r24, 0x01	; 1
    4930:	f1 f7       	brne	.-4      	; 0x492e <CLCD_voidWriteData+0x30a>
    4932:	98 8b       	std	Y+16, r25	; 0x10
    4934:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1);
		DIO_voidSetPinValue ( CLCD_CONTROL_PORT , CLCD_EN_PIN    , LOW   );
    4936:	81 e0       	ldi	r24, 0x01	; 1
    4938:	63 e0       	ldi	r22, 0x03	; 3
    493a:	40 e0       	ldi	r20, 0x00	; 0
    493c:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    4940:	80 e0       	ldi	r24, 0x00	; 0
    4942:	90 e0       	ldi	r25, 0x00	; 0
    4944:	a0 e8       	ldi	r26, 0x80	; 128
    4946:	bf e3       	ldi	r27, 0x3F	; 63
    4948:	8b 87       	std	Y+11, r24	; 0x0b
    494a:	9c 87       	std	Y+12, r25	; 0x0c
    494c:	ad 87       	std	Y+13, r26	; 0x0d
    494e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4950:	6b 85       	ldd	r22, Y+11	; 0x0b
    4952:	7c 85       	ldd	r23, Y+12	; 0x0c
    4954:	8d 85       	ldd	r24, Y+13	; 0x0d
    4956:	9e 85       	ldd	r25, Y+14	; 0x0e
    4958:	20 e0       	ldi	r18, 0x00	; 0
    495a:	30 e0       	ldi	r19, 0x00	; 0
    495c:	4a e7       	ldi	r20, 0x7A	; 122
    495e:	55 e4       	ldi	r21, 0x45	; 69
    4960:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4964:	dc 01       	movw	r26, r24
    4966:	cb 01       	movw	r24, r22
    4968:	8f 83       	std	Y+7, r24	; 0x07
    496a:	98 87       	std	Y+8, r25	; 0x08
    496c:	a9 87       	std	Y+9, r26	; 0x09
    496e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4970:	6f 81       	ldd	r22, Y+7	; 0x07
    4972:	78 85       	ldd	r23, Y+8	; 0x08
    4974:	89 85       	ldd	r24, Y+9	; 0x09
    4976:	9a 85       	ldd	r25, Y+10	; 0x0a
    4978:	20 e0       	ldi	r18, 0x00	; 0
    497a:	30 e0       	ldi	r19, 0x00	; 0
    497c:	40 e8       	ldi	r20, 0x80	; 128
    497e:	5f e3       	ldi	r21, 0x3F	; 63
    4980:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4984:	88 23       	and	r24, r24
    4986:	2c f4       	brge	.+10     	; 0x4992 <CLCD_voidWriteData+0x36e>
		__ticks = 1;
    4988:	81 e0       	ldi	r24, 0x01	; 1
    498a:	90 e0       	ldi	r25, 0x00	; 0
    498c:	9e 83       	std	Y+6, r25	; 0x06
    498e:	8d 83       	std	Y+5, r24	; 0x05
    4990:	3f c0       	rjmp	.+126    	; 0x4a10 <CLCD_voidWriteData+0x3ec>
	else if (__tmp > 65535)
    4992:	6f 81       	ldd	r22, Y+7	; 0x07
    4994:	78 85       	ldd	r23, Y+8	; 0x08
    4996:	89 85       	ldd	r24, Y+9	; 0x09
    4998:	9a 85       	ldd	r25, Y+10	; 0x0a
    499a:	20 e0       	ldi	r18, 0x00	; 0
    499c:	3f ef       	ldi	r19, 0xFF	; 255
    499e:	4f e7       	ldi	r20, 0x7F	; 127
    49a0:	57 e4       	ldi	r21, 0x47	; 71
    49a2:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    49a6:	18 16       	cp	r1, r24
    49a8:	4c f5       	brge	.+82     	; 0x49fc <CLCD_voidWriteData+0x3d8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    49aa:	6b 85       	ldd	r22, Y+11	; 0x0b
    49ac:	7c 85       	ldd	r23, Y+12	; 0x0c
    49ae:	8d 85       	ldd	r24, Y+13	; 0x0d
    49b0:	9e 85       	ldd	r25, Y+14	; 0x0e
    49b2:	20 e0       	ldi	r18, 0x00	; 0
    49b4:	30 e0       	ldi	r19, 0x00	; 0
    49b6:	40 e2       	ldi	r20, 0x20	; 32
    49b8:	51 e4       	ldi	r21, 0x41	; 65
    49ba:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    49be:	dc 01       	movw	r26, r24
    49c0:	cb 01       	movw	r24, r22
    49c2:	bc 01       	movw	r22, r24
    49c4:	cd 01       	movw	r24, r26
    49c6:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    49ca:	dc 01       	movw	r26, r24
    49cc:	cb 01       	movw	r24, r22
    49ce:	9e 83       	std	Y+6, r25	; 0x06
    49d0:	8d 83       	std	Y+5, r24	; 0x05
    49d2:	0f c0       	rjmp	.+30     	; 0x49f2 <CLCD_voidWriteData+0x3ce>
    49d4:	80 e9       	ldi	r24, 0x90	; 144
    49d6:	91 e0       	ldi	r25, 0x01	; 1
    49d8:	9c 83       	std	Y+4, r25	; 0x04
    49da:	8b 83       	std	Y+3, r24	; 0x03
    49dc:	8b 81       	ldd	r24, Y+3	; 0x03
    49de:	9c 81       	ldd	r25, Y+4	; 0x04
    49e0:	01 97       	sbiw	r24, 0x01	; 1
    49e2:	f1 f7       	brne	.-4      	; 0x49e0 <CLCD_voidWriteData+0x3bc>
    49e4:	9c 83       	std	Y+4, r25	; 0x04
    49e6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    49e8:	8d 81       	ldd	r24, Y+5	; 0x05
    49ea:	9e 81       	ldd	r25, Y+6	; 0x06
    49ec:	01 97       	sbiw	r24, 0x01	; 1
    49ee:	9e 83       	std	Y+6, r25	; 0x06
    49f0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    49f2:	8d 81       	ldd	r24, Y+5	; 0x05
    49f4:	9e 81       	ldd	r25, Y+6	; 0x06
    49f6:	00 97       	sbiw	r24, 0x00	; 0
    49f8:	69 f7       	brne	.-38     	; 0x49d4 <CLCD_voidWriteData+0x3b0>
    49fa:	14 c0       	rjmp	.+40     	; 0x4a24 <CLCD_voidWriteData+0x400>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    49fc:	6f 81       	ldd	r22, Y+7	; 0x07
    49fe:	78 85       	ldd	r23, Y+8	; 0x08
    4a00:	89 85       	ldd	r24, Y+9	; 0x09
    4a02:	9a 85       	ldd	r25, Y+10	; 0x0a
    4a04:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    4a08:	dc 01       	movw	r26, r24
    4a0a:	cb 01       	movw	r24, r22
    4a0c:	9e 83       	std	Y+6, r25	; 0x06
    4a0e:	8d 83       	std	Y+5, r24	; 0x05
    4a10:	8d 81       	ldd	r24, Y+5	; 0x05
    4a12:	9e 81       	ldd	r25, Y+6	; 0x06
    4a14:	9a 83       	std	Y+2, r25	; 0x02
    4a16:	89 83       	std	Y+1, r24	; 0x01
    4a18:	89 81       	ldd	r24, Y+1	; 0x01
    4a1a:	9a 81       	ldd	r25, Y+2	; 0x02
    4a1c:	01 97       	sbiw	r24, 0x01	; 1
    4a1e:	f1 f7       	brne	.-4      	; 0x4a1c <CLCD_voidWriteData+0x3f8>
    4a20:	9a 83       	std	Y+2, r25	; 0x02
    4a22:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1);

	#endif


}
    4a24:	e9 96       	adiw	r28, 0x39	; 57
    4a26:	0f b6       	in	r0, 0x3f	; 63
    4a28:	f8 94       	cli
    4a2a:	de bf       	out	0x3e, r29	; 62
    4a2c:	0f be       	out	0x3f, r0	; 63
    4a2e:	cd bf       	out	0x3d, r28	; 61
    4a30:	cf 91       	pop	r28
    4a32:	df 91       	pop	r29
    4a34:	08 95       	ret

00004a36 <CLCD_voidWriteString>:

void CLCD_voidWriteString  ( u8 * Copy_u8ptrString ){
    4a36:	df 93       	push	r29
    4a38:	cf 93       	push	r28
    4a3a:	00 d0       	rcall	.+0      	; 0x4a3c <CLCD_voidWriteString+0x6>
    4a3c:	0f 92       	push	r0
    4a3e:	cd b7       	in	r28, 0x3d	; 61
    4a40:	de b7       	in	r29, 0x3e	; 62
    4a42:	9b 83       	std	Y+3, r25	; 0x03
    4a44:	8a 83       	std	Y+2, r24	; 0x02

	u8 LOC_u8Iterator = 0 ;
    4a46:	19 82       	std	Y+1, r1	; 0x01
    4a48:	0e c0       	rjmp	.+28     	; 0x4a66 <CLCD_voidWriteString+0x30>

	while( Copy_u8ptrString[ LOC_u8Iterator ] != '\0' ){

		CLCD_voidWriteData( Copy_u8ptrString[ LOC_u8Iterator ] );
    4a4a:	89 81       	ldd	r24, Y+1	; 0x01
    4a4c:	28 2f       	mov	r18, r24
    4a4e:	30 e0       	ldi	r19, 0x00	; 0
    4a50:	8a 81       	ldd	r24, Y+2	; 0x02
    4a52:	9b 81       	ldd	r25, Y+3	; 0x03
    4a54:	fc 01       	movw	r30, r24
    4a56:	e2 0f       	add	r30, r18
    4a58:	f3 1f       	adc	r31, r19
    4a5a:	80 81       	ld	r24, Z
    4a5c:	0e 94 12 23 	call	0x4624	; 0x4624 <CLCD_voidWriteData>
		LOC_u8Iterator++;
    4a60:	89 81       	ldd	r24, Y+1	; 0x01
    4a62:	8f 5f       	subi	r24, 0xFF	; 255
    4a64:	89 83       	std	Y+1, r24	; 0x01

void CLCD_voidWriteString  ( u8 * Copy_u8ptrString ){

	u8 LOC_u8Iterator = 0 ;

	while( Copy_u8ptrString[ LOC_u8Iterator ] != '\0' ){
    4a66:	89 81       	ldd	r24, Y+1	; 0x01
    4a68:	28 2f       	mov	r18, r24
    4a6a:	30 e0       	ldi	r19, 0x00	; 0
    4a6c:	8a 81       	ldd	r24, Y+2	; 0x02
    4a6e:	9b 81       	ldd	r25, Y+3	; 0x03
    4a70:	fc 01       	movw	r30, r24
    4a72:	e2 0f       	add	r30, r18
    4a74:	f3 1f       	adc	r31, r19
    4a76:	80 81       	ld	r24, Z
    4a78:	88 23       	and	r24, r24
    4a7a:	39 f7       	brne	.-50     	; 0x4a4a <CLCD_voidWriteString+0x14>
		CLCD_voidWriteData( Copy_u8ptrString[ LOC_u8Iterator ] );
		LOC_u8Iterator++;

	}

}
    4a7c:	0f 90       	pop	r0
    4a7e:	0f 90       	pop	r0
    4a80:	0f 90       	pop	r0
    4a82:	cf 91       	pop	r28
    4a84:	df 91       	pop	r29
    4a86:	08 95       	ret

00004a88 <CLCD_voidSetPosition>:

void CLCD_voidSetPosition  ( u8 Copy_u8Row , u8 Copy_u8Col ){
    4a88:	df 93       	push	r29
    4a8a:	cf 93       	push	r28
    4a8c:	00 d0       	rcall	.+0      	; 0x4a8e <CLCD_voidSetPosition+0x6>
    4a8e:	cd b7       	in	r28, 0x3d	; 61
    4a90:	de b7       	in	r29, 0x3e	; 62
    4a92:	89 83       	std	Y+1, r24	; 0x01
    4a94:	6a 83       	std	Y+2, r22	; 0x02

	if( Copy_u8Row == CLCD_ROW_1 ){
    4a96:	89 81       	ldd	r24, Y+1	; 0x01
    4a98:	81 30       	cpi	r24, 0x01	; 1
    4a9a:	29 f4       	brne	.+10     	; 0x4aa6 <CLCD_voidSetPosition+0x1e>

		CLCD_voidWriteCommend( CLCD_SET_DDRAM_ADDRESS_COMMEDN + ( Copy_u8Col - 1 ) );
    4a9c:	8a 81       	ldd	r24, Y+2	; 0x02
    4a9e:	81 58       	subi	r24, 0x81	; 129
    4aa0:	0e 94 09 21 	call	0x4212	; 0x4212 <CLCD_voidWriteCommend>
    4aa4:	07 c0       	rjmp	.+14     	; 0x4ab4 <CLCD_voidSetPosition+0x2c>

	}else if( Copy_u8Row  == CLCD_ROW_2 ){
    4aa6:	89 81       	ldd	r24, Y+1	; 0x01
    4aa8:	82 30       	cpi	r24, 0x02	; 2
    4aaa:	21 f4       	brne	.+8      	; 0x4ab4 <CLCD_voidSetPosition+0x2c>

		CLCD_voidWriteCommend( CLCD_SET_DDRAM_ADDRESS_COMMEDN + 64 + ( Copy_u8Col - 1 ) );
    4aac:	8a 81       	ldd	r24, Y+2	; 0x02
    4aae:	81 54       	subi	r24, 0x41	; 65
    4ab0:	0e 94 09 21 	call	0x4212	; 0x4212 <CLCD_voidWriteCommend>

	}

}
    4ab4:	0f 90       	pop	r0
    4ab6:	0f 90       	pop	r0
    4ab8:	cf 91       	pop	r28
    4aba:	df 91       	pop	r29
    4abc:	08 95       	ret

00004abe <CLCD_voidWriteNumber>:


void CLCD_voidWriteNumber  ( u64 Copy_u8Number ){
    4abe:	af 92       	push	r10
    4ac0:	bf 92       	push	r11
    4ac2:	cf 92       	push	r12
    4ac4:	df 92       	push	r13
    4ac6:	ef 92       	push	r14
    4ac8:	ff 92       	push	r15
    4aca:	0f 93       	push	r16
    4acc:	1f 93       	push	r17
    4ace:	df 93       	push	r29
    4ad0:	cf 93       	push	r28
    4ad2:	cd b7       	in	r28, 0x3d	; 61
    4ad4:	de b7       	in	r29, 0x3e	; 62
    4ad6:	c6 56       	subi	r28, 0x66	; 102
    4ad8:	d0 40       	sbci	r29, 0x00	; 0
    4ada:	0f b6       	in	r0, 0x3f	; 63
    4adc:	f8 94       	cli
    4ade:	de bf       	out	0x3e, r29	; 62
    4ae0:	0f be       	out	0x3f, r0	; 63
    4ae2:	cd bf       	out	0x3d, r28	; 61
    4ae4:	29 87       	std	Y+9, r18	; 0x09
    4ae6:	3a 87       	std	Y+10, r19	; 0x0a
    4ae8:	4b 87       	std	Y+11, r20	; 0x0b
    4aea:	5c 87       	std	Y+12, r21	; 0x0c
    4aec:	6d 87       	std	Y+13, r22	; 0x0d
    4aee:	7e 87       	std	Y+14, r23	; 0x0e
    4af0:	8f 87       	std	Y+15, r24	; 0x0f
    4af2:	98 8b       	std	Y+16, r25	; 0x10

	u64 LOC_u64Reversed = 1 ;
    4af4:	81 e0       	ldi	r24, 0x01	; 1
    4af6:	89 83       	std	Y+1, r24	; 0x01
    4af8:	1a 82       	std	Y+2, r1	; 0x02
    4afa:	1b 82       	std	Y+3, r1	; 0x03
    4afc:	1c 82       	std	Y+4, r1	; 0x04
    4afe:	1d 82       	std	Y+5, r1	; 0x05
    4b00:	1e 82       	std	Y+6, r1	; 0x06
    4b02:	1f 82       	std	Y+7, r1	; 0x07
    4b04:	18 86       	std	Y+8, r1	; 0x08

	if( Copy_u8Number == 0 ){ CLCD_voidWriteData('0'); }
    4b06:	89 85       	ldd	r24, Y+9	; 0x09
    4b08:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b0a:	89 2b       	or	r24, r25
    4b0c:	9b 85       	ldd	r25, Y+11	; 0x0b
    4b0e:	89 2b       	or	r24, r25
    4b10:	9c 85       	ldd	r25, Y+12	; 0x0c
    4b12:	89 2b       	or	r24, r25
    4b14:	9d 85       	ldd	r25, Y+13	; 0x0d
    4b16:	89 2b       	or	r24, r25
    4b18:	9e 85       	ldd	r25, Y+14	; 0x0e
    4b1a:	89 2b       	or	r24, r25
    4b1c:	9f 85       	ldd	r25, Y+15	; 0x0f
    4b1e:	89 2b       	or	r24, r25
    4b20:	98 89       	ldd	r25, Y+16	; 0x10
    4b22:	89 2b       	or	r24, r25
    4b24:	88 23       	and	r24, r24
    4b26:	09 f0       	breq	.+2      	; 0x4b2a <CLCD_voidWriteNumber+0x6c>
    4b28:	62 c3       	rjmp	.+1732   	; 0x51ee <CLCD_voidWriteNumber+0x730>
    4b2a:	80 e3       	ldi	r24, 0x30	; 48
    4b2c:	0e 94 12 23 	call	0x4624	; 0x4624 <CLCD_voidWriteData>
    4b30:	5e c3       	rjmp	.+1724   	; 0x51ee <CLCD_voidWriteNumber+0x730>

	while( Copy_u8Number != 0 ){

		LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u8Number % 10 ) ;
    4b32:	29 81       	ldd	r18, Y+1	; 0x01
    4b34:	3a 81       	ldd	r19, Y+2	; 0x02
    4b36:	4b 81       	ldd	r20, Y+3	; 0x03
    4b38:	5c 81       	ldd	r21, Y+4	; 0x04
    4b3a:	6d 81       	ldd	r22, Y+5	; 0x05
    4b3c:	7e 81       	ldd	r23, Y+6	; 0x06
    4b3e:	8f 81       	ldd	r24, Y+7	; 0x07
    4b40:	98 85       	ldd	r25, Y+8	; 0x08
    4b42:	a2 2e       	mov	r10, r18
    4b44:	b3 2e       	mov	r11, r19
    4b46:	c4 2e       	mov	r12, r20
    4b48:	d5 2e       	mov	r13, r21
    4b4a:	e6 2e       	mov	r14, r22
    4b4c:	f7 2e       	mov	r15, r23
    4b4e:	08 2f       	mov	r16, r24
    4b50:	19 2f       	mov	r17, r25
    4b52:	2a 2d       	mov	r18, r10
    4b54:	3b 2d       	mov	r19, r11
    4b56:	4c 2d       	mov	r20, r12
    4b58:	5d 2d       	mov	r21, r13
    4b5a:	6e 2d       	mov	r22, r14
    4b5c:	7f 2d       	mov	r23, r15
    4b5e:	80 2f       	mov	r24, r16
    4b60:	91 2f       	mov	r25, r17
    4b62:	01 e0       	ldi	r16, 0x01	; 1
    4b64:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    4b68:	29 a3       	std	Y+33, r18	; 0x21
    4b6a:	3a a3       	std	Y+34, r19	; 0x22
    4b6c:	4b a3       	std	Y+35, r20	; 0x23
    4b6e:	5c a3       	std	Y+36, r21	; 0x24
    4b70:	6d a3       	std	Y+37, r22	; 0x25
    4b72:	7e a3       	std	Y+38, r23	; 0x26
    4b74:	8f a3       	std	Y+39, r24	; 0x27
    4b76:	98 a7       	std	Y+40, r25	; 0x28
    4b78:	29 a1       	ldd	r18, Y+33	; 0x21
    4b7a:	3a a1       	ldd	r19, Y+34	; 0x22
    4b7c:	4b a1       	ldd	r20, Y+35	; 0x23
    4b7e:	5c a1       	ldd	r21, Y+36	; 0x24
    4b80:	6d a1       	ldd	r22, Y+37	; 0x25
    4b82:	7e a1       	ldd	r23, Y+38	; 0x26
    4b84:	8f a1       	ldd	r24, Y+39	; 0x27
    4b86:	98 a5       	ldd	r25, Y+40	; 0x28
    4b88:	02 e0       	ldi	r16, 0x02	; 2
    4b8a:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    4b8e:	29 a7       	std	Y+41, r18	; 0x29
    4b90:	3a a7       	std	Y+42, r19	; 0x2a
    4b92:	4b a7       	std	Y+43, r20	; 0x2b
    4b94:	5c a7       	std	Y+44, r21	; 0x2c
    4b96:	6d a7       	std	Y+45, r22	; 0x2d
    4b98:	7e a7       	std	Y+46, r23	; 0x2e
    4b9a:	8f a7       	std	Y+47, r24	; 0x2f
    4b9c:	98 ab       	std	Y+48, r25	; 0x30
    4b9e:	89 a1       	ldd	r24, Y+33	; 0x21
    4ba0:	99 a5       	ldd	r25, Y+41	; 0x29
    4ba2:	89 0f       	add	r24, r25
    4ba4:	89 ab       	std	Y+49, r24	; 0x31
    4ba6:	81 e0       	ldi	r24, 0x01	; 1
    4ba8:	89 af       	std	Y+57, r24	; 0x39
    4baa:	99 a9       	ldd	r25, Y+49	; 0x31
    4bac:	89 a1       	ldd	r24, Y+33	; 0x21
    4bae:	98 17       	cp	r25, r24
    4bb0:	08 f0       	brcs	.+2      	; 0x4bb4 <CLCD_voidWriteNumber+0xf6>
    4bb2:	19 ae       	std	Y+57, r1	; 0x39
    4bb4:	9a a1       	ldd	r25, Y+34	; 0x22
    4bb6:	8a a5       	ldd	r24, Y+42	; 0x2a
    4bb8:	98 0f       	add	r25, r24
    4bba:	9a ab       	std	Y+50, r25	; 0x32
    4bbc:	91 e0       	ldi	r25, 0x01	; 1
    4bbe:	9a af       	std	Y+58, r25	; 0x3a
    4bc0:	8a a9       	ldd	r24, Y+50	; 0x32
    4bc2:	9a a1       	ldd	r25, Y+34	; 0x22
    4bc4:	89 17       	cp	r24, r25
    4bc6:	08 f0       	brcs	.+2      	; 0x4bca <CLCD_voidWriteNumber+0x10c>
    4bc8:	1a ae       	std	Y+58, r1	; 0x3a
    4bca:	89 ad       	ldd	r24, Y+57	; 0x39
    4bcc:	9a a9       	ldd	r25, Y+50	; 0x32
    4bce:	89 0f       	add	r24, r25
    4bd0:	8b af       	std	Y+59, r24	; 0x3b
    4bd2:	81 e0       	ldi	r24, 0x01	; 1
    4bd4:	8c af       	std	Y+60, r24	; 0x3c
    4bd6:	9b ad       	ldd	r25, Y+59	; 0x3b
    4bd8:	8a a9       	ldd	r24, Y+50	; 0x32
    4bda:	98 17       	cp	r25, r24
    4bdc:	08 f0       	brcs	.+2      	; 0x4be0 <CLCD_voidWriteNumber+0x122>
    4bde:	1c ae       	std	Y+60, r1	; 0x3c
    4be0:	9a ad       	ldd	r25, Y+58	; 0x3a
    4be2:	8c ad       	ldd	r24, Y+60	; 0x3c
    4be4:	98 2b       	or	r25, r24
    4be6:	9a af       	std	Y+58, r25	; 0x3a
    4be8:	9b ad       	ldd	r25, Y+59	; 0x3b
    4bea:	9a ab       	std	Y+50, r25	; 0x32
    4bec:	8b a1       	ldd	r24, Y+35	; 0x23
    4bee:	9b a5       	ldd	r25, Y+43	; 0x2b
    4bf0:	89 0f       	add	r24, r25
    4bf2:	8b ab       	std	Y+51, r24	; 0x33
    4bf4:	81 e0       	ldi	r24, 0x01	; 1
    4bf6:	8d af       	std	Y+61, r24	; 0x3d
    4bf8:	9b a9       	ldd	r25, Y+51	; 0x33
    4bfa:	8b a1       	ldd	r24, Y+35	; 0x23
    4bfc:	98 17       	cp	r25, r24
    4bfe:	08 f0       	brcs	.+2      	; 0x4c02 <CLCD_voidWriteNumber+0x144>
    4c00:	1d ae       	std	Y+61, r1	; 0x3d
    4c02:	9a ad       	ldd	r25, Y+58	; 0x3a
    4c04:	8b a9       	ldd	r24, Y+51	; 0x33
    4c06:	98 0f       	add	r25, r24
    4c08:	9e af       	std	Y+62, r25	; 0x3e
    4c0a:	91 e0       	ldi	r25, 0x01	; 1
    4c0c:	9f af       	std	Y+63, r25	; 0x3f
    4c0e:	8e ad       	ldd	r24, Y+62	; 0x3e
    4c10:	9b a9       	ldd	r25, Y+51	; 0x33
    4c12:	89 17       	cp	r24, r25
    4c14:	08 f0       	brcs	.+2      	; 0x4c18 <CLCD_voidWriteNumber+0x15a>
    4c16:	1f ae       	std	Y+63, r1	; 0x3f
    4c18:	8d ad       	ldd	r24, Y+61	; 0x3d
    4c1a:	9f ad       	ldd	r25, Y+63	; 0x3f
    4c1c:	89 2b       	or	r24, r25
    4c1e:	8d af       	std	Y+61, r24	; 0x3d
    4c20:	8e ad       	ldd	r24, Y+62	; 0x3e
    4c22:	8b ab       	std	Y+51, r24	; 0x33
    4c24:	9c a1       	ldd	r25, Y+36	; 0x24
    4c26:	8c a5       	ldd	r24, Y+44	; 0x2c
    4c28:	98 0f       	add	r25, r24
    4c2a:	9c ab       	std	Y+52, r25	; 0x34
    4c2c:	91 e0       	ldi	r25, 0x01	; 1
    4c2e:	21 96       	adiw	r28, 0x01	; 1
    4c30:	9f af       	std	Y+63, r25	; 0x3f
    4c32:	21 97       	sbiw	r28, 0x01	; 1
    4c34:	8c a9       	ldd	r24, Y+52	; 0x34
    4c36:	9c a1       	ldd	r25, Y+36	; 0x24
    4c38:	89 17       	cp	r24, r25
    4c3a:	18 f0       	brcs	.+6      	; 0x4c42 <CLCD_voidWriteNumber+0x184>
    4c3c:	21 96       	adiw	r28, 0x01	; 1
    4c3e:	1f ae       	std	Y+63, r1	; 0x3f
    4c40:	21 97       	sbiw	r28, 0x01	; 1
    4c42:	8d ad       	ldd	r24, Y+61	; 0x3d
    4c44:	9c a9       	ldd	r25, Y+52	; 0x34
    4c46:	89 0f       	add	r24, r25
    4c48:	22 96       	adiw	r28, 0x02	; 2
    4c4a:	8f af       	std	Y+63, r24	; 0x3f
    4c4c:	22 97       	sbiw	r28, 0x02	; 2
    4c4e:	81 e0       	ldi	r24, 0x01	; 1
    4c50:	23 96       	adiw	r28, 0x03	; 3
    4c52:	8f af       	std	Y+63, r24	; 0x3f
    4c54:	23 97       	sbiw	r28, 0x03	; 3
    4c56:	22 96       	adiw	r28, 0x02	; 2
    4c58:	9f ad       	ldd	r25, Y+63	; 0x3f
    4c5a:	22 97       	sbiw	r28, 0x02	; 2
    4c5c:	8c a9       	ldd	r24, Y+52	; 0x34
    4c5e:	98 17       	cp	r25, r24
    4c60:	18 f0       	brcs	.+6      	; 0x4c68 <CLCD_voidWriteNumber+0x1aa>
    4c62:	23 96       	adiw	r28, 0x03	; 3
    4c64:	1f ae       	std	Y+63, r1	; 0x3f
    4c66:	23 97       	sbiw	r28, 0x03	; 3
    4c68:	21 96       	adiw	r28, 0x01	; 1
    4c6a:	9f ad       	ldd	r25, Y+63	; 0x3f
    4c6c:	21 97       	sbiw	r28, 0x01	; 1
    4c6e:	23 96       	adiw	r28, 0x03	; 3
    4c70:	8f ad       	ldd	r24, Y+63	; 0x3f
    4c72:	23 97       	sbiw	r28, 0x03	; 3
    4c74:	98 2b       	or	r25, r24
    4c76:	21 96       	adiw	r28, 0x01	; 1
    4c78:	9f af       	std	Y+63, r25	; 0x3f
    4c7a:	21 97       	sbiw	r28, 0x01	; 1
    4c7c:	22 96       	adiw	r28, 0x02	; 2
    4c7e:	9f ad       	ldd	r25, Y+63	; 0x3f
    4c80:	22 97       	sbiw	r28, 0x02	; 2
    4c82:	9c ab       	std	Y+52, r25	; 0x34
    4c84:	8d a1       	ldd	r24, Y+37	; 0x25
    4c86:	9d a5       	ldd	r25, Y+45	; 0x2d
    4c88:	89 0f       	add	r24, r25
    4c8a:	8d ab       	std	Y+53, r24	; 0x35
    4c8c:	81 e0       	ldi	r24, 0x01	; 1
    4c8e:	24 96       	adiw	r28, 0x04	; 4
    4c90:	8f af       	std	Y+63, r24	; 0x3f
    4c92:	24 97       	sbiw	r28, 0x04	; 4
    4c94:	9d a9       	ldd	r25, Y+53	; 0x35
    4c96:	8d a1       	ldd	r24, Y+37	; 0x25
    4c98:	98 17       	cp	r25, r24
    4c9a:	18 f0       	brcs	.+6      	; 0x4ca2 <CLCD_voidWriteNumber+0x1e4>
    4c9c:	24 96       	adiw	r28, 0x04	; 4
    4c9e:	1f ae       	std	Y+63, r1	; 0x3f
    4ca0:	24 97       	sbiw	r28, 0x04	; 4
    4ca2:	21 96       	adiw	r28, 0x01	; 1
    4ca4:	9f ad       	ldd	r25, Y+63	; 0x3f
    4ca6:	21 97       	sbiw	r28, 0x01	; 1
    4ca8:	8d a9       	ldd	r24, Y+53	; 0x35
    4caa:	98 0f       	add	r25, r24
    4cac:	25 96       	adiw	r28, 0x05	; 5
    4cae:	9f af       	std	Y+63, r25	; 0x3f
    4cb0:	25 97       	sbiw	r28, 0x05	; 5
    4cb2:	91 e0       	ldi	r25, 0x01	; 1
    4cb4:	26 96       	adiw	r28, 0x06	; 6
    4cb6:	9f af       	std	Y+63, r25	; 0x3f
    4cb8:	26 97       	sbiw	r28, 0x06	; 6
    4cba:	25 96       	adiw	r28, 0x05	; 5
    4cbc:	8f ad       	ldd	r24, Y+63	; 0x3f
    4cbe:	25 97       	sbiw	r28, 0x05	; 5
    4cc0:	9d a9       	ldd	r25, Y+53	; 0x35
    4cc2:	89 17       	cp	r24, r25
    4cc4:	18 f0       	brcs	.+6      	; 0x4ccc <CLCD_voidWriteNumber+0x20e>
    4cc6:	26 96       	adiw	r28, 0x06	; 6
    4cc8:	1f ae       	std	Y+63, r1	; 0x3f
    4cca:	26 97       	sbiw	r28, 0x06	; 6
    4ccc:	24 96       	adiw	r28, 0x04	; 4
    4cce:	8f ad       	ldd	r24, Y+63	; 0x3f
    4cd0:	24 97       	sbiw	r28, 0x04	; 4
    4cd2:	26 96       	adiw	r28, 0x06	; 6
    4cd4:	9f ad       	ldd	r25, Y+63	; 0x3f
    4cd6:	26 97       	sbiw	r28, 0x06	; 6
    4cd8:	89 2b       	or	r24, r25
    4cda:	24 96       	adiw	r28, 0x04	; 4
    4cdc:	8f af       	std	Y+63, r24	; 0x3f
    4cde:	24 97       	sbiw	r28, 0x04	; 4
    4ce0:	25 96       	adiw	r28, 0x05	; 5
    4ce2:	8f ad       	ldd	r24, Y+63	; 0x3f
    4ce4:	25 97       	sbiw	r28, 0x05	; 5
    4ce6:	8d ab       	std	Y+53, r24	; 0x35
    4ce8:	9e a1       	ldd	r25, Y+38	; 0x26
    4cea:	8e a5       	ldd	r24, Y+46	; 0x2e
    4cec:	98 0f       	add	r25, r24
    4cee:	9e ab       	std	Y+54, r25	; 0x36
    4cf0:	91 e0       	ldi	r25, 0x01	; 1
    4cf2:	27 96       	adiw	r28, 0x07	; 7
    4cf4:	9f af       	std	Y+63, r25	; 0x3f
    4cf6:	27 97       	sbiw	r28, 0x07	; 7
    4cf8:	8e a9       	ldd	r24, Y+54	; 0x36
    4cfa:	9e a1       	ldd	r25, Y+38	; 0x26
    4cfc:	89 17       	cp	r24, r25
    4cfe:	18 f0       	brcs	.+6      	; 0x4d06 <CLCD_voidWriteNumber+0x248>
    4d00:	27 96       	adiw	r28, 0x07	; 7
    4d02:	1f ae       	std	Y+63, r1	; 0x3f
    4d04:	27 97       	sbiw	r28, 0x07	; 7
    4d06:	24 96       	adiw	r28, 0x04	; 4
    4d08:	8f ad       	ldd	r24, Y+63	; 0x3f
    4d0a:	24 97       	sbiw	r28, 0x04	; 4
    4d0c:	9e a9       	ldd	r25, Y+54	; 0x36
    4d0e:	89 0f       	add	r24, r25
    4d10:	28 96       	adiw	r28, 0x08	; 8
    4d12:	8f af       	std	Y+63, r24	; 0x3f
    4d14:	28 97       	sbiw	r28, 0x08	; 8
    4d16:	81 e0       	ldi	r24, 0x01	; 1
    4d18:	29 96       	adiw	r28, 0x09	; 9
    4d1a:	8f af       	std	Y+63, r24	; 0x3f
    4d1c:	29 97       	sbiw	r28, 0x09	; 9
    4d1e:	28 96       	adiw	r28, 0x08	; 8
    4d20:	9f ad       	ldd	r25, Y+63	; 0x3f
    4d22:	28 97       	sbiw	r28, 0x08	; 8
    4d24:	8e a9       	ldd	r24, Y+54	; 0x36
    4d26:	98 17       	cp	r25, r24
    4d28:	18 f0       	brcs	.+6      	; 0x4d30 <CLCD_voidWriteNumber+0x272>
    4d2a:	29 96       	adiw	r28, 0x09	; 9
    4d2c:	1f ae       	std	Y+63, r1	; 0x3f
    4d2e:	29 97       	sbiw	r28, 0x09	; 9
    4d30:	27 96       	adiw	r28, 0x07	; 7
    4d32:	9f ad       	ldd	r25, Y+63	; 0x3f
    4d34:	27 97       	sbiw	r28, 0x07	; 7
    4d36:	29 96       	adiw	r28, 0x09	; 9
    4d38:	8f ad       	ldd	r24, Y+63	; 0x3f
    4d3a:	29 97       	sbiw	r28, 0x09	; 9
    4d3c:	98 2b       	or	r25, r24
    4d3e:	27 96       	adiw	r28, 0x07	; 7
    4d40:	9f af       	std	Y+63, r25	; 0x3f
    4d42:	27 97       	sbiw	r28, 0x07	; 7
    4d44:	28 96       	adiw	r28, 0x08	; 8
    4d46:	9f ad       	ldd	r25, Y+63	; 0x3f
    4d48:	28 97       	sbiw	r28, 0x08	; 8
    4d4a:	9e ab       	std	Y+54, r25	; 0x36
    4d4c:	8f a1       	ldd	r24, Y+39	; 0x27
    4d4e:	9f a5       	ldd	r25, Y+47	; 0x2f
    4d50:	89 0f       	add	r24, r25
    4d52:	8f ab       	std	Y+55, r24	; 0x37
    4d54:	81 e0       	ldi	r24, 0x01	; 1
    4d56:	2a 96       	adiw	r28, 0x0a	; 10
    4d58:	8f af       	std	Y+63, r24	; 0x3f
    4d5a:	2a 97       	sbiw	r28, 0x0a	; 10
    4d5c:	9f a9       	ldd	r25, Y+55	; 0x37
    4d5e:	8f a1       	ldd	r24, Y+39	; 0x27
    4d60:	98 17       	cp	r25, r24
    4d62:	18 f0       	brcs	.+6      	; 0x4d6a <CLCD_voidWriteNumber+0x2ac>
    4d64:	2a 96       	adiw	r28, 0x0a	; 10
    4d66:	1f ae       	std	Y+63, r1	; 0x3f
    4d68:	2a 97       	sbiw	r28, 0x0a	; 10
    4d6a:	27 96       	adiw	r28, 0x07	; 7
    4d6c:	9f ad       	ldd	r25, Y+63	; 0x3f
    4d6e:	27 97       	sbiw	r28, 0x07	; 7
    4d70:	8f a9       	ldd	r24, Y+55	; 0x37
    4d72:	98 0f       	add	r25, r24
    4d74:	2b 96       	adiw	r28, 0x0b	; 11
    4d76:	9f af       	std	Y+63, r25	; 0x3f
    4d78:	2b 97       	sbiw	r28, 0x0b	; 11
    4d7a:	91 e0       	ldi	r25, 0x01	; 1
    4d7c:	2c 96       	adiw	r28, 0x0c	; 12
    4d7e:	9f af       	std	Y+63, r25	; 0x3f
    4d80:	2c 97       	sbiw	r28, 0x0c	; 12
    4d82:	2b 96       	adiw	r28, 0x0b	; 11
    4d84:	8f ad       	ldd	r24, Y+63	; 0x3f
    4d86:	2b 97       	sbiw	r28, 0x0b	; 11
    4d88:	9f a9       	ldd	r25, Y+55	; 0x37
    4d8a:	89 17       	cp	r24, r25
    4d8c:	18 f0       	brcs	.+6      	; 0x4d94 <CLCD_voidWriteNumber+0x2d6>
    4d8e:	2c 96       	adiw	r28, 0x0c	; 12
    4d90:	1f ae       	std	Y+63, r1	; 0x3f
    4d92:	2c 97       	sbiw	r28, 0x0c	; 12
    4d94:	2a 96       	adiw	r28, 0x0a	; 10
    4d96:	8f ad       	ldd	r24, Y+63	; 0x3f
    4d98:	2a 97       	sbiw	r28, 0x0a	; 10
    4d9a:	2c 96       	adiw	r28, 0x0c	; 12
    4d9c:	9f ad       	ldd	r25, Y+63	; 0x3f
    4d9e:	2c 97       	sbiw	r28, 0x0c	; 12
    4da0:	89 2b       	or	r24, r25
    4da2:	2a 96       	adiw	r28, 0x0a	; 10
    4da4:	8f af       	std	Y+63, r24	; 0x3f
    4da6:	2a 97       	sbiw	r28, 0x0a	; 10
    4da8:	2b 96       	adiw	r28, 0x0b	; 11
    4daa:	8f ad       	ldd	r24, Y+63	; 0x3f
    4dac:	2b 97       	sbiw	r28, 0x0b	; 11
    4dae:	8f ab       	std	Y+55, r24	; 0x37
    4db0:	98 a5       	ldd	r25, Y+40	; 0x28
    4db2:	88 a9       	ldd	r24, Y+48	; 0x30
    4db4:	98 0f       	add	r25, r24
    4db6:	98 af       	std	Y+56, r25	; 0x38
    4db8:	2a 96       	adiw	r28, 0x0a	; 10
    4dba:	8f ad       	ldd	r24, Y+63	; 0x3f
    4dbc:	2a 97       	sbiw	r28, 0x0a	; 10
    4dbe:	98 ad       	ldd	r25, Y+56	; 0x38
    4dc0:	89 0f       	add	r24, r25
    4dc2:	88 af       	std	Y+56, r24	; 0x38
    4dc4:	89 a9       	ldd	r24, Y+49	; 0x31
    4dc6:	89 8f       	std	Y+25, r24	; 0x19
    4dc8:	9a a9       	ldd	r25, Y+50	; 0x32
    4dca:	9a 8f       	std	Y+26, r25	; 0x1a
    4dcc:	8b a9       	ldd	r24, Y+51	; 0x33
    4dce:	8b 8f       	std	Y+27, r24	; 0x1b
    4dd0:	9c a9       	ldd	r25, Y+52	; 0x34
    4dd2:	9c 8f       	std	Y+28, r25	; 0x1c
    4dd4:	8d a9       	ldd	r24, Y+53	; 0x35
    4dd6:	8d 8f       	std	Y+29, r24	; 0x1d
    4dd8:	9e a9       	ldd	r25, Y+54	; 0x36
    4dda:	9e 8f       	std	Y+30, r25	; 0x1e
    4ddc:	8f a9       	ldd	r24, Y+55	; 0x37
    4dde:	8f 8f       	std	Y+31, r24	; 0x1f
    4de0:	98 ad       	ldd	r25, Y+56	; 0x38
    4de2:	98 a3       	std	Y+32, r25	; 0x20
    4de4:	a9 84       	ldd	r10, Y+9	; 0x09
    4de6:	ba 84       	ldd	r11, Y+10	; 0x0a
    4de8:	cb 84       	ldd	r12, Y+11	; 0x0b
    4dea:	dc 84       	ldd	r13, Y+12	; 0x0c
    4dec:	ed 84       	ldd	r14, Y+13	; 0x0d
    4dee:	fe 84       	ldd	r15, Y+14	; 0x0e
    4df0:	0f 85       	ldd	r16, Y+15	; 0x0f
    4df2:	18 89       	ldd	r17, Y+16	; 0x10
    4df4:	2a 2d       	mov	r18, r10
    4df6:	3b 2d       	mov	r19, r11
    4df8:	4c 2d       	mov	r20, r12
    4dfa:	5d 2d       	mov	r21, r13
    4dfc:	6e 2d       	mov	r22, r14
    4dfe:	7f 2d       	mov	r23, r15
    4e00:	80 2f       	mov	r24, r16
    4e02:	91 2f       	mov	r25, r17
    4e04:	0f 2e       	mov	r0, r31
    4e06:	fa e0       	ldi	r31, 0x0A	; 10
    4e08:	af 2e       	mov	r10, r31
    4e0a:	f0 2d       	mov	r31, r0
    4e0c:	bb 24       	eor	r11, r11
    4e0e:	cc 24       	eor	r12, r12
    4e10:	dd 24       	eor	r13, r13
    4e12:	ee 24       	eor	r14, r14
    4e14:	ff 24       	eor	r15, r15
    4e16:	00 e0       	ldi	r16, 0x00	; 0
    4e18:	10 e0       	ldi	r17, 0x00	; 0
    4e1a:	0e 94 69 07 	call	0xed2	; 0xed2 <__umoddi3>
    4e1e:	a2 2e       	mov	r10, r18
    4e20:	b3 2e       	mov	r11, r19
    4e22:	c4 2e       	mov	r12, r20
    4e24:	d5 2e       	mov	r13, r21
    4e26:	e6 2e       	mov	r14, r22
    4e28:	f7 2e       	mov	r15, r23
    4e2a:	08 2f       	mov	r16, r24
    4e2c:	19 2f       	mov	r17, r25
    4e2e:	a9 8a       	std	Y+17, r10	; 0x11
    4e30:	ba 8a       	std	Y+18, r11	; 0x12
    4e32:	cb 8a       	std	Y+19, r12	; 0x13
    4e34:	dc 8a       	std	Y+20, r13	; 0x14
    4e36:	ed 8a       	std	Y+21, r14	; 0x15
    4e38:	fe 8a       	std	Y+22, r15	; 0x16
    4e3a:	0f 8b       	std	Y+23, r16	; 0x17
    4e3c:	18 8f       	std	Y+24, r17	; 0x18
    4e3e:	89 8d       	ldd	r24, Y+25	; 0x19
    4e40:	99 89       	ldd	r25, Y+17	; 0x11
    4e42:	89 0f       	add	r24, r25
    4e44:	2d 96       	adiw	r28, 0x0d	; 13
    4e46:	8f af       	std	Y+63, r24	; 0x3f
    4e48:	2d 97       	sbiw	r28, 0x0d	; 13
    4e4a:	81 e0       	ldi	r24, 0x01	; 1
    4e4c:	65 96       	adiw	r28, 0x15	; 21
    4e4e:	8f af       	std	Y+63, r24	; 0x3f
    4e50:	65 97       	sbiw	r28, 0x15	; 21
    4e52:	2d 96       	adiw	r28, 0x0d	; 13
    4e54:	9f ad       	ldd	r25, Y+63	; 0x3f
    4e56:	2d 97       	sbiw	r28, 0x0d	; 13
    4e58:	89 8d       	ldd	r24, Y+25	; 0x19
    4e5a:	98 17       	cp	r25, r24
    4e5c:	18 f0       	brcs	.+6      	; 0x4e64 <CLCD_voidWriteNumber+0x3a6>
    4e5e:	65 96       	adiw	r28, 0x15	; 21
    4e60:	1f ae       	std	Y+63, r1	; 0x3f
    4e62:	65 97       	sbiw	r28, 0x15	; 21
    4e64:	9a 8d       	ldd	r25, Y+26	; 0x1a
    4e66:	8a 89       	ldd	r24, Y+18	; 0x12
    4e68:	98 0f       	add	r25, r24
    4e6a:	2e 96       	adiw	r28, 0x0e	; 14
    4e6c:	9f af       	std	Y+63, r25	; 0x3f
    4e6e:	2e 97       	sbiw	r28, 0x0e	; 14
    4e70:	91 e0       	ldi	r25, 0x01	; 1
    4e72:	66 96       	adiw	r28, 0x16	; 22
    4e74:	9f af       	std	Y+63, r25	; 0x3f
    4e76:	66 97       	sbiw	r28, 0x16	; 22
    4e78:	2e 96       	adiw	r28, 0x0e	; 14
    4e7a:	8f ad       	ldd	r24, Y+63	; 0x3f
    4e7c:	2e 97       	sbiw	r28, 0x0e	; 14
    4e7e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    4e80:	89 17       	cp	r24, r25
    4e82:	18 f0       	brcs	.+6      	; 0x4e8a <CLCD_voidWriteNumber+0x3cc>
    4e84:	66 96       	adiw	r28, 0x16	; 22
    4e86:	1f ae       	std	Y+63, r1	; 0x3f
    4e88:	66 97       	sbiw	r28, 0x16	; 22
    4e8a:	65 96       	adiw	r28, 0x15	; 21
    4e8c:	8f ad       	ldd	r24, Y+63	; 0x3f
    4e8e:	65 97       	sbiw	r28, 0x15	; 21
    4e90:	2e 96       	adiw	r28, 0x0e	; 14
    4e92:	9f ad       	ldd	r25, Y+63	; 0x3f
    4e94:	2e 97       	sbiw	r28, 0x0e	; 14
    4e96:	89 0f       	add	r24, r25
    4e98:	67 96       	adiw	r28, 0x17	; 23
    4e9a:	8f af       	std	Y+63, r24	; 0x3f
    4e9c:	67 97       	sbiw	r28, 0x17	; 23
    4e9e:	81 e0       	ldi	r24, 0x01	; 1
    4ea0:	68 96       	adiw	r28, 0x18	; 24
    4ea2:	8f af       	std	Y+63, r24	; 0x3f
    4ea4:	68 97       	sbiw	r28, 0x18	; 24
    4ea6:	67 96       	adiw	r28, 0x17	; 23
    4ea8:	9f ad       	ldd	r25, Y+63	; 0x3f
    4eaa:	67 97       	sbiw	r28, 0x17	; 23
    4eac:	2e 96       	adiw	r28, 0x0e	; 14
    4eae:	8f ad       	ldd	r24, Y+63	; 0x3f
    4eb0:	2e 97       	sbiw	r28, 0x0e	; 14
    4eb2:	98 17       	cp	r25, r24
    4eb4:	18 f0       	brcs	.+6      	; 0x4ebc <CLCD_voidWriteNumber+0x3fe>
    4eb6:	68 96       	adiw	r28, 0x18	; 24
    4eb8:	1f ae       	std	Y+63, r1	; 0x3f
    4eba:	68 97       	sbiw	r28, 0x18	; 24
    4ebc:	66 96       	adiw	r28, 0x16	; 22
    4ebe:	9f ad       	ldd	r25, Y+63	; 0x3f
    4ec0:	66 97       	sbiw	r28, 0x16	; 22
    4ec2:	68 96       	adiw	r28, 0x18	; 24
    4ec4:	8f ad       	ldd	r24, Y+63	; 0x3f
    4ec6:	68 97       	sbiw	r28, 0x18	; 24
    4ec8:	98 2b       	or	r25, r24
    4eca:	66 96       	adiw	r28, 0x16	; 22
    4ecc:	9f af       	std	Y+63, r25	; 0x3f
    4ece:	66 97       	sbiw	r28, 0x16	; 22
    4ed0:	67 96       	adiw	r28, 0x17	; 23
    4ed2:	9f ad       	ldd	r25, Y+63	; 0x3f
    4ed4:	67 97       	sbiw	r28, 0x17	; 23
    4ed6:	2e 96       	adiw	r28, 0x0e	; 14
    4ed8:	9f af       	std	Y+63, r25	; 0x3f
    4eda:	2e 97       	sbiw	r28, 0x0e	; 14
    4edc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4ede:	9b 89       	ldd	r25, Y+19	; 0x13
    4ee0:	89 0f       	add	r24, r25
    4ee2:	2f 96       	adiw	r28, 0x0f	; 15
    4ee4:	8f af       	std	Y+63, r24	; 0x3f
    4ee6:	2f 97       	sbiw	r28, 0x0f	; 15
    4ee8:	81 e0       	ldi	r24, 0x01	; 1
    4eea:	69 96       	adiw	r28, 0x19	; 25
    4eec:	8f af       	std	Y+63, r24	; 0x3f
    4eee:	69 97       	sbiw	r28, 0x19	; 25
    4ef0:	2f 96       	adiw	r28, 0x0f	; 15
    4ef2:	9f ad       	ldd	r25, Y+63	; 0x3f
    4ef4:	2f 97       	sbiw	r28, 0x0f	; 15
    4ef6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4ef8:	98 17       	cp	r25, r24
    4efa:	18 f0       	brcs	.+6      	; 0x4f02 <CLCD_voidWriteNumber+0x444>
    4efc:	69 96       	adiw	r28, 0x19	; 25
    4efe:	1f ae       	std	Y+63, r1	; 0x3f
    4f00:	69 97       	sbiw	r28, 0x19	; 25
    4f02:	66 96       	adiw	r28, 0x16	; 22
    4f04:	9f ad       	ldd	r25, Y+63	; 0x3f
    4f06:	66 97       	sbiw	r28, 0x16	; 22
    4f08:	2f 96       	adiw	r28, 0x0f	; 15
    4f0a:	8f ad       	ldd	r24, Y+63	; 0x3f
    4f0c:	2f 97       	sbiw	r28, 0x0f	; 15
    4f0e:	98 0f       	add	r25, r24
    4f10:	6a 96       	adiw	r28, 0x1a	; 26
    4f12:	9f af       	std	Y+63, r25	; 0x3f
    4f14:	6a 97       	sbiw	r28, 0x1a	; 26
    4f16:	91 e0       	ldi	r25, 0x01	; 1
    4f18:	6b 96       	adiw	r28, 0x1b	; 27
    4f1a:	9f af       	std	Y+63, r25	; 0x3f
    4f1c:	6b 97       	sbiw	r28, 0x1b	; 27
    4f1e:	6a 96       	adiw	r28, 0x1a	; 26
    4f20:	8f ad       	ldd	r24, Y+63	; 0x3f
    4f22:	6a 97       	sbiw	r28, 0x1a	; 26
    4f24:	2f 96       	adiw	r28, 0x0f	; 15
    4f26:	9f ad       	ldd	r25, Y+63	; 0x3f
    4f28:	2f 97       	sbiw	r28, 0x0f	; 15
    4f2a:	89 17       	cp	r24, r25
    4f2c:	18 f0       	brcs	.+6      	; 0x4f34 <CLCD_voidWriteNumber+0x476>
    4f2e:	6b 96       	adiw	r28, 0x1b	; 27
    4f30:	1f ae       	std	Y+63, r1	; 0x3f
    4f32:	6b 97       	sbiw	r28, 0x1b	; 27
    4f34:	69 96       	adiw	r28, 0x19	; 25
    4f36:	8f ad       	ldd	r24, Y+63	; 0x3f
    4f38:	69 97       	sbiw	r28, 0x19	; 25
    4f3a:	6b 96       	adiw	r28, 0x1b	; 27
    4f3c:	9f ad       	ldd	r25, Y+63	; 0x3f
    4f3e:	6b 97       	sbiw	r28, 0x1b	; 27
    4f40:	89 2b       	or	r24, r25
    4f42:	69 96       	adiw	r28, 0x19	; 25
    4f44:	8f af       	std	Y+63, r24	; 0x3f
    4f46:	69 97       	sbiw	r28, 0x19	; 25
    4f48:	6a 96       	adiw	r28, 0x1a	; 26
    4f4a:	8f ad       	ldd	r24, Y+63	; 0x3f
    4f4c:	6a 97       	sbiw	r28, 0x1a	; 26
    4f4e:	2f 96       	adiw	r28, 0x0f	; 15
    4f50:	8f af       	std	Y+63, r24	; 0x3f
    4f52:	2f 97       	sbiw	r28, 0x0f	; 15
    4f54:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4f56:	8c 89       	ldd	r24, Y+20	; 0x14
    4f58:	98 0f       	add	r25, r24
    4f5a:	60 96       	adiw	r28, 0x10	; 16
    4f5c:	9f af       	std	Y+63, r25	; 0x3f
    4f5e:	60 97       	sbiw	r28, 0x10	; 16
    4f60:	91 e0       	ldi	r25, 0x01	; 1
    4f62:	6c 96       	adiw	r28, 0x1c	; 28
    4f64:	9f af       	std	Y+63, r25	; 0x3f
    4f66:	6c 97       	sbiw	r28, 0x1c	; 28
    4f68:	60 96       	adiw	r28, 0x10	; 16
    4f6a:	8f ad       	ldd	r24, Y+63	; 0x3f
    4f6c:	60 97       	sbiw	r28, 0x10	; 16
    4f6e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4f70:	89 17       	cp	r24, r25
    4f72:	18 f0       	brcs	.+6      	; 0x4f7a <CLCD_voidWriteNumber+0x4bc>
    4f74:	6c 96       	adiw	r28, 0x1c	; 28
    4f76:	1f ae       	std	Y+63, r1	; 0x3f
    4f78:	6c 97       	sbiw	r28, 0x1c	; 28
    4f7a:	69 96       	adiw	r28, 0x19	; 25
    4f7c:	8f ad       	ldd	r24, Y+63	; 0x3f
    4f7e:	69 97       	sbiw	r28, 0x19	; 25
    4f80:	60 96       	adiw	r28, 0x10	; 16
    4f82:	9f ad       	ldd	r25, Y+63	; 0x3f
    4f84:	60 97       	sbiw	r28, 0x10	; 16
    4f86:	89 0f       	add	r24, r25
    4f88:	6d 96       	adiw	r28, 0x1d	; 29
    4f8a:	8f af       	std	Y+63, r24	; 0x3f
    4f8c:	6d 97       	sbiw	r28, 0x1d	; 29
    4f8e:	81 e0       	ldi	r24, 0x01	; 1
    4f90:	6e 96       	adiw	r28, 0x1e	; 30
    4f92:	8f af       	std	Y+63, r24	; 0x3f
    4f94:	6e 97       	sbiw	r28, 0x1e	; 30
    4f96:	6d 96       	adiw	r28, 0x1d	; 29
    4f98:	9f ad       	ldd	r25, Y+63	; 0x3f
    4f9a:	6d 97       	sbiw	r28, 0x1d	; 29
    4f9c:	60 96       	adiw	r28, 0x10	; 16
    4f9e:	8f ad       	ldd	r24, Y+63	; 0x3f
    4fa0:	60 97       	sbiw	r28, 0x10	; 16
    4fa2:	98 17       	cp	r25, r24
    4fa4:	18 f0       	brcs	.+6      	; 0x4fac <CLCD_voidWriteNumber+0x4ee>
    4fa6:	6e 96       	adiw	r28, 0x1e	; 30
    4fa8:	1f ae       	std	Y+63, r1	; 0x3f
    4faa:	6e 97       	sbiw	r28, 0x1e	; 30
    4fac:	6c 96       	adiw	r28, 0x1c	; 28
    4fae:	9f ad       	ldd	r25, Y+63	; 0x3f
    4fb0:	6c 97       	sbiw	r28, 0x1c	; 28
    4fb2:	6e 96       	adiw	r28, 0x1e	; 30
    4fb4:	8f ad       	ldd	r24, Y+63	; 0x3f
    4fb6:	6e 97       	sbiw	r28, 0x1e	; 30
    4fb8:	98 2b       	or	r25, r24
    4fba:	6c 96       	adiw	r28, 0x1c	; 28
    4fbc:	9f af       	std	Y+63, r25	; 0x3f
    4fbe:	6c 97       	sbiw	r28, 0x1c	; 28
    4fc0:	6d 96       	adiw	r28, 0x1d	; 29
    4fc2:	9f ad       	ldd	r25, Y+63	; 0x3f
    4fc4:	6d 97       	sbiw	r28, 0x1d	; 29
    4fc6:	60 96       	adiw	r28, 0x10	; 16
    4fc8:	9f af       	std	Y+63, r25	; 0x3f
    4fca:	60 97       	sbiw	r28, 0x10	; 16
    4fcc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4fce:	9d 89       	ldd	r25, Y+21	; 0x15
    4fd0:	89 0f       	add	r24, r25
    4fd2:	61 96       	adiw	r28, 0x11	; 17
    4fd4:	8f af       	std	Y+63, r24	; 0x3f
    4fd6:	61 97       	sbiw	r28, 0x11	; 17
    4fd8:	81 e0       	ldi	r24, 0x01	; 1
    4fda:	6f 96       	adiw	r28, 0x1f	; 31
    4fdc:	8f af       	std	Y+63, r24	; 0x3f
    4fde:	6f 97       	sbiw	r28, 0x1f	; 31
    4fe0:	61 96       	adiw	r28, 0x11	; 17
    4fe2:	9f ad       	ldd	r25, Y+63	; 0x3f
    4fe4:	61 97       	sbiw	r28, 0x11	; 17
    4fe6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4fe8:	98 17       	cp	r25, r24
    4fea:	18 f0       	brcs	.+6      	; 0x4ff2 <CLCD_voidWriteNumber+0x534>
    4fec:	6f 96       	adiw	r28, 0x1f	; 31
    4fee:	1f ae       	std	Y+63, r1	; 0x3f
    4ff0:	6f 97       	sbiw	r28, 0x1f	; 31
    4ff2:	6c 96       	adiw	r28, 0x1c	; 28
    4ff4:	9f ad       	ldd	r25, Y+63	; 0x3f
    4ff6:	6c 97       	sbiw	r28, 0x1c	; 28
    4ff8:	61 96       	adiw	r28, 0x11	; 17
    4ffa:	8f ad       	ldd	r24, Y+63	; 0x3f
    4ffc:	61 97       	sbiw	r28, 0x11	; 17
    4ffe:	98 0f       	add	r25, r24
    5000:	a0 96       	adiw	r28, 0x20	; 32
    5002:	9f af       	std	Y+63, r25	; 0x3f
    5004:	a0 97       	sbiw	r28, 0x20	; 32
    5006:	91 e0       	ldi	r25, 0x01	; 1
    5008:	a1 96       	adiw	r28, 0x21	; 33
    500a:	9f af       	std	Y+63, r25	; 0x3f
    500c:	a1 97       	sbiw	r28, 0x21	; 33
    500e:	a0 96       	adiw	r28, 0x20	; 32
    5010:	8f ad       	ldd	r24, Y+63	; 0x3f
    5012:	a0 97       	sbiw	r28, 0x20	; 32
    5014:	61 96       	adiw	r28, 0x11	; 17
    5016:	9f ad       	ldd	r25, Y+63	; 0x3f
    5018:	61 97       	sbiw	r28, 0x11	; 17
    501a:	89 17       	cp	r24, r25
    501c:	18 f0       	brcs	.+6      	; 0x5024 <CLCD_voidWriteNumber+0x566>
    501e:	a1 96       	adiw	r28, 0x21	; 33
    5020:	1f ae       	std	Y+63, r1	; 0x3f
    5022:	a1 97       	sbiw	r28, 0x21	; 33
    5024:	6f 96       	adiw	r28, 0x1f	; 31
    5026:	8f ad       	ldd	r24, Y+63	; 0x3f
    5028:	6f 97       	sbiw	r28, 0x1f	; 31
    502a:	a1 96       	adiw	r28, 0x21	; 33
    502c:	9f ad       	ldd	r25, Y+63	; 0x3f
    502e:	a1 97       	sbiw	r28, 0x21	; 33
    5030:	89 2b       	or	r24, r25
    5032:	6f 96       	adiw	r28, 0x1f	; 31
    5034:	8f af       	std	Y+63, r24	; 0x3f
    5036:	6f 97       	sbiw	r28, 0x1f	; 31
    5038:	a0 96       	adiw	r28, 0x20	; 32
    503a:	8f ad       	ldd	r24, Y+63	; 0x3f
    503c:	a0 97       	sbiw	r28, 0x20	; 32
    503e:	61 96       	adiw	r28, 0x11	; 17
    5040:	8f af       	std	Y+63, r24	; 0x3f
    5042:	61 97       	sbiw	r28, 0x11	; 17
    5044:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5046:	8e 89       	ldd	r24, Y+22	; 0x16
    5048:	98 0f       	add	r25, r24
    504a:	62 96       	adiw	r28, 0x12	; 18
    504c:	9f af       	std	Y+63, r25	; 0x3f
    504e:	62 97       	sbiw	r28, 0x12	; 18
    5050:	91 e0       	ldi	r25, 0x01	; 1
    5052:	a2 96       	adiw	r28, 0x22	; 34
    5054:	9f af       	std	Y+63, r25	; 0x3f
    5056:	a2 97       	sbiw	r28, 0x22	; 34
    5058:	62 96       	adiw	r28, 0x12	; 18
    505a:	8f ad       	ldd	r24, Y+63	; 0x3f
    505c:	62 97       	sbiw	r28, 0x12	; 18
    505e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5060:	89 17       	cp	r24, r25
    5062:	18 f0       	brcs	.+6      	; 0x506a <CLCD_voidWriteNumber+0x5ac>
    5064:	a2 96       	adiw	r28, 0x22	; 34
    5066:	1f ae       	std	Y+63, r1	; 0x3f
    5068:	a2 97       	sbiw	r28, 0x22	; 34
    506a:	6f 96       	adiw	r28, 0x1f	; 31
    506c:	8f ad       	ldd	r24, Y+63	; 0x3f
    506e:	6f 97       	sbiw	r28, 0x1f	; 31
    5070:	62 96       	adiw	r28, 0x12	; 18
    5072:	9f ad       	ldd	r25, Y+63	; 0x3f
    5074:	62 97       	sbiw	r28, 0x12	; 18
    5076:	89 0f       	add	r24, r25
    5078:	a3 96       	adiw	r28, 0x23	; 35
    507a:	8f af       	std	Y+63, r24	; 0x3f
    507c:	a3 97       	sbiw	r28, 0x23	; 35
    507e:	81 e0       	ldi	r24, 0x01	; 1
    5080:	a4 96       	adiw	r28, 0x24	; 36
    5082:	8f af       	std	Y+63, r24	; 0x3f
    5084:	a4 97       	sbiw	r28, 0x24	; 36
    5086:	a3 96       	adiw	r28, 0x23	; 35
    5088:	9f ad       	ldd	r25, Y+63	; 0x3f
    508a:	a3 97       	sbiw	r28, 0x23	; 35
    508c:	62 96       	adiw	r28, 0x12	; 18
    508e:	8f ad       	ldd	r24, Y+63	; 0x3f
    5090:	62 97       	sbiw	r28, 0x12	; 18
    5092:	98 17       	cp	r25, r24
    5094:	18 f0       	brcs	.+6      	; 0x509c <CLCD_voidWriteNumber+0x5de>
    5096:	a4 96       	adiw	r28, 0x24	; 36
    5098:	1f ae       	std	Y+63, r1	; 0x3f
    509a:	a4 97       	sbiw	r28, 0x24	; 36
    509c:	a2 96       	adiw	r28, 0x22	; 34
    509e:	9f ad       	ldd	r25, Y+63	; 0x3f
    50a0:	a2 97       	sbiw	r28, 0x22	; 34
    50a2:	a4 96       	adiw	r28, 0x24	; 36
    50a4:	8f ad       	ldd	r24, Y+63	; 0x3f
    50a6:	a4 97       	sbiw	r28, 0x24	; 36
    50a8:	98 2b       	or	r25, r24
    50aa:	a2 96       	adiw	r28, 0x22	; 34
    50ac:	9f af       	std	Y+63, r25	; 0x3f
    50ae:	a2 97       	sbiw	r28, 0x22	; 34
    50b0:	a3 96       	adiw	r28, 0x23	; 35
    50b2:	9f ad       	ldd	r25, Y+63	; 0x3f
    50b4:	a3 97       	sbiw	r28, 0x23	; 35
    50b6:	62 96       	adiw	r28, 0x12	; 18
    50b8:	9f af       	std	Y+63, r25	; 0x3f
    50ba:	62 97       	sbiw	r28, 0x12	; 18
    50bc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    50be:	9f 89       	ldd	r25, Y+23	; 0x17
    50c0:	89 0f       	add	r24, r25
    50c2:	63 96       	adiw	r28, 0x13	; 19
    50c4:	8f af       	std	Y+63, r24	; 0x3f
    50c6:	63 97       	sbiw	r28, 0x13	; 19
    50c8:	81 e0       	ldi	r24, 0x01	; 1
    50ca:	a5 96       	adiw	r28, 0x25	; 37
    50cc:	8f af       	std	Y+63, r24	; 0x3f
    50ce:	a5 97       	sbiw	r28, 0x25	; 37
    50d0:	63 96       	adiw	r28, 0x13	; 19
    50d2:	9f ad       	ldd	r25, Y+63	; 0x3f
    50d4:	63 97       	sbiw	r28, 0x13	; 19
    50d6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    50d8:	98 17       	cp	r25, r24
    50da:	18 f0       	brcs	.+6      	; 0x50e2 <CLCD_voidWriteNumber+0x624>
    50dc:	a5 96       	adiw	r28, 0x25	; 37
    50de:	1f ae       	std	Y+63, r1	; 0x3f
    50e0:	a5 97       	sbiw	r28, 0x25	; 37
    50e2:	a2 96       	adiw	r28, 0x22	; 34
    50e4:	9f ad       	ldd	r25, Y+63	; 0x3f
    50e6:	a2 97       	sbiw	r28, 0x22	; 34
    50e8:	63 96       	adiw	r28, 0x13	; 19
    50ea:	8f ad       	ldd	r24, Y+63	; 0x3f
    50ec:	63 97       	sbiw	r28, 0x13	; 19
    50ee:	98 0f       	add	r25, r24
    50f0:	a6 96       	adiw	r28, 0x26	; 38
    50f2:	9f af       	std	Y+63, r25	; 0x3f
    50f4:	a6 97       	sbiw	r28, 0x26	; 38
    50f6:	91 e0       	ldi	r25, 0x01	; 1
    50f8:	a7 96       	adiw	r28, 0x27	; 39
    50fa:	9f af       	std	Y+63, r25	; 0x3f
    50fc:	a7 97       	sbiw	r28, 0x27	; 39
    50fe:	a6 96       	adiw	r28, 0x26	; 38
    5100:	8f ad       	ldd	r24, Y+63	; 0x3f
    5102:	a6 97       	sbiw	r28, 0x26	; 38
    5104:	63 96       	adiw	r28, 0x13	; 19
    5106:	9f ad       	ldd	r25, Y+63	; 0x3f
    5108:	63 97       	sbiw	r28, 0x13	; 19
    510a:	89 17       	cp	r24, r25
    510c:	18 f0       	brcs	.+6      	; 0x5114 <CLCD_voidWriteNumber+0x656>
    510e:	a7 96       	adiw	r28, 0x27	; 39
    5110:	1f ae       	std	Y+63, r1	; 0x3f
    5112:	a7 97       	sbiw	r28, 0x27	; 39
    5114:	a5 96       	adiw	r28, 0x25	; 37
    5116:	8f ad       	ldd	r24, Y+63	; 0x3f
    5118:	a5 97       	sbiw	r28, 0x25	; 37
    511a:	a7 96       	adiw	r28, 0x27	; 39
    511c:	9f ad       	ldd	r25, Y+63	; 0x3f
    511e:	a7 97       	sbiw	r28, 0x27	; 39
    5120:	89 2b       	or	r24, r25
    5122:	a5 96       	adiw	r28, 0x25	; 37
    5124:	8f af       	std	Y+63, r24	; 0x3f
    5126:	a5 97       	sbiw	r28, 0x25	; 37
    5128:	a6 96       	adiw	r28, 0x26	; 38
    512a:	8f ad       	ldd	r24, Y+63	; 0x3f
    512c:	a6 97       	sbiw	r28, 0x26	; 38
    512e:	63 96       	adiw	r28, 0x13	; 19
    5130:	8f af       	std	Y+63, r24	; 0x3f
    5132:	63 97       	sbiw	r28, 0x13	; 19
    5134:	98 a1       	ldd	r25, Y+32	; 0x20
    5136:	88 8d       	ldd	r24, Y+24	; 0x18
    5138:	98 0f       	add	r25, r24
    513a:	64 96       	adiw	r28, 0x14	; 20
    513c:	9f af       	std	Y+63, r25	; 0x3f
    513e:	64 97       	sbiw	r28, 0x14	; 20
    5140:	a5 96       	adiw	r28, 0x25	; 37
    5142:	8f ad       	ldd	r24, Y+63	; 0x3f
    5144:	a5 97       	sbiw	r28, 0x25	; 37
    5146:	64 96       	adiw	r28, 0x14	; 20
    5148:	9f ad       	ldd	r25, Y+63	; 0x3f
    514a:	64 97       	sbiw	r28, 0x14	; 20
    514c:	89 0f       	add	r24, r25
    514e:	64 96       	adiw	r28, 0x14	; 20
    5150:	8f af       	std	Y+63, r24	; 0x3f
    5152:	64 97       	sbiw	r28, 0x14	; 20
    5154:	2d 96       	adiw	r28, 0x0d	; 13
    5156:	8f ad       	ldd	r24, Y+63	; 0x3f
    5158:	2d 97       	sbiw	r28, 0x0d	; 13
    515a:	89 83       	std	Y+1, r24	; 0x01
    515c:	2e 96       	adiw	r28, 0x0e	; 14
    515e:	9f ad       	ldd	r25, Y+63	; 0x3f
    5160:	2e 97       	sbiw	r28, 0x0e	; 14
    5162:	9a 83       	std	Y+2, r25	; 0x02
    5164:	2f 96       	adiw	r28, 0x0f	; 15
    5166:	8f ad       	ldd	r24, Y+63	; 0x3f
    5168:	2f 97       	sbiw	r28, 0x0f	; 15
    516a:	8b 83       	std	Y+3, r24	; 0x03
    516c:	60 96       	adiw	r28, 0x10	; 16
    516e:	9f ad       	ldd	r25, Y+63	; 0x3f
    5170:	60 97       	sbiw	r28, 0x10	; 16
    5172:	9c 83       	std	Y+4, r25	; 0x04
    5174:	61 96       	adiw	r28, 0x11	; 17
    5176:	8f ad       	ldd	r24, Y+63	; 0x3f
    5178:	61 97       	sbiw	r28, 0x11	; 17
    517a:	8d 83       	std	Y+5, r24	; 0x05
    517c:	62 96       	adiw	r28, 0x12	; 18
    517e:	9f ad       	ldd	r25, Y+63	; 0x3f
    5180:	62 97       	sbiw	r28, 0x12	; 18
    5182:	9e 83       	std	Y+6, r25	; 0x06
    5184:	63 96       	adiw	r28, 0x13	; 19
    5186:	8f ad       	ldd	r24, Y+63	; 0x3f
    5188:	63 97       	sbiw	r28, 0x13	; 19
    518a:	8f 83       	std	Y+7, r24	; 0x07
    518c:	64 96       	adiw	r28, 0x14	; 20
    518e:	9f ad       	ldd	r25, Y+63	; 0x3f
    5190:	64 97       	sbiw	r28, 0x14	; 20
    5192:	98 87       	std	Y+8, r25	; 0x08
		Copy_u8Number  /= 10 ;
    5194:	a9 84       	ldd	r10, Y+9	; 0x09
    5196:	ba 84       	ldd	r11, Y+10	; 0x0a
    5198:	cb 84       	ldd	r12, Y+11	; 0x0b
    519a:	dc 84       	ldd	r13, Y+12	; 0x0c
    519c:	ed 84       	ldd	r14, Y+13	; 0x0d
    519e:	fe 84       	ldd	r15, Y+14	; 0x0e
    51a0:	0f 85       	ldd	r16, Y+15	; 0x0f
    51a2:	18 89       	ldd	r17, Y+16	; 0x10
    51a4:	2a 2d       	mov	r18, r10
    51a6:	3b 2d       	mov	r19, r11
    51a8:	4c 2d       	mov	r20, r12
    51aa:	5d 2d       	mov	r21, r13
    51ac:	6e 2d       	mov	r22, r14
    51ae:	7f 2d       	mov	r23, r15
    51b0:	80 2f       	mov	r24, r16
    51b2:	91 2f       	mov	r25, r17
    51b4:	0f 2e       	mov	r0, r31
    51b6:	fa e0       	ldi	r31, 0x0A	; 10
    51b8:	af 2e       	mov	r10, r31
    51ba:	f0 2d       	mov	r31, r0
    51bc:	bb 24       	eor	r11, r11
    51be:	cc 24       	eor	r12, r12
    51c0:	dd 24       	eor	r13, r13
    51c2:	ee 24       	eor	r14, r14
    51c4:	ff 24       	eor	r15, r15
    51c6:	00 e0       	ldi	r16, 0x00	; 0
    51c8:	10 e0       	ldi	r17, 0x00	; 0
    51ca:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <__udivdi3>
    51ce:	a2 2e       	mov	r10, r18
    51d0:	b3 2e       	mov	r11, r19
    51d2:	c4 2e       	mov	r12, r20
    51d4:	d5 2e       	mov	r13, r21
    51d6:	e6 2e       	mov	r14, r22
    51d8:	f7 2e       	mov	r15, r23
    51da:	08 2f       	mov	r16, r24
    51dc:	19 2f       	mov	r17, r25
    51de:	a9 86       	std	Y+9, r10	; 0x09
    51e0:	ba 86       	std	Y+10, r11	; 0x0a
    51e2:	cb 86       	std	Y+11, r12	; 0x0b
    51e4:	dc 86       	std	Y+12, r13	; 0x0c
    51e6:	ed 86       	std	Y+13, r14	; 0x0d
    51e8:	fe 86       	std	Y+14, r15	; 0x0e
    51ea:	0f 87       	std	Y+15, r16	; 0x0f
    51ec:	18 8b       	std	Y+16, r17	; 0x10

	u64 LOC_u64Reversed = 1 ;

	if( Copy_u8Number == 0 ){ CLCD_voidWriteData('0'); }

	while( Copy_u8Number != 0 ){
    51ee:	89 85       	ldd	r24, Y+9	; 0x09
    51f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    51f2:	89 2b       	or	r24, r25
    51f4:	9b 85       	ldd	r25, Y+11	; 0x0b
    51f6:	89 2b       	or	r24, r25
    51f8:	9c 85       	ldd	r25, Y+12	; 0x0c
    51fa:	89 2b       	or	r24, r25
    51fc:	9d 85       	ldd	r25, Y+13	; 0x0d
    51fe:	89 2b       	or	r24, r25
    5200:	9e 85       	ldd	r25, Y+14	; 0x0e
    5202:	89 2b       	or	r24, r25
    5204:	9f 85       	ldd	r25, Y+15	; 0x0f
    5206:	89 2b       	or	r24, r25
    5208:	98 89       	ldd	r25, Y+16	; 0x10
    520a:	89 2b       	or	r24, r25
    520c:	88 23       	and	r24, r24
    520e:	09 f0       	breq	.+2      	; 0x5212 <CLCD_voidWriteNumber+0x754>
    5210:	90 cc       	rjmp	.-1760   	; 0x4b32 <CLCD_voidWriteNumber+0x74>
    5212:	5e c0       	rjmp	.+188    	; 0x52d0 <CLCD_voidWriteNumber+0x812>
		Copy_u8Number  /= 10 ;

	}
	while( LOC_u64Reversed != 1 ){

		CLCD_voidWriteData( ( LOC_u64Reversed % 10 ) + 48 );
    5214:	a9 80       	ldd	r10, Y+1	; 0x01
    5216:	ba 80       	ldd	r11, Y+2	; 0x02
    5218:	cb 80       	ldd	r12, Y+3	; 0x03
    521a:	dc 80       	ldd	r13, Y+4	; 0x04
    521c:	ed 80       	ldd	r14, Y+5	; 0x05
    521e:	fe 80       	ldd	r15, Y+6	; 0x06
    5220:	0f 81       	ldd	r16, Y+7	; 0x07
    5222:	18 85       	ldd	r17, Y+8	; 0x08
    5224:	2a 2d       	mov	r18, r10
    5226:	3b 2d       	mov	r19, r11
    5228:	4c 2d       	mov	r20, r12
    522a:	5d 2d       	mov	r21, r13
    522c:	6e 2d       	mov	r22, r14
    522e:	7f 2d       	mov	r23, r15
    5230:	80 2f       	mov	r24, r16
    5232:	91 2f       	mov	r25, r17
    5234:	0f 2e       	mov	r0, r31
    5236:	fa e0       	ldi	r31, 0x0A	; 10
    5238:	af 2e       	mov	r10, r31
    523a:	f0 2d       	mov	r31, r0
    523c:	bb 24       	eor	r11, r11
    523e:	cc 24       	eor	r12, r12
    5240:	dd 24       	eor	r13, r13
    5242:	ee 24       	eor	r14, r14
    5244:	ff 24       	eor	r15, r15
    5246:	00 e0       	ldi	r16, 0x00	; 0
    5248:	10 e0       	ldi	r17, 0x00	; 0
    524a:	0e 94 69 07 	call	0xed2	; 0xed2 <__umoddi3>
    524e:	a2 2e       	mov	r10, r18
    5250:	b3 2e       	mov	r11, r19
    5252:	c4 2e       	mov	r12, r20
    5254:	d5 2e       	mov	r13, r21
    5256:	e6 2e       	mov	r14, r22
    5258:	f7 2e       	mov	r15, r23
    525a:	08 2f       	mov	r16, r24
    525c:	19 2f       	mov	r17, r25
    525e:	2a 2d       	mov	r18, r10
    5260:	3b 2d       	mov	r19, r11
    5262:	4c 2d       	mov	r20, r12
    5264:	5d 2d       	mov	r21, r13
    5266:	6e 2d       	mov	r22, r14
    5268:	7f 2d       	mov	r23, r15
    526a:	80 2f       	mov	r24, r16
    526c:	91 2f       	mov	r25, r17
    526e:	82 2f       	mov	r24, r18
    5270:	80 5d       	subi	r24, 0xD0	; 208
    5272:	0e 94 12 23 	call	0x4624	; 0x4624 <CLCD_voidWriteData>
		LOC_u64Reversed  /= 10 ;
    5276:	a9 80       	ldd	r10, Y+1	; 0x01
    5278:	ba 80       	ldd	r11, Y+2	; 0x02
    527a:	cb 80       	ldd	r12, Y+3	; 0x03
    527c:	dc 80       	ldd	r13, Y+4	; 0x04
    527e:	ed 80       	ldd	r14, Y+5	; 0x05
    5280:	fe 80       	ldd	r15, Y+6	; 0x06
    5282:	0f 81       	ldd	r16, Y+7	; 0x07
    5284:	18 85       	ldd	r17, Y+8	; 0x08
    5286:	2a 2d       	mov	r18, r10
    5288:	3b 2d       	mov	r19, r11
    528a:	4c 2d       	mov	r20, r12
    528c:	5d 2d       	mov	r21, r13
    528e:	6e 2d       	mov	r22, r14
    5290:	7f 2d       	mov	r23, r15
    5292:	80 2f       	mov	r24, r16
    5294:	91 2f       	mov	r25, r17
    5296:	0f 2e       	mov	r0, r31
    5298:	fa e0       	ldi	r31, 0x0A	; 10
    529a:	af 2e       	mov	r10, r31
    529c:	f0 2d       	mov	r31, r0
    529e:	bb 24       	eor	r11, r11
    52a0:	cc 24       	eor	r12, r12
    52a2:	dd 24       	eor	r13, r13
    52a4:	ee 24       	eor	r14, r14
    52a6:	ff 24       	eor	r15, r15
    52a8:	00 e0       	ldi	r16, 0x00	; 0
    52aa:	10 e0       	ldi	r17, 0x00	; 0
    52ac:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <__udivdi3>
    52b0:	a2 2e       	mov	r10, r18
    52b2:	b3 2e       	mov	r11, r19
    52b4:	c4 2e       	mov	r12, r20
    52b6:	d5 2e       	mov	r13, r21
    52b8:	e6 2e       	mov	r14, r22
    52ba:	f7 2e       	mov	r15, r23
    52bc:	08 2f       	mov	r16, r24
    52be:	19 2f       	mov	r17, r25
    52c0:	a9 82       	std	Y+1, r10	; 0x01
    52c2:	ba 82       	std	Y+2, r11	; 0x02
    52c4:	cb 82       	std	Y+3, r12	; 0x03
    52c6:	dc 82       	std	Y+4, r13	; 0x04
    52c8:	ed 82       	std	Y+5, r14	; 0x05
    52ca:	fe 82       	std	Y+6, r15	; 0x06
    52cc:	0f 83       	std	Y+7, r16	; 0x07
    52ce:	18 87       	std	Y+8, r17	; 0x08

		LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u8Number % 10 ) ;
		Copy_u8Number  /= 10 ;

	}
	while( LOC_u64Reversed != 1 ){
    52d0:	89 81       	ldd	r24, Y+1	; 0x01
    52d2:	81 30       	cpi	r24, 0x01	; 1
    52d4:	09 f0       	breq	.+2      	; 0x52d8 <CLCD_voidWriteNumber+0x81a>
    52d6:	9e cf       	rjmp	.-196    	; 0x5214 <CLCD_voidWriteNumber+0x756>
    52d8:	8a 81       	ldd	r24, Y+2	; 0x02
    52da:	88 23       	and	r24, r24
    52dc:	09 f0       	breq	.+2      	; 0x52e0 <CLCD_voidWriteNumber+0x822>
    52de:	9a cf       	rjmp	.-204    	; 0x5214 <CLCD_voidWriteNumber+0x756>
    52e0:	8b 81       	ldd	r24, Y+3	; 0x03
    52e2:	88 23       	and	r24, r24
    52e4:	09 f0       	breq	.+2      	; 0x52e8 <CLCD_voidWriteNumber+0x82a>
    52e6:	96 cf       	rjmp	.-212    	; 0x5214 <CLCD_voidWriteNumber+0x756>
    52e8:	8c 81       	ldd	r24, Y+4	; 0x04
    52ea:	88 23       	and	r24, r24
    52ec:	09 f0       	breq	.+2      	; 0x52f0 <CLCD_voidWriteNumber+0x832>
    52ee:	92 cf       	rjmp	.-220    	; 0x5214 <CLCD_voidWriteNumber+0x756>
    52f0:	8d 81       	ldd	r24, Y+5	; 0x05
    52f2:	88 23       	and	r24, r24
    52f4:	09 f0       	breq	.+2      	; 0x52f8 <CLCD_voidWriteNumber+0x83a>
    52f6:	8e cf       	rjmp	.-228    	; 0x5214 <CLCD_voidWriteNumber+0x756>
    52f8:	8e 81       	ldd	r24, Y+6	; 0x06
    52fa:	88 23       	and	r24, r24
    52fc:	09 f0       	breq	.+2      	; 0x5300 <CLCD_voidWriteNumber+0x842>
    52fe:	8a cf       	rjmp	.-236    	; 0x5214 <CLCD_voidWriteNumber+0x756>
    5300:	8f 81       	ldd	r24, Y+7	; 0x07
    5302:	88 23       	and	r24, r24
    5304:	09 f0       	breq	.+2      	; 0x5308 <CLCD_voidWriteNumber+0x84a>
    5306:	86 cf       	rjmp	.-244    	; 0x5214 <CLCD_voidWriteNumber+0x756>
    5308:	88 85       	ldd	r24, Y+8	; 0x08
    530a:	88 23       	and	r24, r24
    530c:	09 f0       	breq	.+2      	; 0x5310 <CLCD_voidWriteNumber+0x852>
    530e:	82 cf       	rjmp	.-252    	; 0x5214 <CLCD_voidWriteNumber+0x756>
		CLCD_voidWriteData( ( LOC_u64Reversed % 10 ) + 48 );
		LOC_u64Reversed  /= 10 ;

	}

}
    5310:	ca 59       	subi	r28, 0x9A	; 154
    5312:	df 4f       	sbci	r29, 0xFF	; 255
    5314:	0f b6       	in	r0, 0x3f	; 63
    5316:	f8 94       	cli
    5318:	de bf       	out	0x3e, r29	; 62
    531a:	0f be       	out	0x3f, r0	; 63
    531c:	cd bf       	out	0x3d, r28	; 61
    531e:	cf 91       	pop	r28
    5320:	df 91       	pop	r29
    5322:	1f 91       	pop	r17
    5324:	0f 91       	pop	r16
    5326:	ff 90       	pop	r15
    5328:	ef 90       	pop	r14
    532a:	df 90       	pop	r13
    532c:	cf 90       	pop	r12
    532e:	bf 90       	pop	r11
    5330:	af 90       	pop	r10
    5332:	08 95       	ret

00005334 <main>:
#include "../MCAL/GIE/GIE_interface.h"
#include "../MCAL/GIE/GIE_private.h"
#include "../MCAL/SPI/SPI_interface.h"


int main(void){
    5334:	df 93       	push	r29
    5336:	cf 93       	push	r28
    5338:	0f 92       	push	r0
    533a:	cd b7       	in	r28, 0x3d	; 61
    533c:	de b7       	in	r29, 0x3e	; 62

	DIO_voidSetPinDirection(PORTC,PIN2,OUTPUT); // output led
    533e:	82 e0       	ldi	r24, 0x02	; 2
    5340:	62 e0       	ldi	r22, 0x02	; 2
    5342:	41 e0       	ldi	r20, 0x01	; 1
    5344:	0e 94 2e 17 	call	0x2e5c	; 0x2e5c <DIO_voidSetPinDirection>
	//CLCD_voidInit();
	SPI_voidSlaveInit(); // initilization SPI
    5348:	0e 94 d4 14 	call	0x29a8	; 0x29a8 <SPI_voidSlaveInit>
	u8 Data = 0; // defination data = 0
    534c:	19 82       	std	Y+1, r1	; 0x01
	while(1){
		//_delay_ms (1000);
		Data = SPI_u8SlaveTransmitReceive('1'); // transimmit the data through SPI in variable data
    534e:	81 e3       	ldi	r24, 0x31	; 49
    5350:	0e 94 13 15 	call	0x2a26	; 0x2a26 <SPI_u8SlaveTransmitReceive>
    5354:	89 83       	std	Y+1, r24	; 0x01
		//CLCD_voidSetPosition(1,1);
		//CLCD_voidWriteNumber(Data);



		if(Data=='1') {DIO_voidSetPinValue(PORTC,PIN2,HIGH);} // check the data if data == 1 --> led on
    5356:	89 81       	ldd	r24, Y+1	; 0x01
    5358:	81 33       	cpi	r24, 0x31	; 49
    535a:	31 f4       	brne	.+12     	; 0x5368 <main+0x34>
    535c:	82 e0       	ldi	r24, 0x02	; 2
    535e:	62 e0       	ldi	r22, 0x02	; 2
    5360:	41 e0       	ldi	r20, 0x01	; 1
    5362:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    5366:	f3 cf       	rjmp	.-26     	; 0x534e <main+0x1a>
		else if(Data=='0') 
    5368:	89 81       	ldd	r24, Y+1	; 0x01
    536a:	80 33       	cpi	r24, 0x30	; 48
    536c:	81 f7       	brne	.-32     	; 0x534e <main+0x1a>
		{
			DIO_voidSetPinValue(PORTC,PIN2,LOW); // if data == 0 --> led off
    536e:	82 e0       	ldi	r24, 0x02	; 2
    5370:	62 e0       	ldi	r22, 0x02	; 2
    5372:	40 e0       	ldi	r20, 0x00	; 0
    5374:	0e 94 11 18 	call	0x3022	; 0x3022 <DIO_voidSetPinValue>
    5378:	ea cf       	rjmp	.-44     	; 0x534e <main+0x1a>

0000537a <__mulsi3>:
    537a:	62 9f       	mul	r22, r18
    537c:	d0 01       	movw	r26, r0
    537e:	73 9f       	mul	r23, r19
    5380:	f0 01       	movw	r30, r0
    5382:	82 9f       	mul	r24, r18
    5384:	e0 0d       	add	r30, r0
    5386:	f1 1d       	adc	r31, r1
    5388:	64 9f       	mul	r22, r20
    538a:	e0 0d       	add	r30, r0
    538c:	f1 1d       	adc	r31, r1
    538e:	92 9f       	mul	r25, r18
    5390:	f0 0d       	add	r31, r0
    5392:	83 9f       	mul	r24, r19
    5394:	f0 0d       	add	r31, r0
    5396:	74 9f       	mul	r23, r20
    5398:	f0 0d       	add	r31, r0
    539a:	65 9f       	mul	r22, r21
    539c:	f0 0d       	add	r31, r0
    539e:	99 27       	eor	r25, r25
    53a0:	72 9f       	mul	r23, r18
    53a2:	b0 0d       	add	r27, r0
    53a4:	e1 1d       	adc	r30, r1
    53a6:	f9 1f       	adc	r31, r25
    53a8:	63 9f       	mul	r22, r19
    53aa:	b0 0d       	add	r27, r0
    53ac:	e1 1d       	adc	r30, r1
    53ae:	f9 1f       	adc	r31, r25
    53b0:	bd 01       	movw	r22, r26
    53b2:	cf 01       	movw	r24, r30
    53b4:	11 24       	eor	r1, r1
    53b6:	08 95       	ret

000053b8 <__udivmodsi4>:
    53b8:	a1 e2       	ldi	r26, 0x21	; 33
    53ba:	1a 2e       	mov	r1, r26
    53bc:	aa 1b       	sub	r26, r26
    53be:	bb 1b       	sub	r27, r27
    53c0:	fd 01       	movw	r30, r26
    53c2:	0d c0       	rjmp	.+26     	; 0x53de <__udivmodsi4_ep>

000053c4 <__udivmodsi4_loop>:
    53c4:	aa 1f       	adc	r26, r26
    53c6:	bb 1f       	adc	r27, r27
    53c8:	ee 1f       	adc	r30, r30
    53ca:	ff 1f       	adc	r31, r31
    53cc:	a2 17       	cp	r26, r18
    53ce:	b3 07       	cpc	r27, r19
    53d0:	e4 07       	cpc	r30, r20
    53d2:	f5 07       	cpc	r31, r21
    53d4:	20 f0       	brcs	.+8      	; 0x53de <__udivmodsi4_ep>
    53d6:	a2 1b       	sub	r26, r18
    53d8:	b3 0b       	sbc	r27, r19
    53da:	e4 0b       	sbc	r30, r20
    53dc:	f5 0b       	sbc	r31, r21

000053de <__udivmodsi4_ep>:
    53de:	66 1f       	adc	r22, r22
    53e0:	77 1f       	adc	r23, r23
    53e2:	88 1f       	adc	r24, r24
    53e4:	99 1f       	adc	r25, r25
    53e6:	1a 94       	dec	r1
    53e8:	69 f7       	brne	.-38     	; 0x53c4 <__udivmodsi4_loop>
    53ea:	60 95       	com	r22
    53ec:	70 95       	com	r23
    53ee:	80 95       	com	r24
    53f0:	90 95       	com	r25
    53f2:	9b 01       	movw	r18, r22
    53f4:	ac 01       	movw	r20, r24
    53f6:	bd 01       	movw	r22, r26
    53f8:	cf 01       	movw	r24, r30
    53fa:	08 95       	ret

000053fc <__prologue_saves__>:
    53fc:	2f 92       	push	r2
    53fe:	3f 92       	push	r3
    5400:	4f 92       	push	r4
    5402:	5f 92       	push	r5
    5404:	6f 92       	push	r6
    5406:	7f 92       	push	r7
    5408:	8f 92       	push	r8
    540a:	9f 92       	push	r9
    540c:	af 92       	push	r10
    540e:	bf 92       	push	r11
    5410:	cf 92       	push	r12
    5412:	df 92       	push	r13
    5414:	ef 92       	push	r14
    5416:	ff 92       	push	r15
    5418:	0f 93       	push	r16
    541a:	1f 93       	push	r17
    541c:	cf 93       	push	r28
    541e:	df 93       	push	r29
    5420:	cd b7       	in	r28, 0x3d	; 61
    5422:	de b7       	in	r29, 0x3e	; 62
    5424:	ca 1b       	sub	r28, r26
    5426:	db 0b       	sbc	r29, r27
    5428:	0f b6       	in	r0, 0x3f	; 63
    542a:	f8 94       	cli
    542c:	de bf       	out	0x3e, r29	; 62
    542e:	0f be       	out	0x3f, r0	; 63
    5430:	cd bf       	out	0x3d, r28	; 61
    5432:	09 94       	ijmp

00005434 <__epilogue_restores__>:
    5434:	2a 88       	ldd	r2, Y+18	; 0x12
    5436:	39 88       	ldd	r3, Y+17	; 0x11
    5438:	48 88       	ldd	r4, Y+16	; 0x10
    543a:	5f 84       	ldd	r5, Y+15	; 0x0f
    543c:	6e 84       	ldd	r6, Y+14	; 0x0e
    543e:	7d 84       	ldd	r7, Y+13	; 0x0d
    5440:	8c 84       	ldd	r8, Y+12	; 0x0c
    5442:	9b 84       	ldd	r9, Y+11	; 0x0b
    5444:	aa 84       	ldd	r10, Y+10	; 0x0a
    5446:	b9 84       	ldd	r11, Y+9	; 0x09
    5448:	c8 84       	ldd	r12, Y+8	; 0x08
    544a:	df 80       	ldd	r13, Y+7	; 0x07
    544c:	ee 80       	ldd	r14, Y+6	; 0x06
    544e:	fd 80       	ldd	r15, Y+5	; 0x05
    5450:	0c 81       	ldd	r16, Y+4	; 0x04
    5452:	1b 81       	ldd	r17, Y+3	; 0x03
    5454:	aa 81       	ldd	r26, Y+2	; 0x02
    5456:	b9 81       	ldd	r27, Y+1	; 0x01
    5458:	ce 0f       	add	r28, r30
    545a:	d1 1d       	adc	r29, r1
    545c:	0f b6       	in	r0, 0x3f	; 63
    545e:	f8 94       	cli
    5460:	de bf       	out	0x3e, r29	; 62
    5462:	0f be       	out	0x3f, r0	; 63
    5464:	cd bf       	out	0x3d, r28	; 61
    5466:	ed 01       	movw	r28, r26
    5468:	08 95       	ret

0000546a <_exit>:
    546a:	f8 94       	cli

0000546c <__stop_program>:
    546c:	ff cf       	rjmp	.-2      	; 0x546c <__stop_program>
