<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>glip: UART FPGA Logic</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">glip
   &#160;<span id="projectnumber">0.1.0-dev</span>
   </div>
   <div id="projectbrief">The Generic Logic Interfacing Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>GLIP&#160;Introduction</span></a></li>
      <li><a href="examples.html"><span>Demos</span></a></li>
      <li><a href="modules.html"><span>Documentation</span></a></li>
      <li><a href="download.html"><span>Download</span></a></li>
      <li><a href="contact.html"><span>Contact</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__backend__uart-logic.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a>  </div>
  <div class="headertitle">
<div class="title">UART FPGA Logic<div class="ingroups"><a class="el" href="group__backend.html">Backends</a> &raquo; <a class="el" href="group__backend__uart.html">UART</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__backend__uart-examples-nexys4ddr__loopback"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__backend__uart-examples-nexys4ddr__loopback.html">Nexys4 DDR UART Loopback Demo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__backend__uart-examples-VCU108__loopback"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__backend__uart-examples-VCU108__loopback.html">VCU108 UART Loopback Demo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The GLIP logic provides the interface between the UART controller and the user logic. This is essentially serialization and de-serialization of the UART data stream.</p>
<p>The Verilog toplevel module <code>glip_uart_toplevel</code> implements the <a class="el" href="group__logicif.html">common GLIP logic interface</a>.</p>
<p>Additionally, the following signals are available in <code>glip_uart_toplevel</code>.</p>
<table class="doxtable">
<tr>
<th>Port Name </th><th align="center">Width </th><th align="center">Direction </th><th>Description  </th></tr>
<tr>
<td>clk_io </td><td align="center">1 </td><td align="center">IN </td><td>I/O clock </td></tr>
<tr>
<td>uart_rx </td><td align="center">1 </td><td align="center">IN </td><td>RX signal </td></tr>
<tr>
<td>uart_tx </td><td align="center">1 </td><td align="center">OUT </td><td>TX signal </td></tr>
<tr>
<td>uart_cts_n </td><td align="center">1 </td><td align="center">IN </td><td>clear to send, flow control for TX. active low </td></tr>
<tr>
<td>uart_rts_n </td><td align="center">1 </td><td align="center">OUT </td><td>ready to send, flow control for RX. active low </td></tr>
</table>
<p>The following parameters are available.</p>
<table class="doxtable">
<tr>
<th>Name </th><th>Description  </th></tr>
<tr>
<td>FREQ_CLK_IO </td><td>Frequency of the I/O clock <code>clk_io</code> </td></tr>
<tr>
<td>BAUD </td><td>Baud rate (default: 115200) </td></tr>
<tr>
<td>WIDTH </td><td>Width of the FIFO (<code>fifo_*</code>) ports. Supported values: 8 and 16. Default: 8 </td></tr>
<tr>
<td>BUFFER_OUT_DEPTH </td><td>Size of the output buffer (i.e. the buffer between the FPGA and the host) in bytes. Default: 4096 bytes </td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Jan 11 2017 15:51:41 for glip by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
