{"vcs1":{"timestamp_begin":1731521187.853780347, "rt":2.07, "ut":0.49, "st":0.24}}
{"vcselab":{"timestamp_begin":1731521189.997895757, "rt":0.92, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1731521190.991321681, "rt":0.31, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731521187.246672888}
{"VCS_COMP_START_TIME": 1731521187.246672888}
{"VCS_COMP_END_TIME": 1731521192.514907661}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331848}}
{"stitch_vcselab": {"peak_mem": 231548}}
