$date
	Sun Oct 23 07:45:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#455018
b10100 &
b10100 %
1$
b10100 !
1"
#455019
0"
#455022
b1010 &
b1010 %
#455026
b101 &
b101 %
#455030
b10000 &
b10000 %
#455034
b1000 &
b1000 %
#455038
b100 &
b100 %
#455042
b10 &
b10 %
#455046
b1 &
1#
b1 %
#455050
b0 &
b0 %
0#
0$
#1384399
b10011 !
1"
#1384402
b10011 &
b10011 %
1$
#1384403
0"
#1384406
b111010 &
b111010 %
#1384410
b11101 &
b11101 %
#1384414
b1011000 &
b1011000 %
#1384418
b101100 &
b101100 %
#1384422
b10110 &
b10110 %
#1384426
b1011 &
b1011 %
#1384430
b100010 &
b100010 %
#1384434
b10001 &
b10001 %
#1384438
b110100 &
b110100 %
#1384442
b11010 &
b11010 %
#1384446
b1101 &
b1101 %
#1384450
b101000 &
b101000 %
#1384454
b10100 &
b10100 %
#1384458
b1010 &
b1010 %
#1384462
b101 &
b101 %
#1384466
b10000 &
b10000 %
#1384470
b1000 &
b1000 %
#1384474
b100 &
b100 %
#1384478
b10 &
b10 %
#1384482
b1 &
b1 %
1#
#1384486
b0 &
0#
b0 %
0$
#2417242
b10100 &
b10100 %
1$
b10100 !
1"
#2417243
0"
#2417246
b1010 &
b1010 %
#2417250
b101 &
b101 %
#2417254
b10000 &
b10000 %
#2417258
b1000 &
b1000 %
#2417262
b100 &
b100 %
#2417266
b10 &
b10 %
#2417270
b1 &
1#
b1 %
#2417274
b0 &
b0 %
0#
0$
#4500012
