PPA Report for clock_gated_regfile.v (Module: clock_gated_regfile)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 0
IO Count: 89
Cell Count: 193

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 357.49 MHz
Reg-to-Reg Critical Path Delay: 3.277 ns

POWER METRICS:
-------------
Total Power Consumption: 0.483 W
