[verilog]
defines = ["DEBUG", "VAR=1"]

[textrules]
header_copyright = false

[option]
linter = true
