Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Sep 14 17:44:42 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 10.000}

IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME            | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_25m             | output            | R10     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk_50m             | output            | R11     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk_100m            | output            | P12     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk_100m_180deg     | output            | T9      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk             | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n           | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
NULL

Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N0           | N0                  | 1          
+--------------------------------------------------+


CE Signal:
NULL

Other High Fanout Signal:
+-----------------------------------------------------------------+
| Net_Name               | Driver                   | Fanout     
+-----------------------------------------------------------------+
| N0                     | N0                       | 1          
| clk_25m                | clk_25m_obuf             | 1          
| clk_50m                | clk_50m_obuf             | 1          
| clk_100m               | clk_100m_obuf            | 1          
| clk_100m_180deg        | clk_100m_180deg_obuf     | 1          
| nt_clk_25m             | u_pll_clk/u_pll_e3       | 1          
| nt_clk_50m             | u_pll_clk/u_pll_e3       | 1          
| nt_clk_100m            | u_pll_clk/u_pll_e3       | 1          
| nt_clk_100m_180deg     | u_pll_clk/u_pll_e3       | 1          
| nt_sys_clk             | sys_clk_ibuf             | 1          
| nt_sys_rst_n           | sys_rst_n_ibuf           | 1          
+-----------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 0        | 33840         | 0                  
| LUT                   | 1        | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 6        | 226           | 3                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 30            | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.02 sec.


Inputs and Outputs :
+---------------------------------------------------------------+
| Type       | File Name                                       
+---------------------------------------------------------------+
| Input      | E:/PDS/ip_pll/prj/synthesize/ip_pll_syn.adf     
| Output     | E:/PDS/ip_pll/prj/device_map/ip_pll_map.adf     
|            | E:/PDS/ip_pll/prj/device_map/ip_pll_dmr.prt     
|            | E:/PDS/ip_pll/prj/device_map/ip_pll.dmr         
|            | E:/PDS/ip_pll/prj/device_map/dmr.db             
+---------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 208 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:5s
