// Seed: 361952200
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wand id_9,
    output tri id_10,
    input wor id_11,
    output wand id_12,
    output tri0 id_13,
    output tri id_14,
    input tri0 id_15
);
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    output tri0 id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    output wire id_7,
    input tri0 id_8,
    output tri1 id_9
);
  assign id_3 = id_6;
  module_0(
      id_7, id_6, id_7, id_1, id_5, id_6, id_1, id_1, id_0, id_1, id_0, id_5, id_3, id_3, id_9, id_4
  );
endmodule
