module partsel_00879(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [26:1] x4;
  wire [4:30] x5;
  wire signed [25:1] x6;
  wire [28:0] x7;
  wire signed [0:26] x8;
  wire [4:26] x9;
  wire [2:25] x10;
  wire [3:27] x11;
  wire [5:25] x12;
  wire [24:6] x13;
  wire signed [24:0] x14;
  wire signed [27:0] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [24:1] p0 = 119922904;
  localparam signed [2:29] p1 = 313943830;
  localparam [7:31] p2 = 455572137;
  localparam [0:27] p3 = 281102017;
  assign x4 = {2{x2[18 -: 3]}};
  assign x5 = (p3[23] | x2[21 -: 1]);
  assign x6 = x3;
  assign x7 = (p3[17 + s3] & p0[27 + s3 +: 7]);
  assign x8 = p0;
  assign x9 = (!ctrl[3] && ctrl[0] && ctrl[2] ? (ctrl[0] && ctrl[0] || ctrl[3] ? p0[7 + s1] : x3[7 + s1]) : {p0, (!ctrl[0] || ctrl[3] && ctrl[0] ? ({p0[17 +: 4], (p2 ^ p2[20 -: 4])} ^ (p0[16 +: 4] ^ p3[14 + s3 +: 3])) : p1)});
  assign x10 = p2[20 + s0 +: 1];
  assign x11 = (x5[8] + x7[8 +: 1]);
  assign x12 = ({{(ctrl[0] && !ctrl[1] && ctrl[0] ? (ctrl[1] || !ctrl[1] && !ctrl[3] ? x8[14 +: 3] : p2) : p2[22 + s2 -: 4]), ({2{p1[20 + s0 -: 8]}} + ((p1 + x4[4 + s1]) - x6))}, ((p2[7 + s1] ^ x3) & (ctrl[3] || !ctrl[1] || ctrl[2] ? (p0 ^ x7[18 + s1 +: 6]) : p1[19 +: 3]))} - {{2{({2{p3}} ^ (p2[18 +: 3] & (p1 & p0)))}}, p2[10]});
  assign x13 = p0[13 + s2];
  assign x14 = (x0[14 +: 3] | p3[20 + s2 -: 5]);
  assign x15 = x7;
  assign y0 = (x1 & p0[17 +: 4]);
  assign y1 = p3;
  assign y2 = (!ctrl[3] && ctrl[1] && ctrl[0] ? (!ctrl[3] || ctrl[1] || !ctrl[3] ? x6[3 + s3 -: 1] : (p1 & x2[24 + s2 -: 2])) : (!ctrl[2] && !ctrl[3] && !ctrl[0] ? p1[8 + s1 -: 7] : {{(p3[6 + s2] & x1), (x1[19 +: 3] + p1[9])}, (p0 | ((x4[21] + x1[18 +: 4]) | x13))}));
  assign y3 = {2{(p1[9 + s1 -: 2] & ((x4 ^ p3) - ((p2[10 + s2] & x3[11 +: 4]) + p0)))}};
endmodule
