// Seed: 1486178261
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_5 = 1;
  logic [7:0] id_6;
  assign {1'h0, id_5, id_1} = id_5;
  assign id_1 = id_6[1];
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  for (id_6 = 1; id_6; id_1 = (id_1)) begin
    always begin
      if (1) begin
        $display;
      end
      id_2 <= id_4 - id_1;
    end
    assign id_5 = 1'b0;
  end
  module_0(
      id_6, id_1, id_1, id_6
  );
  wire id_7;
endmodule
