const l=JSON.parse('{"key":"v-6a8efc82","path":"/train/eda/chip-circuit/Part_5-std_cell/5_9_Flip-flop%E5%92%8CLatch%EF%BC%9A%E5%86%85%E9%83%A8%E7%BB%93%E6%9E%84%E5%92%8C%E5%8A%9F%E8%83%BD.html","title":"5.9 Flip-flop和Latch","lang":"zh-CN","frontmatter":{"title":"5.9 Flip-flop和Latch","order":9},"headers":[{"level":2,"title":"Latch和Flip-flop的原理图","slug":"latch和flip-flop的原理图","link":"#latch和flip-flop的原理图","children":[]},{"level":2,"title":"D-Latch的工作原理","slug":"d-latch的工作原理","link":"#d-latch的工作原理","children":[]},{"level":2,"title":"D Flip-flop的工作原理","slug":"d-flip-flop的工作原理","link":"#d-flip-flop的工作原理","children":[]},{"level":2,"title":"链接：","slug":"链接","link":"#链接","children":[]}],"git":{"createdTime":1721213548000,"updatedTime":1721213548000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":5.91,"words":1774},"filePathRelative":"train/eda/chip-circuit/Part_5-std_cell/5_9_Flip-flop和Latch：内部结构和功能.md","localizedDate":"2024年7月17日","excerpt":"<p>Flip-flop是任何ASIC设计中最常用的时序元件，尤其是D型触发器。在D触发器中，D代表延迟，意味着输出是输入D的延迟版本。而Latch是最简单和基本的时序元件。一般来说，需要使用两个Latch来制作一个Flip-flop。Flip-flop对时钟沿沿河敏感，而Latch对时钟电平敏感。接下来的部分将解释Flip-flop和Latch的内部结构和操作。在本文中，我们将仅讨论ASIC设计中最常见的D型Flip-flop和D型Latch。可优先查看链接[2]视频合集。</p>\\n<h2> Latch和Flip-flop的原理图</h2>\\n<p>最简单的设计Latch和Flip-flop都有3个引脚，一个输入数据引脚（D），一个输入时钟/使能引脚（CP/E），一个输出引脚（Q）。还可能有设置和复位引脚，但为简单起见，我们在讨论中不包括这些内容。Latch和Flip-flop的符号表示如图1所示。</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{l as data};
