("S7_BLOCK_TB:/\tS7_BLOCK_TB EXERCISE1 adexl" (("open" (nil hierarchy "/{EXERCISE1 S7_BLOCK_TB adexl }:a"))) nil)("S7_BLOCK_TB:/\tS7_BLOCK_TB EXERCISE1 schematic" (("open" (nil hierarchy "/{EXERCISE1 S7_BLOCK_TB schematic }:a"))) (((-3.475 -2.0375) (3.88125 1.64375)) "a" "adexl-schematic" 60))("S5_STATIC_LIN:/\tS5_STATIC_LIN EXERCISE1 adexl" (("open" (nil hierarchy "/{EXERCISE1 S5_STATIC_LIN adexl }:a"))) nil)("S5_STATIC_LIN:/\tS5_STATIC_LIN EXERCISE1 schematic" (("open" (nil hierarchy "/{EXERCISE1 S5_STATIC_LIN schematic }:a"))) (((-3.3 -3.025) (7.55 2.55)) "a" "Schematics" 48))("GMID_PMOS_L:/\tGMID_PMOS_L CHARACTERIZATION schematic" (("open" (nil hierarchy "/{CHARACTERIZATION GMID_PMOS_L schematic }:a"))) (((-1.41875 0.29375) (0.54375 1.3)) "a" "Schematics" 34))("GMID_NMOS_L:/\tGMID_NMOS_L CHARACTERIZATION schematic" (("open" (nil hierarchy "/{CHARACTERIZATION GMID_NMOS_L schematic }:a"))) (((-1.1875 0.29375) (0.76875 1.3)) "a" "Schematics" 31))("GMID_NMOS_L:/\tGMID_NMOS_L CHARACTERIZATION adexl" (("open" (nil hierarchy "/{CHARACTERIZATION GMID_NMOS_L adexl }:a"))) nil)("DC_BIAS_NMOS_L:/\tDC_BIAS_NMOS_L CHARACTERIZATION schematic" (("open" (nil hierarchy "/{CHARACTERIZATION DC_BIAS_NMOS_L schematic }:a"))) (((-1.4125 -2.575) (5.8 1.125)) "a" "Schematics" 12))("FAST_BIAS:/\tFAST_BIAS CHARACTERIZATION schematic" (("open" (nil hierarchy "/{CHARACTERIZATION FAST_BIAS schematic }:a"))) (((-1.79375 -1.9) (2.73125 0.49375)) "a" "Schematics" 8))("FAST_BIAS_L:/\tFAST_BIAS_L CHARACTERIZATION schematic" (("open" (nil hierarchy "/{CHARACTERIZATION FAST_BIAS_L schematic }:a"))) (((-0.975 -3.66875) (7.15 0.63125)) "a" "Schematics" 6))