Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne27.ecn.purdue.edu, pid 6618
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/ns_m_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/ns_m_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cf1d5c0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cf27630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cf2f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cf3a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cf42630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cecc630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ced4630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cedf630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cee7630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ceef630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cef9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cf01630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce8b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce93630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce9d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cea6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ceb0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ceb8630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cec1630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce4a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce52630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce5d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce66630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce70630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce78630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce82630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce0a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce14630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce1d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce26630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce2f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce37630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce41630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cdc9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cdd2630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cddc630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cde5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cdee630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cdf7630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ce01630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd8a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd93630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd9c630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cda4630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cdad630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cdb6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cdbf630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cdc8630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd51630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd5b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd65630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd6f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd77630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd81630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd09630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd12630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd1b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd24630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd2d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd35630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd3f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304cd47630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ccd1630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f304ccdb630>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cce5320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cce5d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cced7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304ccf6278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304ccf6cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304ccff748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cd081d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cd08c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc906a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc9a128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc9ab70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cca35f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304ccab080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304ccabac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304ccb3550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304ccb3f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304ccbea20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304ccc64a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304ccc6ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc4e978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc57400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc57e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc628d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc6a358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc6ada0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc72828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc7c2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc7ccf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc85780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc0e208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc0ec50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc166d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc20160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc20ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc29630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc320b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc32b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc3b588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc3bfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc45a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbcc4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbccf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbd79b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbe0438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbe0e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbe8908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbf1390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbf1dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbfb860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc032e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cc03d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cb8b7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cb95240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cb95c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cb9e710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cba8198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cba8be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbb0668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbb0fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304dc67ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbbf550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cbbff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cb49a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f304cb524a8>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb52dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb5a048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb5a278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb5a4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb5a6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb5a908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb5ab38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb5ad68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb5af98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb66208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb66438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb66668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb66898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb66ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb66cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f304cb66f28>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f304cb18e48>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f304cb224a8>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51479813786500 because a thread reached the max instruction count
