#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5629c76a74b0 .scope module, "BUF" "BUF" 2 1;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f38f06ad018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5629c777a220 .functor BUFZ 1, o0x7f38f06ad018, C4<0>, C4<0>, C4<0>;
v0x5629c7732040_0 .net "A", 0 0, o0x7f38f06ad018;  0 drivers
v0x5629c7733650_0 .net "Y", 0 0, L_0x5629c777a220;  1 drivers
S_0x5629c76b3000 .scope module, "DFF" "DFF" 2 25;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
o0x7f38f06ad0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5629c773bc00_0 .net "C", 0 0, o0x7f38f06ad0d8;  0 drivers
o0x7f38f06ad108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5629c773ca70_0 .net "D", 0 0, o0x7f38f06ad108;  0 drivers
v0x5629c773f590_0 .var "Q", 0 0;
E_0x5629c7663810 .event posedge, v0x5629c773bc00_0;
S_0x5629c76b3180 .scope module, "DFFSR" "DFFSR" 2 32;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f38f06ad1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5629c7740f40_0 .net "C", 0 0, o0x7f38f06ad1f8;  0 drivers
o0x7f38f06ad228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5629c7741720_0 .net "D", 0 0, o0x7f38f06ad228;  0 drivers
v0x5629c7764780_0 .var "Q", 0 0;
o0x7f38f06ad288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5629c7764820_0 .net "R", 0 0, o0x7f38f06ad288;  0 drivers
o0x7f38f06ad2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5629c77648e0_0 .net "S", 0 0, o0x7f38f06ad2b8;  0 drivers
E_0x5629c7663920 .event posedge, v0x5629c7764820_0, v0x5629c77648e0_0, v0x5629c7740f40_0;
S_0x5629c769ab20 .scope module, "NAND" "NAND" 2 13;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f38f06ad3d8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f38f06ad408 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5629c777a2b0 .functor AND 1, o0x7f38f06ad3d8, o0x7f38f06ad408, C4<1>, C4<1>;
L_0x5629c777a320 .functor NOT 1, L_0x5629c777a2b0, C4<0>, C4<0>, C4<0>;
v0x5629c7764a90_0 .net "A", 0 0, o0x7f38f06ad3d8;  0 drivers
v0x5629c7764b70_0 .net "B", 0 0, o0x7f38f06ad408;  0 drivers
v0x5629c7764c30_0 .net "Y", 0 0, L_0x5629c777a320;  1 drivers
v0x5629c7764cd0_0 .net *"_s0", 0 0, L_0x5629c777a2b0;  1 drivers
S_0x5629c769aca0 .scope module, "NOR" "NOR" 2 19;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f38f06ad528 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f38f06ad558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5629c777a390 .functor OR 1, o0x7f38f06ad528, o0x7f38f06ad558, C4<0>, C4<0>;
L_0x5629c777a400 .functor NOT 1, L_0x5629c777a390, C4<0>, C4<0>, C4<0>;
v0x5629c7764e30_0 .net "A", 0 0, o0x7f38f06ad528;  0 drivers
v0x5629c7764ef0_0 .net "B", 0 0, o0x7f38f06ad558;  0 drivers
v0x5629c7764fb0_0 .net "Y", 0 0, L_0x5629c777a400;  1 drivers
v0x5629c7765050_0 .net *"_s0", 0 0, L_0x5629c777a390;  1 drivers
S_0x5629c769b990 .scope module, "NOT" "NOT" 2 7;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f38f06ad678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5629c777a470 .functor NOT 1, o0x7f38f06ad678, C4<0>, C4<0>, C4<0>;
v0x5629c77651b0_0 .net "A", 0 0, o0x7f38f06ad678;  0 drivers
v0x5629c7765270_0 .net "Y", 0 0, L_0x5629c777a470;  1 drivers
S_0x5629c769bb10 .scope module, "testbench" "testbench" 3 6;
 .timescale -9 -10;
v0x5629c7778090_0 .net "clk_2f", 0 0, v0x5629c7776700_0;  1 drivers
v0x5629c7778150_0 .net "clk_32f", 0 0, v0x5629c77768b0_0;  1 drivers
v0x5629c7778320_0 .net "clk_4f", 0 0, v0x5629c7776970_0;  1 drivers
v0x5629c77783c0_0 .net "clk_f", 0 0, v0x5629c7776a10_0;  1 drivers
v0x5629c7778460_0 .net "data_in_0", 7 0, v0x5629c7776ab0_0;  1 drivers
v0x5629c7778500_0 .net "data_in_1", 7 0, v0x5629c7776ba0_0;  1 drivers
v0x5629c77785a0_0 .net "data_in_2", 7 0, v0x5629c7776c40_0;  1 drivers
v0x5629c7778660_0 .net "data_in_3", 7 0, v0x5629c7776d00_0;  1 drivers
v0x5629c77787b0_0 .net "data_out_0_cond", 7 0, v0x5629c77662d0_0;  1 drivers
v0x5629c7778990_0 .net "data_out_1_cond", 7 0, v0x5629c77664e0_0;  1 drivers
v0x5629c7778ae0_0 .net "data_out_2_cond", 7 0, v0x5629c77666a0_0;  1 drivers
v0x5629c7778c30_0 .net "data_out_3_cond", 7 0, v0x5629c7766780_0;  1 drivers
v0x5629c7778d80_0 .net "recirc_4_cond", 7 0, v0x5629c7770510_0;  1 drivers
v0x5629c7778ed0_0 .net "recirc_5_cond", 7 0, v0x5629c77705f0_0;  1 drivers
v0x5629c7779020_0 .net "recirc_6_cond", 7 0, v0x5629c77706d0_0;  1 drivers
v0x5629c7779170_0 .net "recirc_7_cond", 7 0, v0x5629c77707b0_0;  1 drivers
v0x5629c77792c0_0 .net "reset_L", 0 0, v0x5629c77773c0_0;  1 drivers
v0x5629c7779470_0 .net "valid_in_0", 0 0, v0x5629c7777570_0;  1 drivers
v0x5629c7779510_0 .net "valid_in_1", 0 0, v0x5629c7777610_0;  1 drivers
v0x5629c7779640_0 .net "valid_in_2", 0 0, v0x5629c77776b0_0;  1 drivers
v0x5629c7779770_0 .net "valid_in_3", 0 0, v0x5629c7777750_0;  1 drivers
v0x5629c77798a0_0 .net "valid_out_0_cond", 0 0, v0x5629c7766a20_0;  1 drivers
v0x5629c77799d0_0 .net "valid_out_1_cond", 0 0, v0x5629c7766ba0_0;  1 drivers
v0x5629c7779b00_0 .net "valid_out_2_cond", 0 0, v0x5629c7766d20_0;  1 drivers
v0x5629c7779c30_0 .net "valid_out_3_cond", 0 0, v0x5629c7766de0_0;  1 drivers
v0x5629c7779d60_0 .net "valid_r_4_cond", 0 0, v0x5629c7771420_0;  1 drivers
v0x5629c7779e90_0 .net "valid_r_5_cond", 0 0, v0x5629c77714e0_0;  1 drivers
v0x5629c7779fc0_0 .net "valid_r_6_cond", 0 0, v0x5629c77715a0_0;  1 drivers
v0x5629c777a0f0_0 .net "valid_r_7_cond", 0 0, v0x5629c7771660_0;  1 drivers
S_0x5629c7765390 .scope module, "phy" "phy" 3 46, 4 5 0, S_0x5629c769bb10;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_in_0"
    .port_info 1 /INPUT 8 "data_in_1"
    .port_info 2 /INPUT 8 "data_in_2"
    .port_info 3 /INPUT 8 "data_in_3"
    .port_info 4 /INPUT 1 "reset_L"
    .port_info 5 /INPUT 1 "valid_in_0"
    .port_info 6 /INPUT 1 "valid_in_1"
    .port_info 7 /INPUT 1 "valid_in_2"
    .port_info 8 /INPUT 1 "valid_in_3"
    .port_info 9 /INPUT 1 "clk_f"
    .port_info 10 /INPUT 1 "clk_2f"
    .port_info 11 /INPUT 1 "clk_4f"
    .port_info 12 /INPUT 1 "clk_32f"
    .port_info 13 /OUTPUT 8 "recirc_4"
    .port_info 14 /OUTPUT 8 "recirc_5"
    .port_info 15 /OUTPUT 8 "recirc_6"
    .port_info 16 /OUTPUT 8 "recirc_7"
    .port_info 17 /OUTPUT 1 "valid_r_4"
    .port_info 18 /OUTPUT 1 "valid_r_5"
    .port_info 19 /OUTPUT 1 "valid_r_6"
    .port_info 20 /OUTPUT 1 "valid_r_7"
    .port_info 21 /OUTPUT 8 "data_out_0"
    .port_info 22 /OUTPUT 8 "data_out_1"
    .port_info 23 /OUTPUT 8 "data_out_2"
    .port_info 24 /OUTPUT 8 "data_out_3"
    .port_info 25 /OUTPUT 1 "valid_out_0"
    .port_info 26 /OUTPUT 1 "valid_out_1"
    .port_info 27 /OUTPUT 1 "valid_out_2"
    .port_info 28 /OUTPUT 1 "valid_out_3"
v0x5629c7774170_0 .net "clk_2f", 0 0, v0x5629c7776700_0;  alias, 1 drivers
v0x5629c7774230_0 .net "clk_32f", 0 0, v0x5629c77768b0_0;  alias, 1 drivers
v0x5629c77742f0_0 .net "clk_4f", 0 0, v0x5629c7776970_0;  alias, 1 drivers
v0x5629c77743c0_0 .net "clk_f", 0 0, v0x5629c7776a10_0;  alias, 1 drivers
v0x5629c7774460_0 .net "data_in_0", 7 0, v0x5629c7776ab0_0;  alias, 1 drivers
v0x5629c7774550_0 .net "data_in_1", 7 0, v0x5629c7776ba0_0;  alias, 1 drivers
v0x5629c7774640_0 .net "data_in_2", 7 0, v0x5629c7776c40_0;  alias, 1 drivers
v0x5629c7774750_0 .net "data_in_3", 7 0, v0x5629c7776d00_0;  alias, 1 drivers
v0x5629c7774860_0 .net "data_out", 0 0, v0x5629c776f000_0;  1 drivers
v0x5629c7774900_0 .net "data_out_0", 7 0, v0x5629c77662d0_0;  alias, 1 drivers
v0x5629c77749c0_0 .net "data_out_1", 7 0, v0x5629c77664e0_0;  alias, 1 drivers
v0x5629c7774a80_0 .net "data_out_2", 7 0, v0x5629c77666a0_0;  alias, 1 drivers
v0x5629c7774b90_0 .net "data_out_3", 7 0, v0x5629c7766780_0;  alias, 1 drivers
v0x5629c7774ca0_0 .net "idle_out", 0 0, v0x5629c7768730_0;  1 drivers
v0x5629c7774dd0_0 .net "recirc_4", 7 0, v0x5629c7770510_0;  alias, 1 drivers
v0x5629c7774e90_0 .net "recirc_5", 7 0, v0x5629c77705f0_0;  alias, 1 drivers
v0x5629c7774fa0_0 .net "recirc_6", 7 0, v0x5629c77706d0_0;  alias, 1 drivers
v0x5629c77751c0_0 .net "recirc_7", 7 0, v0x5629c77707b0_0;  alias, 1 drivers
v0x5629c77752d0_0 .net "reset_L", 0 0, v0x5629c77773c0_0;  alias, 1 drivers
v0x5629c7775370_0 .net "valid_in_0", 0 0, v0x5629c7777570_0;  alias, 1 drivers
v0x5629c7775460_0 .net "valid_in_1", 0 0, v0x5629c7777610_0;  alias, 1 drivers
v0x5629c7775550_0 .net "valid_in_2", 0 0, v0x5629c77776b0_0;  alias, 1 drivers
v0x5629c7775640_0 .net "valid_in_3", 0 0, v0x5629c7777750_0;  alias, 1 drivers
v0x5629c7775730_0 .net "valid_out_0", 0 0, v0x5629c7766a20_0;  alias, 1 drivers
v0x5629c7775820_0 .net "valid_out_1", 0 0, v0x5629c7766ba0_0;  alias, 1 drivers
v0x5629c7775910_0 .net "valid_out_2", 0 0, v0x5629c7766d20_0;  alias, 1 drivers
v0x5629c7775a00_0 .net "valid_out_3", 0 0, v0x5629c7766de0_0;  alias, 1 drivers
v0x5629c7775af0_0 .net "valid_r_4", 0 0, v0x5629c7771420_0;  alias, 1 drivers
v0x5629c7775be0_0 .net "valid_r_5", 0 0, v0x5629c77714e0_0;  alias, 1 drivers
v0x5629c7775cd0_0 .net "valid_r_6", 0 0, v0x5629c77715a0_0;  alias, 1 drivers
v0x5629c7775dc0_0 .net "valid_r_7", 0 0, v0x5629c7771660_0;  alias, 1 drivers
S_0x5629c7765820 .scope module, "phy_rx" "phy_rx" 4 76, 5 6 0, S_0x5629c7765390;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_L"
    .port_info 1 /INPUT 1 "clk_f"
    .port_info 2 /INPUT 1 "clk_2f"
    .port_info 3 /INPUT 1 "clk_4f"
    .port_info 4 /INPUT 1 "clk_32f"
    .port_info 5 /INPUT 1 "datos_paralelo_serial"
    .port_info 6 /OUTPUT 1 "idle_out"
    .port_info 7 /OUTPUT 8 "data_out_0"
    .port_info 8 /OUTPUT 8 "data_out_1"
    .port_info 9 /OUTPUT 8 "data_out_2"
    .port_info 10 /OUTPUT 8 "data_out_3"
    .port_info 11 /OUTPUT 1 "valid_out_0"
    .port_info 12 /OUTPUT 1 "valid_out_1"
    .port_info 13 /OUTPUT 1 "valid_out_2"
    .port_info 14 /OUTPUT 1 "valid_out_3"
v0x5629c7769770_0 .net "active", 0 0, v0x5629c7768f80_0;  1 drivers
v0x5629c7769830_0 .net "clk_2f", 0 0, v0x5629c7776700_0;  alias, 1 drivers
v0x5629c7769940_0 .net "clk_32f", 0 0, v0x5629c77768b0_0;  alias, 1 drivers
v0x5629c7769a30_0 .net "clk_4f", 0 0, v0x5629c7776970_0;  alias, 1 drivers
v0x5629c7769ad0_0 .net "clk_f", 0 0, v0x5629c7776a10_0;  alias, 1 drivers
v0x5629c7769bc0_0 .net "data_00", 7 0, v0x5629c7767a30_0;  1 drivers
v0x5629c7769cb0_0 .net "data_11", 7 0, v0x5629c7767be0_0;  1 drivers
v0x5629c7769da0_0 .net "data_out_0", 7 0, v0x5629c77662d0_0;  alias, 1 drivers
v0x5629c7769e40_0 .net "data_out_1", 7 0, v0x5629c77664e0_0;  alias, 1 drivers
v0x5629c7769ee0_0 .net "data_out_2", 7 0, v0x5629c77666a0_0;  alias, 1 drivers
v0x5629c7769f80_0 .net "data_out_3", 7 0, v0x5629c7766780_0;  alias, 1 drivers
v0x5629c776a020_0 .net "datos_paralelo_serial", 0 0, v0x5629c776f000_0;  alias, 1 drivers
v0x5629c776a0f0_0 .net "idle_out", 0 0, v0x5629c7768730_0;  alias, 1 drivers
v0x5629c776a1c0_0 .net "rst_L", 0 0, v0x5629c77773c0_0;  alias, 1 drivers
v0x5629c776a260_0 .net "sp_out", 7 0, v0x5629c7769500_0;  1 drivers
v0x5629c776a350_0 .net "valid_00", 0 0, v0x5629c7767cd0_0;  1 drivers
v0x5629c776a440_0 .net "valid_11", 0 0, v0x5629c7767e40_0;  1 drivers
v0x5629c776a640_0 .net "valid_out_0", 0 0, v0x5629c7766a20_0;  alias, 1 drivers
v0x5629c776a6e0_0 .net "valid_out_1", 0 0, v0x5629c7766ba0_0;  alias, 1 drivers
v0x5629c776a780_0 .net "valid_out_2", 0 0, v0x5629c7766d20_0;  alias, 1 drivers
v0x5629c776a820_0 .net "valid_out_3", 0 0, v0x5629c7766de0_0;  alias, 1 drivers
v0x5629c776a8c0_0 .net "valid_out_sp", 0 0, v0x5629c77695c0_0;  1 drivers
S_0x5629c7765b80 .scope module, "demux_L1_0" "DEMUX_L1" 5 60, 6 1 0, S_0x5629c7765820;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_00"
    .port_info 1 /INPUT 8 "data_11"
    .port_info 2 /INPUT 1 "valid_00"
    .port_info 3 /INPUT 1 "valid_11"
    .port_info 4 /INPUT 1 "clk_f"
    .port_info 5 /INPUT 1 "clk_2f"
    .port_info 6 /OUTPUT 8 "data_0"
    .port_info 7 /OUTPUT 8 "data_1"
    .port_info 8 /OUTPUT 8 "data_2"
    .port_info 9 /OUTPUT 8 "data_3"
    .port_info 10 /OUTPUT 1 "valid_0"
    .port_info 11 /OUTPUT 1 "valid_1"
    .port_info 12 /OUTPUT 1 "valid_2"
    .port_info 13 /OUTPUT 1 "valid_3"
v0x5629c7765f90_0 .var "c", 7 0;
v0x5629c7766090_0 .net "clk_2f", 0 0, v0x5629c7776700_0;  alias, 1 drivers
v0x5629c7766150_0 .net "clk_f", 0 0, v0x5629c7776a10_0;  alias, 1 drivers
v0x5629c77661f0_0 .var "d", 7 0;
v0x5629c77662d0_0 .var "data_0", 7 0;
v0x5629c7766400_0 .net "data_00", 7 0, v0x5629c7767a30_0;  alias, 1 drivers
v0x5629c77664e0_0 .var "data_1", 7 0;
v0x5629c77665c0_0 .net "data_11", 7 0, v0x5629c7767be0_0;  alias, 1 drivers
v0x5629c77666a0_0 .var "data_2", 7 0;
v0x5629c7766780_0 .var "data_3", 7 0;
v0x5629c7766860_0 .var "e", 7 0;
v0x5629c7766940_0 .var "f", 7 0;
v0x5629c7766a20_0 .var "valid_0", 0 0;
v0x5629c7766ae0_0 .net "valid_00", 0 0, v0x5629c7767cd0_0;  alias, 1 drivers
v0x5629c7766ba0_0 .var "valid_1", 0 0;
v0x5629c7766c60_0 .net "valid_11", 0 0, v0x5629c7767e40_0;  alias, 1 drivers
v0x5629c7766d20_0 .var "valid_2", 0 0;
v0x5629c7766de0_0 .var "valid_3", 0 0;
v0x5629c7766ea0_0 .var "validt_0", 0 0;
v0x5629c7766f60_0 .var "validt_1", 0 0;
v0x5629c7767020_0 .var "validt_2", 0 0;
v0x5629c77670e0_0 .var "validt_3", 0 0;
E_0x5629c774e1b0 .event posedge, v0x5629c7766150_0;
E_0x5629c774f770 .event negedge, v0x5629c7766090_0;
E_0x5629c7765f30 .event posedge, v0x5629c7766090_0;
S_0x5629c7767360 .scope module, "demux_L2_0" "DEMUX_L2" 5 48, 7 1 0, S_0x5629c7765820;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_000"
    .port_info 1 /INPUT 1 "valid_000"
    .port_info 2 /INPUT 1 "clk_4f"
    .port_info 3 /INPUT 1 "clk_2f"
    .port_info 4 /OUTPUT 8 "data_00"
    .port_info 5 /OUTPUT 8 "data_11"
    .port_info 6 /OUTPUT 1 "valid_00"
    .port_info 7 /OUTPUT 1 "valid_11"
v0x5629c77676e0_0 .var "a", 7 0;
v0x5629c77677e0_0 .var "b", 7 0;
v0x5629c77678c0_0 .net "clk_2f", 0 0, v0x5629c7776700_0;  alias, 1 drivers
v0x5629c7767990_0 .net "clk_4f", 0 0, v0x5629c7776970_0;  alias, 1 drivers
v0x5629c7767a30_0 .var "data_00", 7 0;
v0x5629c7767b20_0 .net "data_000", 7 0, v0x5629c7769500_0;  alias, 1 drivers
v0x5629c7767be0_0 .var "data_11", 7 0;
v0x5629c7767cd0_0 .var "valid_00", 0 0;
v0x5629c7767da0_0 .net "valid_000", 0 0, v0x5629c77695c0_0;  alias, 1 drivers
v0x5629c7767e40_0 .var "valid_11", 0 0;
v0x5629c7767f10_0 .var "validt_00", 0 0;
v0x5629c7767fb0_0 .var "validt_11", 0 0;
E_0x5629c7767620 .event negedge, v0x5629c7767990_0;
E_0x5629c7767680 .event posedge, v0x5629c7767990_0;
S_0x5629c7768150 .scope module, "parelelo_serial_rx_0" "paralelo_serial_rx" 5 39, 8 1 0, S_0x5629c7765820;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "active"
    .port_info 1 /INPUT 1 "clk_4f"
    .port_info 2 /INPUT 1 "clk_32f"
    .port_info 3 /INPUT 1 "rst_L"
    .port_info 4 /OUTPUT 1 "idle_out"
v0x5629c77683f0_0 .net "active", 0 0, v0x5629c7768f80_0;  alias, 1 drivers
v0x5629c77684d0_0 .net "clk_32f", 0 0, v0x5629c77768b0_0;  alias, 1 drivers
v0x5629c7768590_0 .net "clk_4f", 0 0, v0x5629c7776970_0;  alias, 1 drivers
v0x5629c7768690_0 .var "data2send", 7 0;
v0x5629c7768730_0 .var "idle_out", 0 0;
v0x5629c7768840_0 .var "index", 2 0;
v0x5629c7768920_0 .net "rst_L", 0 0, v0x5629c77773c0_0;  alias, 1 drivers
E_0x5629c7768330 .event edge, v0x5629c7768840_0, v0x5629c7768690_0;
E_0x5629c7768390 .event posedge, v0x5629c77684d0_0;
S_0x5629c7768a80 .scope module, "serial_paralelo_rx_0" "serial_paralelo_rx" 5 28, 9 1 0, S_0x5629c7765820;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 8 "sp_out"
    .port_info 1 /OUTPUT 1 "valid_out_sp"
    .port_info 2 /OUTPUT 1 "active"
    .port_info 3 /INPUT 1 "data_in"
    .port_info 4 /INPUT 1 "rst_L"
    .port_info 5 /INPUT 1 "clk_4f"
    .port_info 6 /INPUT 1 "clk_32f"
v0x5629c7768e80_0 .var "BCcounter", 2 0;
v0x5629c7768f80_0 .var "active", 0 0;
v0x5629c7769040_0 .net "clk_32f", 0 0, v0x5629c77768b0_0;  alias, 1 drivers
v0x5629c7769140_0 .net "clk_4f", 0 0, v0x5629c7776970_0;  alias, 1 drivers
v0x5629c7769230_0 .var "counter", 2 0;
v0x5629c7769320_0 .net "data_in", 0 0, v0x5629c776f000_0;  alias, 1 drivers
v0x5629c77693c0_0 .net "rst_L", 0 0, v0x5629c77773c0_0;  alias, 1 drivers
v0x5629c7769460_0 .var "serial_in", 7 0;
v0x5629c7769500_0 .var "sp_out", 7 0;
v0x5629c77695c0_0 .var "valid_out_sp", 0 0;
E_0x5629c7768d40 .event edge, v0x5629c77683f0_0, v0x5629c7767b20_0;
E_0x5629c7768dc0 .event edge, v0x5629c7768e80_0;
E_0x5629c7768e20 .event negedge, v0x5629c77684d0_0;
S_0x5629c776aad0 .scope module, "phy_tx" "phy_tx" 4 49, 10 6 0, S_0x5629c7765390;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "data_out"
    .port_info 1 /OUTPUT 8 "recirc_4"
    .port_info 2 /OUTPUT 8 "recirc_5"
    .port_info 3 /OUTPUT 8 "recirc_6"
    .port_info 4 /OUTPUT 8 "recirc_7"
    .port_info 5 /OUTPUT 1 "valid_r_4"
    .port_info 6 /OUTPUT 1 "valid_r_5"
    .port_info 7 /OUTPUT 1 "valid_r_6"
    .port_info 8 /OUTPUT 1 "valid_r_7"
    .port_info 9 /INPUT 1 "clk_f"
    .port_info 10 /INPUT 1 "clk_2f"
    .port_info 11 /INPUT 1 "clk_4f"
    .port_info 12 /INPUT 1 "clk_32f"
    .port_info 13 /INPUT 1 "reset_L"
    .port_info 14 /INPUT 8 "data_in_0"
    .port_info 15 /INPUT 8 "data_in_1"
    .port_info 16 /INPUT 8 "data_in_2"
    .port_info 17 /INPUT 8 "data_in_3"
    .port_info 18 /INPUT 1 "valid_in_0"
    .port_info 19 /INPUT 1 "valid_in_1"
    .port_info 20 /INPUT 1 "valid_in_2"
    .port_info 21 /INPUT 1 "valid_in_3"
    .port_info 22 /INPUT 1 "data_in"
v0x5629c7772510_0 .net "clk_2f", 0 0, v0x5629c7776700_0;  alias, 1 drivers
v0x5629c77725d0_0 .net "clk_32f", 0 0, v0x5629c77768b0_0;  alias, 1 drivers
v0x5629c7772690_0 .net "clk_4f", 0 0, v0x5629c7776970_0;  alias, 1 drivers
v0x5629c7772730_0 .net "clk_f", 0 0, v0x5629c7776a10_0;  alias, 1 drivers
v0x5629c77727d0_0 .net "data_000", 7 0, v0x5629c776d330_0;  1 drivers
v0x5629c7772870_0 .net "data_in", 0 0, v0x5629c7768730_0;  alias, 1 drivers
v0x5629c7772910_0 .net "data_in_0", 7 0, v0x5629c7776ab0_0;  alias, 1 drivers
v0x5629c77729b0_0 .net "data_in_1", 7 0, v0x5629c7776ba0_0;  alias, 1 drivers
v0x5629c7772a50_0 .net "data_in_2", 7 0, v0x5629c7776c40_0;  alias, 1 drivers
v0x5629c7772b80_0 .net "data_in_3", 7 0, v0x5629c7776d00_0;  alias, 1 drivers
v0x5629c7772c20_0 .net "data_out", 0 0, v0x5629c776f000_0;  alias, 1 drivers
v0x5629c7772cc0_0 .net "idle", 0 0, v0x5629c77722c0_0;  1 drivers
v0x5629c7772d60_0 .net "recirc_0", 7 0, v0x5629c7770120_0;  1 drivers
v0x5629c7772e00_0 .net "recirc_1", 7 0, v0x5629c77701e0_0;  1 drivers
v0x5629c7772ec0_0 .net "recirc_2", 7 0, v0x5629c77702f0_0;  1 drivers
v0x5629c7772f80_0 .net "recirc_3", 7 0, v0x5629c7770400_0;  1 drivers
v0x5629c7773040_0 .net "recirc_4", 7 0, v0x5629c7770510_0;  alias, 1 drivers
v0x5629c7773210_0 .net "recirc_5", 7 0, v0x5629c77705f0_0;  alias, 1 drivers
v0x5629c77732b0_0 .net "recirc_6", 7 0, v0x5629c77706d0_0;  alias, 1 drivers
v0x5629c7773350_0 .net "recirc_7", 7 0, v0x5629c77707b0_0;  alias, 1 drivers
v0x5629c77733f0_0 .net "reset_L", 0 0, v0x5629c77773c0_0;  alias, 1 drivers
v0x5629c7773490_0 .net "valid_000", 0 0, v0x5629c776d6a0_0;  1 drivers
v0x5629c7773530_0 .net "valid_in_0", 0 0, v0x5629c7777570_0;  alias, 1 drivers
v0x5629c77735d0_0 .net "valid_in_1", 0 0, v0x5629c7777610_0;  alias, 1 drivers
v0x5629c7773670_0 .net "valid_in_2", 0 0, v0x5629c77776b0_0;  alias, 1 drivers
v0x5629c7773710_0 .net "valid_in_3", 0 0, v0x5629c7777750_0;  alias, 1 drivers
v0x5629c77737e0_0 .net "valid_r_0", 0 0, v0x5629c7771060_0;  1 drivers
v0x5629c7773880_0 .net "valid_r_1", 0 0, v0x5629c7771150_0;  1 drivers
v0x5629c7773920_0 .net "valid_r_2", 0 0, v0x5629c7771240_0;  1 drivers
v0x5629c77739c0_0 .net "valid_r_3", 0 0, v0x5629c7771330_0;  1 drivers
v0x5629c7773a60_0 .net "valid_r_4", 0 0, v0x5629c7771420_0;  alias, 1 drivers
v0x5629c7773b30_0 .net "valid_r_5", 0 0, v0x5629c77714e0_0;  alias, 1 drivers
v0x5629c7773c00_0 .net "valid_r_6", 0 0, v0x5629c77715a0_0;  alias, 1 drivers
v0x5629c7773ee0_0 .net "valid_r_7", 0 0, v0x5629c7771660_0;  alias, 1 drivers
S_0x5629c776aef0 .scope module, "muxes_tx" "MUXES" 10 97, 11 4 0, S_0x5629c776aad0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 8 "data_000"
    .port_info 1 /OUTPUT 1 "valid_000"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 1 "clk_f"
    .port_info 4 /INPUT 1 "clk_2f"
    .port_info 5 /INPUT 1 "clk_4f"
    .port_info 6 /INPUT 8 "data_0"
    .port_info 7 /INPUT 8 "data_1"
    .port_info 8 /INPUT 8 "data_2"
    .port_info 9 /INPUT 8 "data_3"
    .port_info 10 /INPUT 1 "valid_0"
    .port_info 11 /INPUT 1 "valid_1"
    .port_info 12 /INPUT 1 "valid_2"
    .port_info 13 /INPUT 1 "valid_3"
v0x5629c776da40_0 .net "clk_2f", 0 0, v0x5629c7776700_0;  alias, 1 drivers
v0x5629c776db00_0 .net "clk_4f", 0 0, v0x5629c7776970_0;  alias, 1 drivers
v0x5629c776dbc0_0 .net "clk_f", 0 0, v0x5629c7776a10_0;  alias, 1 drivers
v0x5629c776dc90_0 .net "data_0", 7 0, v0x5629c7770120_0;  alias, 1 drivers
v0x5629c776dd30_0 .net "data_000", 7 0, v0x5629c776d330_0;  alias, 1 drivers
v0x5629c776de20_0 .net "data_1", 7 0, v0x5629c77701e0_0;  alias, 1 drivers
v0x5629c776def0_0 .net "data_2", 7 0, v0x5629c77702f0_0;  alias, 1 drivers
v0x5629c776dfc0_0 .net "data_3", 7 0, v0x5629c7770400_0;  alias, 1 drivers
v0x5629c776e090_0 .net "data__00", 7 0, v0x5629c776b7e0_0;  1 drivers
v0x5629c776e1c0_0 .net "data__11", 7 0, v0x5629c776c4e0_0;  1 drivers
v0x5629c776e2b0_0 .net "reset_L", 0 0, v0x5629c77773c0_0;  alias, 1 drivers
v0x5629c776e350_0 .net "valid_0", 0 0, v0x5629c7771060_0;  alias, 1 drivers
v0x5629c776e3f0_0 .net "valid_000", 0 0, v0x5629c776d6a0_0;  alias, 1 drivers
v0x5629c776e490_0 .net "valid_1", 0 0, v0x5629c7771150_0;  alias, 1 drivers
v0x5629c776e560_0 .net "valid_2", 0 0, v0x5629c7771240_0;  alias, 1 drivers
v0x5629c776e630_0 .net "valid_3", 0 0, v0x5629c7771330_0;  alias, 1 drivers
v0x5629c776e700_0 .net "valid__00", 0 0, v0x5629c776bc10_0;  1 drivers
v0x5629c776e900_0 .net "valid__11", 0 0, v0x5629c776c950_0;  1 drivers
S_0x5629c776b220 .scope module, "MUX1" "MUX1_L1" 11 24, 12 1 0, S_0x5629c776aef0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 8 "data_00"
    .port_info 1 /OUTPUT 1 "valid_00"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 1 "clk_2f"
    .port_info 4 /INPUT 8 "data_0"
    .port_info 5 /INPUT 8 "data_1"
    .port_info 6 /INPUT 1 "valid_0"
    .port_info 7 /INPUT 1 "valid_1"
v0x5629c776b580_0 .var "a", 7 0;
v0x5629c776b680_0 .net "clk_2f", 0 0, v0x5629c7776700_0;  alias, 1 drivers
v0x5629c776b740_0 .net "data_0", 7 0, v0x5629c7770120_0;  alias, 1 drivers
v0x5629c776b7e0_0 .var "data_00", 7 0;
v0x5629c776b8c0_0 .net "data_1", 7 0, v0x5629c77701e0_0;  alias, 1 drivers
v0x5629c776b9f0_0 .net "reset_L", 0 0, v0x5629c77773c0_0;  alias, 1 drivers
v0x5629c776ba90_0 .var "selector_2f", 0 0;
v0x5629c776bb50_0 .net "valid_0", 0 0, v0x5629c7771060_0;  alias, 1 drivers
v0x5629c776bc10_0 .var "valid_00", 0 0;
v0x5629c776bcd0_0 .net "valid_1", 0 0, v0x5629c7771150_0;  alias, 1 drivers
v0x5629c776bd90_0 .var "validt_00", 0 0;
E_0x5629c7768c50/0 .event edge, v0x5629c776bb50_0, v0x5629c776ba90_0, v0x5629c776bcd0_0, v0x5629c776b740_0;
E_0x5629c7768c50/1 .event edge, v0x5629c776b8c0_0;
E_0x5629c7768c50 .event/or E_0x5629c7768c50/0, E_0x5629c7768c50/1;
S_0x5629c776bf50 .scope module, "MUX2" "MUX1_L1" 11 33, 12 1 0, S_0x5629c776aef0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 8 "data_00"
    .port_info 1 /OUTPUT 1 "valid_00"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 1 "clk_2f"
    .port_info 4 /INPUT 8 "data_0"
    .port_info 5 /INPUT 8 "data_1"
    .port_info 6 /INPUT 1 "valid_0"
    .port_info 7 /INPUT 1 "valid_1"
v0x5629c776c280_0 .var "a", 7 0;
v0x5629c776c380_0 .net "clk_2f", 0 0, v0x5629c7776700_0;  alias, 1 drivers
v0x5629c776c440_0 .net "data_0", 7 0, v0x5629c77702f0_0;  alias, 1 drivers
v0x5629c776c4e0_0 .var "data_00", 7 0;
v0x5629c776c5c0_0 .net "data_1", 7 0, v0x5629c7770400_0;  alias, 1 drivers
v0x5629c776c6a0_0 .net "reset_L", 0 0, v0x5629c77773c0_0;  alias, 1 drivers
v0x5629c776c7d0_0 .var "selector_2f", 0 0;
v0x5629c776c890_0 .net "valid_0", 0 0, v0x5629c7771240_0;  alias, 1 drivers
v0x5629c776c950_0 .var "valid_00", 0 0;
v0x5629c776caa0_0 .net "valid_1", 0 0, v0x5629c7771330_0;  alias, 1 drivers
v0x5629c776cb60_0 .var "validt_00", 0 0;
E_0x5629c776c210/0 .event edge, v0x5629c776c890_0, v0x5629c776c7d0_0, v0x5629c776caa0_0, v0x5629c776c440_0;
E_0x5629c776c210/1 .event edge, v0x5629c776c5c0_0;
E_0x5629c776c210 .event/or E_0x5629c776c210/0, E_0x5629c776c210/1;
S_0x5629c776cd20 .scope module, "MUX3" "MUX_L2" 11 42, 13 1 0, S_0x5629c776aef0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 8 "data_000"
    .port_info 1 /OUTPUT 1 "valid_000"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 1 "clk_4f"
    .port_info 4 /INPUT 8 "data_00"
    .port_info 5 /INPUT 8 "data_11"
    .port_info 6 /INPUT 1 "valid_00"
    .port_info 7 /INPUT 1 "valid_11"
v0x5629c776cfe0_0 .var "a", 7 0;
v0x5629c776d0e0_0 .net "clk_4f", 0 0, v0x5629c7776970_0;  alias, 1 drivers
v0x5629c776d230_0 .net "data_00", 7 0, v0x5629c776b7e0_0;  alias, 1 drivers
v0x5629c776d330_0 .var "data_000", 7 0;
v0x5629c776d3d0_0 .net "data_11", 7 0, v0x5629c776c4e0_0;  alias, 1 drivers
v0x5629c776d490_0 .net "reset_L", 0 0, v0x5629c77773c0_0;  alias, 1 drivers
v0x5629c776d530_0 .var "selector_4f", 0 0;
v0x5629c776d5d0_0 .net "valid_00", 0 0, v0x5629c776bc10_0;  alias, 1 drivers
v0x5629c776d6a0_0 .var "valid_000", 0 0;
v0x5629c776d7d0_0 .net "valid_11", 0 0, v0x5629c776c950_0;  alias, 1 drivers
v0x5629c776d8a0_0 .var "validt_000", 0 0;
E_0x5629c776cf70/0 .event edge, v0x5629c776bc10_0, v0x5629c776d530_0, v0x5629c776c950_0, v0x5629c776b7e0_0;
E_0x5629c776cf70/1 .event edge, v0x5629c776c4e0_0;
E_0x5629c776cf70 .event/or E_0x5629c776cf70/0, E_0x5629c776cf70/1;
S_0x5629c776eb10 .scope module, "paralelo_serial_tx" "paralelo_serial_tx" 10 120, 14 1 0, S_0x5629c776aad0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "data_out"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "clk_32f"
    .port_info 3 /INPUT 8 "data_in"
    .port_info 4 /INPUT 1 "valid_in"
v0x5629c776ed70_0 .net "clk_32f", 0 0, v0x5629c77768b0_0;  alias, 1 drivers
v0x5629c776ee30_0 .var "data2send", 7 0;
v0x5629c776ef10_0 .net "data_in", 7 0, v0x5629c776d330_0;  alias, 1 drivers
v0x5629c776f000_0 .var "data_out", 0 0;
v0x5629c776f0f0_0 .var "index", 2 0;
v0x5629c776f220_0 .net "reset_L", 0 0, v0x5629c77773c0_0;  alias, 1 drivers
v0x5629c776f2c0_0 .net "valid_in", 0 0, v0x5629c776d6a0_0;  alias, 1 drivers
E_0x5629c776ed00/0 .event edge, v0x5629c776d6a0_0, v0x5629c776d330_0, v0x5629c7768920_0, v0x5629c776f0f0_0;
E_0x5629c776ed00/1 .event edge, v0x5629c776ee30_0;
E_0x5629c776ed00 .event/or E_0x5629c776ed00/0, E_0x5629c776ed00/1;
S_0x5629c776f450 .scope module, "recirculador_tx" "recirculador" 10 61, 15 1 0, S_0x5629c776aad0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "idle"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 8 "data_in_0"
    .port_info 3 /INPUT 8 "data_in_1"
    .port_info 4 /INPUT 8 "data_in_2"
    .port_info 5 /INPUT 8 "data_in_3"
    .port_info 6 /INPUT 1 "valid_in_0"
    .port_info 7 /INPUT 1 "valid_in_1"
    .port_info 8 /INPUT 1 "valid_in_2"
    .port_info 9 /INPUT 1 "valid_in_3"
    .port_info 10 /OUTPUT 8 "data_out_0"
    .port_info 11 /OUTPUT 8 "data_out_1"
    .port_info 12 /OUTPUT 8 "data_out_2"
    .port_info 13 /OUTPUT 8 "data_out_3"
    .port_info 14 /OUTPUT 8 "data_out_4"
    .port_info 15 /OUTPUT 8 "data_out_5"
    .port_info 16 /OUTPUT 8 "data_out_6"
    .port_info 17 /OUTPUT 8 "data_out_7"
    .port_info 18 /OUTPUT 1 "valid_out_0"
    .port_info 19 /OUTPUT 1 "valid_out_1"
    .port_info 20 /OUTPUT 1 "valid_out_2"
    .port_info 21 /OUTPUT 1 "valid_out_3"
    .port_info 22 /OUTPUT 1 "valid_out_4"
    .port_info 23 /OUTPUT 1 "valid_out_5"
    .port_info 24 /OUTPUT 1 "valid_out_6"
    .port_info 25 /OUTPUT 1 "valid_out_7"
v0x5629c776f930_0 .net "clk", 0 0, v0x5629c7776a10_0;  alias, 1 drivers
v0x5629c776f9f0_0 .var "data_ff_0", 7 0;
v0x5629c776fad0_0 .var "data_ff_1", 7 0;
v0x5629c776fb90_0 .var "data_ff_2", 7 0;
v0x5629c776fc70_0 .var "data_ff_3", 7 0;
v0x5629c776fda0_0 .net "data_in_0", 7 0, v0x5629c7776ab0_0;  alias, 1 drivers
v0x5629c776fe80_0 .net "data_in_1", 7 0, v0x5629c7776ba0_0;  alias, 1 drivers
v0x5629c776ff60_0 .net "data_in_2", 7 0, v0x5629c7776c40_0;  alias, 1 drivers
v0x5629c7770040_0 .net "data_in_3", 7 0, v0x5629c7776d00_0;  alias, 1 drivers
v0x5629c7770120_0 .var "data_out_0", 7 0;
v0x5629c77701e0_0 .var "data_out_1", 7 0;
v0x5629c77702f0_0 .var "data_out_2", 7 0;
v0x5629c7770400_0 .var "data_out_3", 7 0;
v0x5629c7770510_0 .var "data_out_4", 7 0;
v0x5629c77705f0_0 .var "data_out_5", 7 0;
v0x5629c77706d0_0 .var "data_out_6", 7 0;
v0x5629c77707b0_0 .var "data_out_7", 7 0;
v0x5629c77709a0_0 .net "idle", 0 0, v0x5629c77722c0_0;  alias, 1 drivers
v0x5629c7770a60_0 .var "valid_ff_0", 0 0;
v0x5629c7770b20_0 .var "valid_ff_1", 0 0;
v0x5629c7770be0_0 .var "valid_ff_2", 0 0;
v0x5629c7770ca0_0 .var "valid_ff_3", 0 0;
v0x5629c7770d60_0 .net "valid_in_0", 0 0, v0x5629c7777570_0;  alias, 1 drivers
v0x5629c7770e20_0 .net "valid_in_1", 0 0, v0x5629c7777610_0;  alias, 1 drivers
v0x5629c7770ee0_0 .net "valid_in_2", 0 0, v0x5629c77776b0_0;  alias, 1 drivers
v0x5629c7770fa0_0 .net "valid_in_3", 0 0, v0x5629c7777750_0;  alias, 1 drivers
v0x5629c7771060_0 .var "valid_out_0", 0 0;
v0x5629c7771150_0 .var "valid_out_1", 0 0;
v0x5629c7771240_0 .var "valid_out_2", 0 0;
v0x5629c7771330_0 .var "valid_out_3", 0 0;
v0x5629c7771420_0 .var "valid_out_4", 0 0;
v0x5629c77714e0_0 .var "valid_out_5", 0 0;
v0x5629c77715a0_0 .var "valid_out_6", 0 0;
v0x5629c7771660_0 .var "valid_out_7", 0 0;
E_0x5629c776f8a0/0 .event edge, v0x5629c77709a0_0, v0x5629c776f9f0_0, v0x5629c776fad0_0, v0x5629c776fb90_0;
E_0x5629c776f8a0/1 .event edge, v0x5629c776fc70_0, v0x5629c7770a60_0, v0x5629c7770b20_0, v0x5629c7770be0_0;
E_0x5629c776f8a0/2 .event edge, v0x5629c7770ca0_0;
E_0x5629c776f8a0 .event/or E_0x5629c776f8a0/0, E_0x5629c776f8a0/1, E_0x5629c776f8a0/2;
S_0x5629c7771a60 .scope module, "serial_paralelo_tx" "Serial_paralelo_tx" 10 133, 16 1 0, S_0x5629c776aad0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_4f"
    .port_info 1 /INPUT 1 "clk_32f"
    .port_info 2 /INPUT 1 "data_in"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "idle"
v0x5629c7771d30_0 .var "BC_counter", 2 0;
v0x5629c7771e30_0 .var "active", 0 0;
v0x5629c7771ef0_0 .net "clk_32f", 0 0, v0x5629c77768b0_0;  alias, 1 drivers
v0x5629c7771f90_0 .net "clk_4f", 0 0, v0x5629c7776970_0;  alias, 1 drivers
v0x5629c7772030_0 .var "cont", 2 0;
v0x5629c77720f0_0 .var "data2out", 7 0;
v0x5629c77721d0_0 .net "data_in", 0 0, v0x5629c7768730_0;  alias, 1 drivers
v0x5629c77722c0_0 .var "idle", 0 0;
v0x5629c7772360_0 .net "reset", 0 0, v0x5629c77773c0_0;  alias, 1 drivers
E_0x5629c7771cb0 .event edge, v0x5629c7771d30_0;
S_0x5629c7776250 .scope module, "probador_cond" "probador_cond" 3 80, 17 1 0, S_0x5629c769bb10;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_out_0_cond"
    .port_info 1 /INPUT 8 "data_out_1_cond"
    .port_info 2 /INPUT 8 "data_out_2_cond"
    .port_info 3 /INPUT 8 "data_out_3_cond"
    .port_info 4 /INPUT 1 "valid_out_0_cond"
    .port_info 5 /INPUT 1 "valid_out_1_cond"
    .port_info 6 /INPUT 1 "valid_out_2_cond"
    .port_info 7 /INPUT 1 "valid_out_3_cond"
    .port_info 8 /INPUT 8 "recirc_4_cond"
    .port_info 9 /INPUT 8 "recirc_5_cond"
    .port_info 10 /INPUT 8 "recirc_6_cond"
    .port_info 11 /INPUT 8 "recirc_7_cond"
    .port_info 12 /INPUT 1 "valid_r_4"
    .port_info 13 /INPUT 1 "valid_r_5"
    .port_info 14 /INPUT 1 "valid_r_6"
    .port_info 15 /INPUT 1 "valid_r_7"
    .port_info 16 /OUTPUT 1 "clk_f"
    .port_info 17 /OUTPUT 1 "clk_2f"
    .port_info 18 /OUTPUT 1 "clk_4f"
    .port_info 19 /OUTPUT 1 "clk_32f"
    .port_info 20 /OUTPUT 1 "reset_L"
    .port_info 21 /OUTPUT 8 "data_in_0"
    .port_info 22 /OUTPUT 8 "data_in_1"
    .port_info 23 /OUTPUT 8 "data_in_2"
    .port_info 24 /OUTPUT 8 "data_in_3"
    .port_info 25 /OUTPUT 1 "valid_in_0"
    .port_info 26 /OUTPUT 1 "valid_in_1"
    .port_info 27 /OUTPUT 1 "valid_in_2"
    .port_info 28 /OUTPUT 1 "valid_in_3"
v0x5629c7776700_0 .var "clk_2f", 0 0;
v0x5629c77768b0_0 .var "clk_32f", 0 0;
v0x5629c7776970_0 .var "clk_4f", 0 0;
v0x5629c7776a10_0 .var "clk_f", 0 0;
v0x5629c7776ab0_0 .var "data_in_0", 7 0;
v0x5629c7776ba0_0 .var "data_in_1", 7 0;
v0x5629c7776c40_0 .var "data_in_2", 7 0;
v0x5629c7776d00_0 .var "data_in_3", 7 0;
v0x5629c7776dc0_0 .net "data_out_0_cond", 7 0, v0x5629c77662d0_0;  alias, 1 drivers
v0x5629c7776e80_0 .net "data_out_1_cond", 7 0, v0x5629c77664e0_0;  alias, 1 drivers
v0x5629c7776f40_0 .net "data_out_2_cond", 7 0, v0x5629c77666a0_0;  alias, 1 drivers
v0x5629c7777000_0 .net "data_out_3_cond", 7 0, v0x5629c7766780_0;  alias, 1 drivers
v0x5629c77770c0_0 .net "recirc_4_cond", 7 0, v0x5629c7770510_0;  alias, 1 drivers
v0x5629c7777180_0 .net "recirc_5_cond", 7 0, v0x5629c77705f0_0;  alias, 1 drivers
v0x5629c7777240_0 .net "recirc_6_cond", 7 0, v0x5629c77706d0_0;  alias, 1 drivers
v0x5629c7777300_0 .net "recirc_7_cond", 7 0, v0x5629c77707b0_0;  alias, 1 drivers
v0x5629c77773c0_0 .var "reset_L", 0 0;
v0x5629c7777570_0 .var "valid_in_0", 0 0;
v0x5629c7777610_0 .var "valid_in_1", 0 0;
v0x5629c77776b0_0 .var "valid_in_2", 0 0;
v0x5629c7777750_0 .var "valid_in_3", 0 0;
v0x5629c77777f0_0 .net "valid_out_0_cond", 0 0, v0x5629c7766a20_0;  alias, 1 drivers
v0x5629c7777890_0 .net "valid_out_1_cond", 0 0, v0x5629c7766ba0_0;  alias, 1 drivers
v0x5629c7777930_0 .net "valid_out_2_cond", 0 0, v0x5629c7766d20_0;  alias, 1 drivers
v0x5629c77779d0_0 .net "valid_out_3_cond", 0 0, v0x5629c7766de0_0;  alias, 1 drivers
v0x5629c7777a70_0 .net "valid_r_4", 0 0, v0x5629c7771420_0;  alias, 1 drivers
v0x5629c7777b10_0 .net "valid_r_5", 0 0, v0x5629c77714e0_0;  alias, 1 drivers
v0x5629c7777bb0_0 .net "valid_r_6", 0 0, v0x5629c77715a0_0;  alias, 1 drivers
v0x5629c7777c50_0 .net "valid_r_7", 0 0, v0x5629c7771660_0;  alias, 1 drivers
    .scope S_0x5629c76b3000;
T_0 ;
    %wait E_0x5629c7663810;
    %load/vec4 v0x5629c773ca70_0;
    %assign/vec4 v0x5629c773f590_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5629c76b3180;
T_1 ;
    %wait E_0x5629c7663920;
    %load/vec4 v0x5629c77648e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c7764780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5629c7764820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7764780_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5629c7741720_0;
    %assign/vec4 v0x5629c7764780_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5629c776f450;
T_2 ;
    %wait E_0x5629c774e1b0;
    %load/vec4 v0x5629c776fda0_0;
    %assign/vec4 v0x5629c776f9f0_0, 0;
    %load/vec4 v0x5629c776fe80_0;
    %assign/vec4 v0x5629c776fad0_0, 0;
    %load/vec4 v0x5629c776ff60_0;
    %assign/vec4 v0x5629c776fb90_0, 0;
    %load/vec4 v0x5629c7770040_0;
    %assign/vec4 v0x5629c776fc70_0, 0;
    %load/vec4 v0x5629c7770d60_0;
    %assign/vec4 v0x5629c7770a60_0, 0;
    %load/vec4 v0x5629c7770e20_0;
    %assign/vec4 v0x5629c7770b20_0, 0;
    %load/vec4 v0x5629c7770ee0_0;
    %assign/vec4 v0x5629c7770be0_0, 0;
    %load/vec4 v0x5629c7770fa0_0;
    %assign/vec4 v0x5629c7770ca0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5629c776f450;
T_3 ;
    %wait E_0x5629c776f8a0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5629c7770120_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5629c77701e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5629c77702f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5629c7770400_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5629c7770510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5629c77705f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5629c77706d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5629c77707b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c7771150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c7771240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c7771330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c7771420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c77714e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c77715a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c7771660_0, 0, 1;
    %load/vec4 v0x5629c77709a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5629c776f9f0_0;
    %assign/vec4 v0x5629c7770120_0, 0;
    %load/vec4 v0x5629c776fad0_0;
    %assign/vec4 v0x5629c77701e0_0, 0;
    %load/vec4 v0x5629c776fb90_0;
    %assign/vec4 v0x5629c77702f0_0, 0;
    %load/vec4 v0x5629c776fc70_0;
    %assign/vec4 v0x5629c7770400_0, 0;
    %load/vec4 v0x5629c7770a60_0;
    %assign/vec4 v0x5629c7771060_0, 0;
    %load/vec4 v0x5629c7770b20_0;
    %assign/vec4 v0x5629c7771150_0, 0;
    %load/vec4 v0x5629c7770be0_0;
    %assign/vec4 v0x5629c7771240_0, 0;
    %load/vec4 v0x5629c7770ca0_0;
    %assign/vec4 v0x5629c7771330_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5629c776f9f0_0;
    %assign/vec4 v0x5629c7770510_0, 0;
    %load/vec4 v0x5629c776fad0_0;
    %assign/vec4 v0x5629c77705f0_0, 0;
    %load/vec4 v0x5629c776fb90_0;
    %assign/vec4 v0x5629c77706d0_0, 0;
    %load/vec4 v0x5629c776fc70_0;
    %assign/vec4 v0x5629c77707b0_0, 0;
    %load/vec4 v0x5629c7770a60_0;
    %assign/vec4 v0x5629c7771060_0, 0;
    %load/vec4 v0x5629c7770b20_0;
    %assign/vec4 v0x5629c7771150_0, 0;
    %load/vec4 v0x5629c7770be0_0;
    %assign/vec4 v0x5629c7771240_0, 0;
    %load/vec4 v0x5629c7770ca0_0;
    %assign/vec4 v0x5629c7771330_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5629c776b220;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c776ba90_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5629c776b220;
T_5 ;
    %wait E_0x5629c7765f30;
    %load/vec4 v0x5629c776ba90_0;
    %inv;
    %assign/vec4 v0x5629c776ba90_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5629c776b220;
T_6 ;
    %wait E_0x5629c7768c50;
    %load/vec4 v0x5629c776bb50_0;
    %load/vec4 v0x5629c776ba90_0;
    %inv;
    %and;
    %load/vec4 v0x5629c776bcd0_0;
    %load/vec4 v0x5629c776ba90_0;
    %and;
    %or;
    %store/vec4 v0x5629c776bd90_0, 0, 1;
    %load/vec4 v0x5629c776ba90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5629c776b740_0;
    %store/vec4 v0x5629c776b580_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5629c776b8c0_0;
    %store/vec4 v0x5629c776b580_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5629c776b220;
T_7 ;
    %wait E_0x5629c7765f30;
    %load/vec4 v0x5629c776bd90_0;
    %load/vec4 v0x5629c776b9f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5629c776b580_0;
    %assign/vec4 v0x5629c776b7e0_0, 0;
    %load/vec4 v0x5629c776bd90_0;
    %assign/vec4 v0x5629c776bc10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5629c776b9f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5629c776b7e0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5629c776b7e0_0;
    %assign/vec4 v0x5629c776b7e0_0, 0;
    %load/vec4 v0x5629c776bd90_0;
    %assign/vec4 v0x5629c776bc10_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5629c776bf50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c776c7d0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5629c776bf50;
T_9 ;
    %wait E_0x5629c7765f30;
    %load/vec4 v0x5629c776c7d0_0;
    %inv;
    %assign/vec4 v0x5629c776c7d0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5629c776bf50;
T_10 ;
    %wait E_0x5629c776c210;
    %load/vec4 v0x5629c776c890_0;
    %load/vec4 v0x5629c776c7d0_0;
    %inv;
    %and;
    %load/vec4 v0x5629c776caa0_0;
    %load/vec4 v0x5629c776c7d0_0;
    %and;
    %or;
    %store/vec4 v0x5629c776cb60_0, 0, 1;
    %load/vec4 v0x5629c776c7d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5629c776c440_0;
    %store/vec4 v0x5629c776c280_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5629c776c5c0_0;
    %store/vec4 v0x5629c776c280_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5629c776bf50;
T_11 ;
    %wait E_0x5629c7765f30;
    %load/vec4 v0x5629c776cb60_0;
    %load/vec4 v0x5629c776c6a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5629c776c280_0;
    %assign/vec4 v0x5629c776c4e0_0, 0;
    %load/vec4 v0x5629c776cb60_0;
    %assign/vec4 v0x5629c776c950_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5629c776c6a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5629c776c4e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5629c776c4e0_0;
    %assign/vec4 v0x5629c776c4e0_0, 0;
    %load/vec4 v0x5629c776cb60_0;
    %assign/vec4 v0x5629c776c950_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5629c776cd20;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629c776d530_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5629c776cd20;
T_13 ;
    %wait E_0x5629c7767680;
    %load/vec4 v0x5629c776d530_0;
    %inv;
    %assign/vec4 v0x5629c776d530_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5629c776cd20;
T_14 ;
    %wait E_0x5629c776cf70;
    %load/vec4 v0x5629c776d5d0_0;
    %load/vec4 v0x5629c776d530_0;
    %inv;
    %and;
    %load/vec4 v0x5629c776d7d0_0;
    %load/vec4 v0x5629c776d530_0;
    %and;
    %or;
    %store/vec4 v0x5629c776d8a0_0, 0, 1;
    %load/vec4 v0x5629c776d530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5629c776d230_0;
    %store/vec4 v0x5629c776cfe0_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5629c776d3d0_0;
    %store/vec4 v0x5629c776cfe0_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5629c776cd20;
T_15 ;
    %wait E_0x5629c7767680;
    %load/vec4 v0x5629c776d8a0_0;
    %load/vec4 v0x5629c776d490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5629c776cfe0_0;
    %assign/vec4 v0x5629c776d330_0, 0;
    %load/vec4 v0x5629c776d8a0_0;
    %assign/vec4 v0x5629c776d6a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5629c776d490_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5629c776d330_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5629c776d330_0;
    %assign/vec4 v0x5629c776d330_0, 0;
    %load/vec4 v0x5629c776d8a0_0;
    %assign/vec4 v0x5629c776d6a0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5629c776eb10;
T_16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5629c776f0f0_0, 0, 3;
    %end;
    .thread T_16;
    .scope S_0x5629c776eb10;
T_17 ;
    %wait E_0x5629c7768390;
    %load/vec4 v0x5629c776f220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5629c776f0f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5629c776f0f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_17.2, 5;
    %load/vec4 v0x5629c776f0f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5629c776f0f0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5629c776f0f0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5629c776eb10;
T_18 ;
    %wait E_0x5629c776ed00;
    %load/vec4 v0x5629c776f2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5629c776ef10_0;
    %store/vec4 v0x5629c776ee30_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x5629c776ee30_0, 0, 8;
T_18.1 ;
    %load/vec4 v0x5629c776f220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c776f000_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5629c776ee30_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5629c776f0f0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x5629c776f000_0, 0;
T_18.3 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5629c7771a60;
T_19 ;
    %wait E_0x5629c7767680;
    %load/vec4 v0x5629c7772360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5629c7771d30_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5629c77720f0_0;
    %pad/u 32;
    %pushi/vec4 188, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5629c7771d30_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5629c7771d30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5629c7771d30_0, 0;
T_19.2 ;
    %load/vec4 v0x5629c77720f0_0;
    %pad/u 32;
    %pushi/vec4 188, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5629c7771d30_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5629c7771d30_0, 0;
T_19.4 ;
T_19.1 ;
    %load/vec4 v0x5629c7771e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5629c77720f0_0;
    %pad/u 32;
    %pushi/vec4 124, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c77722c0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c77722c0_0, 0;
T_19.7 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5629c7771a60;
T_20 ;
    %wait E_0x5629c7768390;
    %load/vec4 v0x5629c7772360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5629c7772030_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5629c7772030_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5629c7772030_0, 0;
T_20.1 ;
    %load/vec4 v0x5629c7772360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5629c77720f0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x5629c77721d0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5629c7772030_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5629c77720f0_0, 4, 5;
T_20.3 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5629c7771a60;
T_21 ;
    %wait E_0x5629c7771cb0;
    %load/vec4 v0x5629c7771d30_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629c7771e30_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c7771e30_0, 0, 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5629c7768a80;
T_22 ;
    %wait E_0x5629c7768390;
    %load/vec4 v0x5629c77693c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5629c7769230_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5629c7769230_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5629c7769230_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5629c7768a80;
T_23 ;
    %wait E_0x5629c7768e20;
    %load/vec4 v0x5629c7769320_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5629c7769230_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0x5629c7769460_0, 4, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5629c7768a80;
T_24 ;
    %wait E_0x5629c7767680;
    %load/vec4 v0x5629c77693c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5629c7768e80_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5629c7769460_0;
    %assign/vec4 v0x5629c7769500_0, 0;
    %load/vec4 v0x5629c7769460_0;
    %pushi/vec4 188, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5629c7768e80_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x5629c7768e80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5629c7768e80_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5629c7768a80;
T_25 ;
    %wait E_0x5629c7768dc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c7768f80_0, 0, 1;
    %load/vec4 v0x5629c7768e80_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_25.0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c7768f80_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629c7768f80_0, 0, 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5629c7768a80;
T_26 ;
    %wait E_0x5629c7768d40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c77695c0_0, 0, 1;
    %load/vec4 v0x5629c7768f80_0;
    %load/vec4 v0x5629c7769500_0;
    %pushi/vec4 188, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629c77695c0_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c77695c0_0, 0, 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5629c7768150;
T_27 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5629c7768840_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5629c7768690_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0x5629c7768150;
T_28 ;
    %wait E_0x5629c7768390;
    %load/vec4 v0x5629c7768920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5629c7768840_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5629c7768840_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_28.2, 5;
    %load/vec4 v0x5629c7768840_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5629c7768840_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5629c7768840_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5629c7768150;
T_29 ;
    %wait E_0x5629c7768330;
    %load/vec4 v0x5629c7768690_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5629c7768840_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x5629c7768730_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5629c7768150;
T_30 ;
    %wait E_0x5629c7767680;
    %load/vec4 v0x5629c77683f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 124, 0, 8;
    %assign/vec4 v0x5629c7768690_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x5629c7768690_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5629c7767360;
T_31 ;
    %wait E_0x5629c7767680;
    %load/vec4 v0x5629c7767da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x5629c7767b20_0;
    %assign/vec4 v0x5629c77676e0_0, 0;
    %load/vec4 v0x5629c7767da0_0;
    %assign/vec4 v0x5629c7767f10_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5629c7767da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x5629c77676e0_0;
    %assign/vec4 v0x5629c77676e0_0, 0;
    %load/vec4 v0x5629c7767da0_0;
    %assign/vec4 v0x5629c7767f10_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5629c7767360;
T_32 ;
    %wait E_0x5629c7767620;
    %load/vec4 v0x5629c7767da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x5629c7767b20_0;
    %assign/vec4 v0x5629c77677e0_0, 0;
    %load/vec4 v0x5629c7767da0_0;
    %assign/vec4 v0x5629c7767fb0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5629c7767da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5629c77677e0_0;
    %assign/vec4 v0x5629c77677e0_0, 0;
    %load/vec4 v0x5629c7767da0_0;
    %assign/vec4 v0x5629c7767fb0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5629c7767360;
T_33 ;
    %wait E_0x5629c7765f30;
    %load/vec4 v0x5629c7767f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5629c77676e0_0;
    %assign/vec4 v0x5629c7767a30_0, 0;
    %load/vec4 v0x5629c7767f10_0;
    %assign/vec4 v0x5629c7767cd0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5629c7767a30_0;
    %assign/vec4 v0x5629c7767a30_0, 0;
    %load/vec4 v0x5629c7767f10_0;
    %assign/vec4 v0x5629c7767cd0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5629c7767360;
T_34 ;
    %wait E_0x5629c7765f30;
    %load/vec4 v0x5629c7767fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5629c77677e0_0;
    %assign/vec4 v0x5629c7767be0_0, 0;
    %load/vec4 v0x5629c7767fb0_0;
    %assign/vec4 v0x5629c7767e40_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5629c7767be0_0;
    %assign/vec4 v0x5629c7767be0_0, 0;
    %load/vec4 v0x5629c7767fb0_0;
    %assign/vec4 v0x5629c7767e40_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5629c7765b80;
T_35 ;
    %wait E_0x5629c7765f30;
    %load/vec4 v0x5629c7766ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x5629c7766400_0;
    %assign/vec4 v0x5629c7765f90_0, 0;
    %load/vec4 v0x5629c7766ae0_0;
    %assign/vec4 v0x5629c7766ea0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5629c7766ae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x5629c7765f90_0;
    %assign/vec4 v0x5629c7765f90_0, 0;
    %load/vec4 v0x5629c7766ae0_0;
    %assign/vec4 v0x5629c7766ea0_0, 0;
T_35.2 ;
T_35.1 ;
    %load/vec4 v0x5629c7766c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x5629c77665c0_0;
    %assign/vec4 v0x5629c7766860_0, 0;
    %load/vec4 v0x5629c7766c60_0;
    %assign/vec4 v0x5629c7767020_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x5629c7766c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x5629c7766860_0;
    %assign/vec4 v0x5629c7766860_0, 0;
    %load/vec4 v0x5629c7766c60_0;
    %assign/vec4 v0x5629c7767020_0, 0;
T_35.6 ;
T_35.5 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5629c7765b80;
T_36 ;
    %wait E_0x5629c774f770;
    %load/vec4 v0x5629c7766ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x5629c77665c0_0;
    %assign/vec4 v0x5629c7766940_0, 0;
    %load/vec4 v0x5629c7766ae0_0;
    %assign/vec4 v0x5629c77670e0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5629c7766ae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x5629c7766940_0;
    %assign/vec4 v0x5629c7766940_0, 0;
    %load/vec4 v0x5629c7766ae0_0;
    %assign/vec4 v0x5629c77670e0_0, 0;
T_36.2 ;
T_36.1 ;
    %load/vec4 v0x5629c7766c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x5629c7766400_0;
    %assign/vec4 v0x5629c77661f0_0, 0;
    %load/vec4 v0x5629c7766c60_0;
    %assign/vec4 v0x5629c7766f60_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x5629c7766c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0x5629c77661f0_0;
    %assign/vec4 v0x5629c77661f0_0, 0;
    %load/vec4 v0x5629c7766c60_0;
    %assign/vec4 v0x5629c7766f60_0, 0;
T_36.6 ;
T_36.5 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5629c7765b80;
T_37 ;
    %wait E_0x5629c774e1b0;
    %load/vec4 v0x5629c7766ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x5629c7765f90_0;
    %assign/vec4 v0x5629c77662d0_0, 0;
    %load/vec4 v0x5629c7766ea0_0;
    %assign/vec4 v0x5629c7766a20_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5629c77662d0_0;
    %assign/vec4 v0x5629c77662d0_0, 0;
    %load/vec4 v0x5629c7766ea0_0;
    %assign/vec4 v0x5629c7766a20_0, 0;
T_37.1 ;
    %load/vec4 v0x5629c7766f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x5629c77661f0_0;
    %assign/vec4 v0x5629c77664e0_0, 0;
    %load/vec4 v0x5629c7766f60_0;
    %assign/vec4 v0x5629c7766ba0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x5629c77664e0_0;
    %assign/vec4 v0x5629c77664e0_0, 0;
    %load/vec4 v0x5629c7766f60_0;
    %assign/vec4 v0x5629c7766ba0_0, 0;
T_37.3 ;
    %load/vec4 v0x5629c7767020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x5629c7766860_0;
    %assign/vec4 v0x5629c77666a0_0, 0;
    %load/vec4 v0x5629c7767020_0;
    %assign/vec4 v0x5629c7766d20_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x5629c77666a0_0;
    %assign/vec4 v0x5629c77666a0_0, 0;
    %load/vec4 v0x5629c7767020_0;
    %assign/vec4 v0x5629c7766d20_0, 0;
T_37.5 ;
    %load/vec4 v0x5629c77670e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x5629c7766940_0;
    %assign/vec4 v0x5629c7766780_0, 0;
    %load/vec4 v0x5629c77670e0_0;
    %assign/vec4 v0x5629c7766de0_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x5629c7766780_0;
    %assign/vec4 v0x5629c7766780_0, 0;
    %load/vec4 v0x5629c77670e0_0;
    %assign/vec4 v0x5629c7766de0_0, 0;
T_37.7 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5629c7776250;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7776a10_0, 0;
    %end;
    .thread T_38;
    .scope S_0x5629c7776250;
T_39 ;
    %delay 320, 0;
    %load/vec4 v0x5629c7776a10_0;
    %inv;
    %assign/vec4 v0x5629c7776a10_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5629c7776250;
T_40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c7776700_0, 0;
    %end;
    .thread T_40;
    .scope S_0x5629c7776250;
T_41 ;
    %delay 160, 0;
    %load/vec4 v0x5629c7776700_0;
    %inv;
    %assign/vec4 v0x5629c7776700_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5629c7776250;
T_42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c7776970_0, 0;
    %end;
    .thread T_42;
    .scope S_0x5629c7776250;
T_43 ;
    %delay 80, 0;
    %load/vec4 v0x5629c7776970_0;
    %inv;
    %assign/vec4 v0x5629c7776970_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5629c7776250;
T_44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c77768b0_0, 0;
    %end;
    .thread T_44;
    .scope S_0x5629c7776250;
T_45 ;
    %delay 10, 0;
    %load/vec4 v0x5629c77768b0_0;
    %inv;
    %assign/vec4 v0x5629c77768b0_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5629c7776250;
T_46 ;
    %vpi_call 17 64 "$dumpfile", "resultados.vcd" {0 0 0};
    %vpi_call 17 65 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629c7777570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629c7777610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629c77776b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5629c7777750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c77773c0_0, 0, 1;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 238, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 221, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c77773c0_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 187, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 136, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 222, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 102, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 68, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 68, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c77776b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777750_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 68, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c77776b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777750_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 68, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c77776b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777750_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 68, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c77776b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5629c7777750_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 51, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 34, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c7777570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c7777610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c77776b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c7777750_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 22, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 33, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 34, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 22, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 33, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 34, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 68, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 68, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c7777570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5629c77773c0_0, 0, 1;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 68, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %wait E_0x5629c774e1b0;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x5629c7776ab0_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x5629c7776ba0_0, 0;
    %pushi/vec4 51, 0, 8;
    %assign/vec4 v0x5629c7776c40_0, 0;
    %pushi/vec4 34, 0, 8;
    %assign/vec4 v0x5629c7776d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c7777570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c7777610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c77776b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5629c7777750_0, 0;
    %end;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "testbench.v";
    "./phy.v";
    "./phy_rx.v";
    "./DEMUX_L1.v";
    "./DEMUX_L2.v";
    "./paralelo_serial_rx.v";
    "./serial_paralelo_rx.v";
    "./phy_tx.v";
    "./MUXES.v";
    "./MUX1_L1.v";
    "./MUX_L2.v";
    "./paralelo_serial_tx.v";
    "./recirculador.v";
    "./Serial_paralelo_tx.v";
    "./probador_cond.v";
