Core/core_riscv.o: \
 /home/william/Documents/Projects/WCH\ CH\ ICs/CH32V003/EVT/EXAM/SRC/Core/core_riscv.c
