# This is the Quartus file list for 'dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/dec_dly_comp_rtl/dec_dly_comp/dec_dly_comp_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/dec_dly_comp_rtl/dec_dly_comp/dec_dly_comp_DUT_safe_path.vhd 
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/dec_dly_comp_rtl/dec_dly_comp/dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation.sv
