Line 309: activeStackId %d measureDpchSyncSir_function_entry: dpchSyncReportStartCounter=%d, syncPhase=%d
Line 389: uhal_CHmcpDedicatedCommonInfo_measureDpchSyncSir: DSDS PostPauseSyncSir: %d, FingerUnFrzCfn: %d, currentCfn: %d ,validSirSlot: %d
Line 414: skip dpchSyncPhase1SirHistory or dpchSyncPhase2SirHistory update sirForSlot=%d
Line 459: DPCH_SYNC: fdpchEnabled=%d, accumulatedSirForSlot=%d accumulatedSirForFrame=%d dpchSyncSirAvg_slot=%d,validSirSlot=%d
Line 488: activeStackId %d DPCH_SYNC: RfPauseEnabled = %d reports OUT_OF_SYNC forcely
Line 575: activeStackId %d DPCH_SYNC: fingerLockStatus=0x%x, txPowerOff = %d reports OUT_OF_SYNC forcely
Line 586: activeStackId %d DPCH_SYNC: hardware is not enabled
Line 643: activeStackId %d realRxDivMode=%d, rxDivEnable=%d
Line 681: activeStackId %d DPCH_SYNC Unsupported Ntpc and keep default value :nTpc = %d
Line 701: DPCH_SYNC: rlNr=%d, registryValue (Qin, Qout)=(%d, %d) applied (Qin, Qout)=(%d, %d)
Line 759: uhal_CHmcpDedicatedCommonInfo_sirMeasure: DSDS PostPauseAvgSir: %d, FingerUnFrzCfn: %d, currentCfn: %d ,validSirSlot: %d
Line 766: activeStackId %d Debug:  sirForSlot: %d, slot: %d, 
Line 777: activeStackId %d Debug:  sirForSlot: %d, slot: %d, validSirSlot : %d 
Line 824: activeStackId %d [AMR Slot Decoding::uhal_CHmcpDedicatedCommonInfo_sirMeasure] sirMeasure: CFN %d, AmrSlotDecodingEnabled %d
Line 908: DLPC1 : sirAvg_dB = %d, currentSir_dB = %d, fingerRelockCount =%d DpchRscpDivIn=%d IscpDivIn=%d
Line 1128: error index = %d slotFormat = %d tpcRelTh = %d
Line 1133: fdpchEnabled=%d index=%d slotFormat=%d, dpcchFingerMap=0x%x dpch_format_0=0x%x dpch_format_1=0x%x
Line 1154: rlSetStatus 0x%x NumOfRlSet = %d
Line 1162: rlSetNr %d should not be greater than MAX TPC INDEX %d
Line 1171: StrongNR=%d, EcIo=%d
Line 1177: rlSetNr %d added to invalidRlSet
Line 1190: enable dynamic TPC control, isRlSetInValid=%d
Line 1208: tpcRelTh[0]=%d tpcRelTh[1]=%d tpcRelTh[2]=%d tpcRelTh[3]=%d tpcRelTh[4]=%d tpcRelTh[5]=%d
Line 1214: disabled dynamic TPC control, isRlSetInValid=%d
Line 1585: DPCH_SYNC: dpchSyncSir(dB*1000) = %d(%d) in_sync_bitstring = 0x%x out_sync_bitstring = 0x%x noOfConsecutiveInSyncBitstring=%d noOfConsecutiveOutOfSyncBitstring=%d CFN=%d
Line 1694: DLPC : sirAvg_dB = %d, target_sir_dB =%d, sirInSlot_dB = %d, RSCP=%d, ISCP=%d, ulTpcRd =0x%x, tpc_rel_th=%d
Line 1724: ULPC: dlTpcRd = 0x%08x, RlSetDlTpcRd = (0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x)
Line 1728: ULPC: fa0RlSetTpc = 0x%x, rlSetTpcRelStatusRd = (0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x)
Line 1731: ULPC: numrlSetTpcRel = (0x%x, 0x%x, 0x%x, 0x%x, 0x%x, 0x%x)
Line 1735: ULPC: rlSet01TpcIscpCombRd  = (0x%x, 0x%x, 0x%x, 0x%x), sf=%d, ntpc=%d
Line 1739: ULPC: rlSet23TpcIscpCombRd  = (0x%x, 0x%x, 0x%x, 0x%x), sf=%d, ntpc=%d
Line 1743: ULPC: rlSet45TpcIscpCombRd  = (0x%x, 0x%x, 0x%x, 0x%x), int_debug_sel=%d dpcMode = %d
Line 1777: ULPC: upCmdNr=%d, downCmdNr=%d, holdCmdNr=%d, errorCmdNr=%d, totalCmdNr=%d, TPC SER[%%] = %2d.%02d
Line 1824: activeStackId %d DPCH_SYNC: fingerLockStatus=0x%x, reports OUT_OF_SYNC forcely
Line 2311: [uhal_CHmcpDedicatedCommonInfo_SetPauseSIRUpdate] FingerUnFrzCfn: %d,CurSlot: %d, , CurChip: %d, FingerUnFrzSlot: %d, validSlot: %d, PostPauseValidSlotMap: 0x%x
Line 2324: activeStackId %d uhal_CHmcpDedicatedCommonInfo_SetPauseSIRUpdate: PauseSIRUpdate : %d is3GDsConfig %d
Line 2332: activeStackId %d uhal_CHmcpDedicatedCommonInfo_SetU2GReselMeasConfig: idleWeakSigCondition : %d
Line 2366: activeStackId %d RssiThreshold : %d
