{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "SVE128",
      "SVE256",
      "AFP"
    ],
    "DisabledHostFeatures": []
  },
  "Instructions": {
    "cvtsi2ss xmm0, eax": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0xf3 0x0f 0x2a"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "mov z3.d, z2.d",
        "scvtf s3, w20",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "cvtsi2ss xmm0, dword [rax]": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0xf3 0x0f 0x2a"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "ldr s3, [x20]",
        "mov z4.d, z2.d",
        "scvtf s4, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "cvtsi2ss xmm0, qword [rax]": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0xf3 0x0f 0x2a"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "ldr x21, [x20]",
        "mov z3.d, z2.d",
        "scvtf s3, x21",
        "mov z16.d, p7/m, z3.d"
      ]
    },
    "sqrtss xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": "0xf3 0x0f 0x51",
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fsqrt s4, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "rsqrtss xmm0, xmm1": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "FEAT_FPRES could make this more optimal",
        "0xf3 0x0f 0x52"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fmov s0, #0x70 (1.0000)",
        "fsqrt s1, s3",
        "fdiv s4, s0, s1",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "rcpss xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "FEAT_FPRES could make this more optimal",
        "0xf3 0x0f 0x53"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fmov s0, #0x70 (1.0000)",
        "fdiv s4, s0, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "addss xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0xf3 0x0f 0x58"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fadd s4, s2, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "mulss xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0xf3 0x0f 0x59"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fmul s4, s2, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "cvtss2sd xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": "0xf3 0x0f 0x5a",
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fcvt d4, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "cvtss2sd xmm0, [rax]": {
      "ExpectedInstructionCount": 6,
      "Comment": "0xf3 0x0f 0x5a",
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov x20, x4",
        "ldr d3, [x20]",
        "mov z4.d, z2.d",
        "fcvt d4, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "subss xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0xf3 0x0f 0x5c"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fsub s4, s2, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "minss xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0xf3 0x0f 0x5d"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fmin s4, s2, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "divss xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0xf3 0x0f 0x5e"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fdiv s4, s2, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "maxss xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0xf3 0x0f 0x5f"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fmax s4, s2, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "cmpss xmm0, xmm1, 0": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0xf3 0x0f 0xc2"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fcmeq s4, s2, s3",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "cmpss xmm0, xmm1, 1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0xf3 0x0f 0xc2"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fcmgt s4, s3, s2",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "cmpss xmm0, xmm1, 2": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0xf3 0x0f 0xc2"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fcmge s4, s3, s2",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "cmpss xmm0, xmm1, 3": {
      "ExpectedInstructionCount": 10,
      "Comment": [
        "0xf3 0x0f 0xc2"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fcmge s0, s2, s3",
        "fcmgt s1, s3, s2",
        "orr v0.8b, v0.8b, v1.8b",
        "mvn v0.8b, v0.8b",
        "ptrue p0.s, vl1",
        "mov z4.s, p0/m, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "cmpss xmm0, xmm1, 4": {
      "ExpectedInstructionCount": 8,
      "Comment": [
        "0xf3 0x0f 0xc2"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fcmeq s0, s2, s3",
        "mvn v0.8b, v0.8b",
        "ptrue p0.s, vl1",
        "mov z4.s, p0/m, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "cmpss xmm0, xmm1, 5": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "0xf3 0x0f 0xc2"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "fcmgt s4, s3, s2",
        "mvn v3.16b, v4.16b",
        "mov v4.16b, v2.16b",
        "mov v4.s[0], v3.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "cmpss xmm0, xmm1, 6": {
      "ExpectedInstructionCount": 7,
      "Comment": [
        "0xf3 0x0f 0xc2"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "fcmge s4, s3, s2",
        "mvn v3.16b, v4.16b",
        "mov v4.16b, v2.16b",
        "mov v4.s[0], v3.s[0]",
        "mov z16.d, p7/m, z4.d"
      ]
    },
    "cmpss xmm0, xmm1, 7": {
      "ExpectedInstructionCount": 9,
      "Comment": [
        "0xf3 0x0f 0xc2"
      ],
      "ExpectedArm64ASM": [
        "mov z2.d, p7/m, z16.d",
        "mov z3.d, p7/m, z17.d",
        "mov z4.d, z2.d",
        "fcmge s0, s2, s3",
        "fcmgt s1, s3, s2",
        "orr v0.8b, v0.8b, v1.8b",
        "ptrue p0.s, vl1",
        "mov z4.s, p0/m, z0.s",
        "mov z16.d, p7/m, z4.d"
      ]
    }
  }
}
