// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Tue Mar 16 17:56:48 2021
// Host        : fpgdev running 64-bit Ubuntu 16.04.7 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_cmac_usplus_0_0_sim_netlist.v
// Design      : design_1_cmac_usplus_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu280-fsvh2892-2L-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_0_0,cmac_usplus_core,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* PARTIALLYOBFUSCATED *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_txusrclk2,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    sys_reset,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    usr_rx_reset,
    gt_rxusrclk2,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    ctl_rx_enable,
    ctl_rx_force_resync,
    ctl_rx_test_pattern,
    core_rx_reset,
    rx_clk,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_vlan,
    ctl_tx_enable,
    ctl_tx_test_pattern,
    ctl_tx_send_idle,
    ctl_tx_send_rfi,
    ctl_tx_send_lfi,
    core_tx_reset,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    tx_preamblein,
    usr_tx_reset,
    core_drp_reset,
    drp_clk,
    drp_addr,
    drp_di,
    drp_en,
    drp_do,
    drp_rdy,
    drp_we);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  output gt_txusrclk2;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input sys_reset;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output usr_rx_reset;
  output gt_rxusrclk2;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  input ctl_rx_enable;
  input ctl_rx_force_resync;
  input ctl_rx_test_pattern;
  input core_rx_reset;
  input rx_clk;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_vlan;
  input ctl_tx_enable;
  input ctl_tx_test_pattern;
  input ctl_tx_send_idle;
  input ctl_tx_send_rfi;
  input ctl_tx_send_lfi;
  input core_tx_reset;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  input [55:0]tx_preamblein;
  output usr_tx_reset;
  input core_drp_reset;
  input drp_clk;
  input [9:0]drp_addr;
  input [15:0]drp_di;
  input drp_en;
  output [15:0]drp_do;
  output drp_rdy;
  input drp_we;

  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire ctl_tx_test_pattern;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_tx_datapath;
  wire init_clk;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire tx_unfout;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire NLW_inst_common0_drprdy_UNCONNECTED;
  wire NLW_inst_gt0_drprdy_UNCONNECTED;
  wire NLW_inst_gt1_drprdy_UNCONNECTED;
  wire NLW_inst_gt2_drprdy_UNCONNECTED;
  wire NLW_inst_gt3_drprdy_UNCONNECTED;
  wire NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_inst_stat_rx_pause_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock0_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock1_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock2_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock3_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_cw_inc_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_hi_ser_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_lane_alignment_status_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED;
  wire NLW_inst_stat_rx_user_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_ptp_fifo_read_error_UNCONNECTED;
  wire NLW_inst_stat_tx_ptp_fifo_write_error_UNCONNECTED;
  wire NLW_inst_stat_tx_user_pause_UNCONNECTED;
  wire NLW_inst_tx_ptp_tstamp_valid_out_UNCONNECTED;
  wire [15:0]NLW_inst_common0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt1_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt2_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt3_drpdo_UNCONNECTED;
  wire [3:0]NLW_inst_gt_eyescandataerror_UNCONNECTED;
  wire [11:0]NLW_inst_gt_rxbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxprbserr_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_txresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_0_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_1_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_10_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_11_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_12_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_13_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_14_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_15_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_16_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_17_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_18_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_19_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_2_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_3_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_4_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_5_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_6_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_7_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_8_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_9_UNCONNECTED;
  wire [4:0]NLW_inst_rx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_inst_rx_ptp_tstamp_out_UNCONNECTED;
  wire [7:0]NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_valid_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count0_inc_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count1_inc_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count2_inc_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count3_inc_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_0_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_1_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_2_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_3_UNCONNECTED;
  wire [7:0]NLW_inst_stat_rx_rsfec_lane_mapping_UNCONNECTED;
  wire [31:0]NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_inst_stat_tx_pause_valid_UNCONNECTED;
  wire [4:0]NLW_inst_tx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_inst_tx_ptp_tstamp_out_UNCONNECTED;
  wire [15:0]NLW_inst_tx_ptp_tstamp_tag_out_UNCONNECTED;

  (* C_ADD_GT_CNRL_STS_PORTS = "0" *) 
  (* C_CLOCKING_MODE = "Asynchronous" *) 
  (* C_CMAC_CAUI4_MODE = "1" *) 
  (* C_CMAC_CORE_SELECT = "CMACE4_X0Y5" *) 
  (* C_ENABLE_PIPELINE_REG = "0" *) 
  (* C_GT_DRP_CLK = "100.00" *) 
  (* C_GT_REF_CLK_FREQ = "156.250000" *) 
  (* C_GT_RX_BUFFER_BYPASS = "0" *) 
  (* C_GT_TYPE = "GTY" *) 
  (* C_INCLUDE_SHARED_LOGIC = "2" *) 
  (* C_INS_LOSS_NYQ = "12" *) 
  (* C_LANE10_GT_LOC = "NA" *) 
  (* C_LANE1_GT_LOC = "X0Y40" *) 
  (* C_LANE2_GT_LOC = "X0Y41" *) 
  (* C_LANE3_GT_LOC = "X0Y42" *) 
  (* C_LANE4_GT_LOC = "X0Y43" *) 
  (* C_LANE5_GT_LOC = "NA" *) 
  (* C_LANE6_GT_LOC = "NA" *) 
  (* C_LANE7_GT_LOC = "NA" *) 
  (* C_LANE8_GT_LOC = "NA" *) 
  (* C_LANE9_GT_LOC = "NA" *) 
  (* C_LINE_RATE = "25.781250" *) 
  (* C_NUM_LANES = "4" *) 
  (* C_OPERATING_MODE = "3" *) 
  (* C_PLL_TYPE = "QPLL0" *) 
  (* C_PTP_TRANSPCLK_MODE = "0" *) 
  (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
  (* C_RS_FEC_TRANSCODE_BYPASS = "0" *) 
  (* C_RX_CHECK_ACK = "1" *) 
  (* C_RX_CHECK_PREAMBLE = "0" *) 
  (* C_RX_CHECK_SFD = "0" *) 
  (* C_RX_DELETE_FCS = "1" *) 
  (* C_RX_EQ_MODE = "AUTO" *) 
  (* C_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* C_RX_FLOW_CONTROL = "0" *) 
  (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
  (* C_RX_GT_BUFFER = "1" *) 
  (* C_RX_IGNORE_FCS = "0" *) 
  (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* C_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PROCESS_LFI = "0" *) 
  (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* C_TX_FCS_INS_ENABLE = "1" *) 
  (* C_TX_FLOW_CONTROL = "0" *) 
  (* C_TX_IGNORE_FCS = "1" *) 
  (* C_TX_IPG_VALUE = "4'b1100" *) 
  (* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) 
  (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_TX_PTP_1STEP_ENABLE = "0" *) 
  (* C_TX_PTP_LATENCY_ADJUST = "0" *) 
  (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
  (* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_USER_INTERFACE = "AXIS" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MASTER_WATCHDOG_TIMER_RESET = "29'b00100011110000110100011000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_wrapper inst
       (.common0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdo(NLW_inst_common0_drpdo_UNCONNECTED[15:0]),
        .common0_drpen(1'b0),
        .common0_drprdy(NLW_inst_common0_drprdy_UNCONNECTED),
        .common0_drpwe(1'b0),
        .core_drp_reset(core_drp_reset),
        .core_rx_reset(core_rx_reset),
        .core_tx_reset(core_tx_reset),
        .ctl_caui4_mode(1'b1),
        .ctl_rsfec_ieee_error_indication_mode(1'b0),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(1'b0),
        .ctl_rx_rsfec_enable_correction(1'b0),
        .ctl_rx_rsfec_enable_indication(1'b0),
        .ctl_rx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(1'b0),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .gt0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdo(NLW_inst_gt0_drpdo_UNCONNECTED[15:0]),
        .gt0_drpen(1'b0),
        .gt0_drprdy(NLW_inst_gt0_drprdy_UNCONNECTED),
        .gt0_drpwe(1'b0),
        .gt1_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdo(NLW_inst_gt1_drpdo_UNCONNECTED[15:0]),
        .gt1_drpen(1'b0),
        .gt1_drprdy(NLW_inst_gt1_drprdy_UNCONNECTED),
        .gt1_drpwe(1'b0),
        .gt2_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdo(NLW_inst_gt2_drpdo_UNCONNECTED[15:0]),
        .gt2_drpen(1'b0),
        .gt2_drprdy(NLW_inst_gt2_drprdy_UNCONNECTED),
        .gt2_drpwe(1'b0),
        .gt3_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdo(NLW_inst_gt3_drpdo_UNCONNECTED[15:0]),
        .gt3_drpen(1'b0),
        .gt3_drprdy(NLW_inst_gt3_drprdy_UNCONNECTED),
        .gt3_drpwe(1'b0),
        .gt_drp_done(1'b0),
        .gt_drpclk(1'b0),
        .gt_eyescandataerror(NLW_inst_gt_eyescandataerror_UNCONNECTED[3:0]),
        .gt_eyescanreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_eyescantrigger({1'b0,1'b0,1'b0,1'b0}),
        .gt_loopback_in(gt_loopback_in),
        .gt_powergoodout(gt_powergoodout),
        .gt_ref_clk_n(gt_ref_clk_n),
        .gt_ref_clk_out(gt_ref_clk_out),
        .gt_ref_clk_p(gt_ref_clk_p),
        .gt_rxbufstatus(NLW_inst_gt_rxbufstatus_UNCONNECTED[11:0]),
        .gt_rxcdrhold({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxdfelpmreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxlpmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxn_in(gt_rxn_in),
        .gt_rxp_in(gt_rxp_in),
        .gt_rxpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbscntreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbserr(NLW_inst_gt_rxprbserr_UNCONNECTED[3:0]),
        .gt_rxprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrecclkout(gt_rxrecclkout),
        .gt_rxresetdone(NLW_inst_gt_rxresetdone_UNCONNECTED[3:0]),
        .gt_rxusrclk2(gt_rxusrclk2),
        .gt_txbufstatus(NLW_inst_gt_txbufstatus_UNCONNECTED[7:0]),
        .gt_txdiffctrl({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txinhibit({1'b0,1'b0,1'b0,1'b0}),
        .gt_txn_out(gt_txn_out),
        .gt_txp_out(gt_txp_out),
        .gt_txpippmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpippmsel({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpostcursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbsforceerr({1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprecursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txresetdone(NLW_inst_gt_txresetdone_UNCONNECTED[3:0]),
        .gt_txusrclk2(gt_txusrclk2),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath(gtwiz_reset_rx_datapath),
        .gtwiz_reset_tx_datapath(gtwiz_reset_tx_datapath),
        .init_clk(init_clk),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_lane_aligner_fill_0(NLW_inst_rx_lane_aligner_fill_0_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_1(NLW_inst_rx_lane_aligner_fill_1_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_10(NLW_inst_rx_lane_aligner_fill_10_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_11(NLW_inst_rx_lane_aligner_fill_11_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_12(NLW_inst_rx_lane_aligner_fill_12_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_13(NLW_inst_rx_lane_aligner_fill_13_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_14(NLW_inst_rx_lane_aligner_fill_14_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_15(NLW_inst_rx_lane_aligner_fill_15_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_16(NLW_inst_rx_lane_aligner_fill_16_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_17(NLW_inst_rx_lane_aligner_fill_17_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_18(NLW_inst_rx_lane_aligner_fill_18_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_19(NLW_inst_rx_lane_aligner_fill_19_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_2(NLW_inst_rx_lane_aligner_fill_2_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_3(NLW_inst_rx_lane_aligner_fill_3_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_4(NLW_inst_rx_lane_aligner_fill_4_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_5(NLW_inst_rx_lane_aligner_fill_5_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_6(NLW_inst_rx_lane_aligner_fill_6_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_7(NLW_inst_rx_lane_aligner_fill_7_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_8(NLW_inst_rx_lane_aligner_fill_8_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_9(NLW_inst_rx_lane_aligner_fill_9_UNCONNECTED[6:0]),
        .rx_otn_bip8_0(rx_otn_bip8_0),
        .rx_otn_bip8_1(rx_otn_bip8_1),
        .rx_otn_bip8_2(rx_otn_bip8_2),
        .rx_otn_bip8_3(rx_otn_bip8_3),
        .rx_otn_bip8_4(rx_otn_bip8_4),
        .rx_otn_data_0(rx_otn_data_0),
        .rx_otn_data_1(rx_otn_data_1),
        .rx_otn_data_2(rx_otn_data_2),
        .rx_otn_data_3(rx_otn_data_3),
        .rx_otn_data_4(rx_otn_data_4),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preambleout(rx_preambleout),
        .rx_ptp_pcslane_out(NLW_inst_rx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .rx_ptp_tstamp_out(NLW_inst_rx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_inst_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_inst_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_inst_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_inst_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_inst_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_inst_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_inst_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_inst_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_inst_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_inst_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_inst_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_inst_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_pcsl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_pcsl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_pcsl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_pcsl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_pcsl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_pcsl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_pcsl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_pcsl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_pcsl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_pcsl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_pcsl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_pcsl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_pcsl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_pcsl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_pcsl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_pcsl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_pcsl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_pcsl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_pcsl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_pcsl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_pcsl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(NLW_inst_stat_rx_rsfec_am_lock0_UNCONNECTED),
        .stat_rx_rsfec_am_lock1(NLW_inst_stat_rx_rsfec_am_lock1_UNCONNECTED),
        .stat_rx_rsfec_am_lock2(NLW_inst_stat_rx_rsfec_am_lock2_UNCONNECTED),
        .stat_rx_rsfec_am_lock3(NLW_inst_stat_rx_rsfec_am_lock3_UNCONNECTED),
        .stat_rx_rsfec_corrected_cw_inc(NLW_inst_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_cw_inc(NLW_inst_stat_rx_rsfec_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_err_count0_inc(NLW_inst_stat_rx_rsfec_err_count0_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count1_inc(NLW_inst_stat_rx_rsfec_err_count1_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count2_inc(NLW_inst_stat_rx_rsfec_err_count2_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count3_inc(NLW_inst_stat_rx_rsfec_err_count3_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_hi_ser(NLW_inst_stat_rx_rsfec_hi_ser_UNCONNECTED),
        .stat_rx_rsfec_lane_alignment_status(NLW_inst_stat_rx_rsfec_lane_alignment_status_UNCONNECTED),
        .stat_rx_rsfec_lane_fill_0(NLW_inst_stat_rx_rsfec_lane_fill_0_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_1(NLW_inst_stat_rx_rsfec_lane_fill_1_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_2(NLW_inst_stat_rx_rsfec_lane_fill_2_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_3(NLW_inst_stat_rx_rsfec_lane_fill_3_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_mapping(NLW_inst_stat_rx_rsfec_lane_mapping_UNCONNECTED[7:0]),
        .stat_rx_rsfec_rsvd(NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(NLW_inst_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_inst_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_inst_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_inst_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(NLW_inst_stat_tx_ptp_fifo_read_error_UNCONNECTED),
        .stat_tx_ptp_fifo_write_error(NLW_inst_stat_tx_ptp_fifo_write_error_UNCONNECTED),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_inst_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .sys_reset(sys_reset),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_ovfout(tx_ovfout),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in({1'b0,1'b0}),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(NLW_inst_tx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(NLW_inst_tx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .tx_ptp_tstamp_tag_out(NLW_inst_tx_ptp_tstamp_tag_out_UNCONNECTED[15:0]),
        .tx_ptp_tstamp_valid_out(NLW_inst_tx_ptp_tstamp_valid_out_UNCONNECTED),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_unfout(tx_unfout),
        .usr_rx_reset(usr_rx_reset),
        .usr_tx_reset(usr_tx_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_axis2lbus_segmented_corelogic
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [55:0]Q;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [55:0]Q;
  wire axis_tready_i;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  wire lbus_eopin_int_0;
  wire lbus_eopin_int_1;
  wire lbus_eopin_int_2;
  wire seg_valid_0__13;
  wire seg_valid_1__13;
  wire seg_valid_2__13;
  wire seg_valid_3__13;
  wire state;
  wire state_i_1_n_0;
  wire [3:0]tkeep_to_mty;
  wire [3:0]tkeep_to_mty0;
  wire [3:0]tkeep_to_mty1;
  wire [3:0]tkeep_to_mty2;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[120]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[100] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[28]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[101] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[29]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[102] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[30]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[103] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[31]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[104] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[16]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[105] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[17]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[106] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[18]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[107] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[19]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[108] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[20]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[109] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[21]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[114]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[110] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[22]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[111] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[23]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[112] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[8]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[113] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[9]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[114] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[10]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[115] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[11]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[116] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[12]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[117] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[13]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[118] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[14]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[119] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[15]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[115]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[120] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[121] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[122] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[123] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[124] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[4]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[125] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[5]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[126] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[6]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[127] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[7]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [127]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[116]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[117]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[118]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[119]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[104]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[105]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[106]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[107]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[121]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[108]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[109]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[110]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[111]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[96]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[97]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[98]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[99]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[100]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[101]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[122]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[102]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[103]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[88]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[89]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[90]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[91]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[92]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[93]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[94]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[95]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[123]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[80]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[81]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[82]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[83]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[84]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[85]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[86]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[87]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[72]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[73]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[124]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[74]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[75]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[76]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[77]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[78]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[79]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[56] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[64]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[57] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[65]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[58] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[66]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[59] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[67]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[125]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[60] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[68]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[61] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[69]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[62] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[70]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[63] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[71]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[64] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[56]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[65] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[57]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[66] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[58]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[67] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[59]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[68] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[60]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[69] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[61]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[126]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[70] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[62]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[71] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[63]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[72] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[48]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[73] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[49]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[74] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[50]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[75] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[51]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[76] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[52]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[77] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[53]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[78] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[54]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[79] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[55]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[127]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[80] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[40]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[81] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[41]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[82] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[42]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[83] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[43]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[84] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[44]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[85] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[45]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[86] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[46]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[87] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[47]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[88] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[32]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[89] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[33]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[112]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[90] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[34]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[91] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[35]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[92] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[36]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[93] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[37]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[94] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[38]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[95] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[39]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[96] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[24]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[97] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[25]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[98] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[26]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[99] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[27]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[113]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1 
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .I2(tx_axis_tvalid),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_2 
       (.I0(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ),
        .I1(tx_axis_tkeep[1]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[3]),
        .I4(tx_axis_tkeep[2]),
        .I5(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ),
        .O(seg_valid_0__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3 
       (.I0(tx_axis_tkeep[5]),
        .I1(tx_axis_tkeep[4]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4 
       (.I0(tx_axis_tkeep[10]),
        .I1(tx_axis_tkeep[11]),
        .I2(tx_axis_tkeep[8]),
        .I3(tx_axis_tkeep[9]),
        .I4(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_ena_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_enain0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1 
       (.I0(tx_axis_tlast),
        .O(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_2 
       (.I0(seg_valid_1__13),
        .I1(seg_valid_0__13),
        .O(lbus_eopin_int_0));
  FDRE \genblk1.SEG_LOOP[0].lbus_eop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_0),
        .Q(tx_eopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_err[0]_i_1 
       (.I0(tx_axis_tuser),
        .O(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_err_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_errin0),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[15]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[13]),
        .I4(tx_axis_tkeep[14]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ),
        .O(tkeep_to_mty[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[5]),
        .I2(tx_axis_tkeep[4]),
        .I3(tx_axis_tkeep[7]),
        .I4(tx_axis_tkeep[6]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3 
       (.I0(tx_axis_tkeep[2]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[0]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ),
        .O(tkeep_to_mty[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[9]),
        .I4(tx_axis_tkeep[8]),
        .I5(tx_axis_tkeep[7]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4 
       (.I0(tx_axis_tkeep[4]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_1 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ),
        .O(tkeep_to_mty[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[13]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[14]),
        .I4(tx_axis_tkeep[15]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[8]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[5]),
        .I4(tx_axis_tkeep[4]),
        .I5(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[7]),
        .I5(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[2]),
        .I4(tx_axis_tkeep[3]),
        .O(tkeep_to_mty[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2 
       (.I0(tx_axis_tkeep[7]),
        .I1(tx_axis_tkeep[6]),
        .I2(tx_axis_tkeep[5]),
        .I3(tx_axis_tkeep[4]),
        .I4(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[8]),
        .I4(tx_axis_tkeep[9]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4 
       (.I0(tx_axis_tkeep[15]),
        .I1(tx_axis_tkeep[14]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[13]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1 
       (.I0(state),
        .O(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_sop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ),
        .Q(tx_sopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[128] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[248]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[129] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[249]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[130] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[250]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[131] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[251]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[132] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[252]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[133] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[253]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[134] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[254]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[135] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[255]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[136] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[240]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[137] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[241]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[138] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[242]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[139] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[243]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[140] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[244]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[141] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[245]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[142] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[246]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[143] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[247]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[144] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[232]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[145] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[233]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[146] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[234]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[147] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[235]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[148] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[236]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[149] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[237]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[150] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[238]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[151] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[239]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[152] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[224]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[153] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[225]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[154] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[226]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[155] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[227]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[156] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[228]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[157] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[229]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[158] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[230]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[159] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[231]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[160] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[216]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[161] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[217]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[162] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[218]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[163] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[219]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[164] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[220]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[165] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[221]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[166] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[222]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[167] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[223]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[168] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[208]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[169] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[209]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[170] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[210]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[171] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[211]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[172] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[212]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[173] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[213]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[174] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[214]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[175] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[215]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[176] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[200]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[177] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[201]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[178] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[202]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[179] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[203]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[180] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[204]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[181] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[205]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[182] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[206]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[183] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[207]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[184] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[192]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[185] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[193]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[186] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[194]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[187] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[195]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[188] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[196]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[189] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[197]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[190] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[198]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[191] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[199]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[192] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[184]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[193] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[185]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[194] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[186]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[195] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[187]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[196] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[188]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[197] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[189]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[198] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[190]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[199] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[191]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[200] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[176]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[201] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[177]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[202] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[178]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[203] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[179]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[204] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[180]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[205] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[181]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[206] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[182]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[207] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[183]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[208] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[168]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[209] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[169]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[210] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[170]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[211] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[171]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[212] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[172]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[213] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[173]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[214] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[174]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[215] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[175]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[216] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[160]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[217] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[161]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[218] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[162]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[219] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[163]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[220] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[164]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[221] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[165]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[222] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[166]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[223] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[167]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[224] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[152]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[225] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[153]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[226] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[154]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[227] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[155]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[228] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[156]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[229] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[157]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[230] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[158]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[231] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[159]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[232] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[144]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[233] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[145]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[234] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[146]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[235] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[147]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[236] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[148]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[237] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[149]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[238] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[150]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[239] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[151]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[240] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[136]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[241] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[137]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[242] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[138]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[243] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[139]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[244] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[140]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[245] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[141]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[246] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[142]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[247] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[143]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[248] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[128]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[249] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[129]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[250] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[130]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[251] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[131]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[252] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[132]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[253] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[133]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[254] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[134]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[255] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[135]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[17]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[19]),
        .I4(tx_axis_tkeep[18]),
        .I5(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ),
        .O(seg_valid_1__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2 
       (.I0(tx_axis_tkeep[21]),
        .I1(tx_axis_tkeep[20]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3 
       (.I0(tx_axis_tkeep[26]),
        .I1(tx_axis_tkeep[27]),
        .I2(tx_axis_tkeep[24]),
        .I3(tx_axis_tkeep[25]),
        .I4(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_ena_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_enain1),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[1].lbus_eop[1]_i_1 
       (.I0(seg_valid_2__13),
        .I1(seg_valid_1__13),
        .O(lbus_eopin_int_1));
  FDRE \genblk1.SEG_LOOP[1].lbus_eop_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_1),
        .Q(tx_eopin1),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_err_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_errin1),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[31]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[29]),
        .I4(tx_axis_tkeep[30]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ),
        .O(tkeep_to_mty0[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[21]),
        .I2(tx_axis_tkeep[20]),
        .I3(tx_axis_tkeep[23]),
        .I4(tx_axis_tkeep[22]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3 
       (.I0(tx_axis_tkeep[18]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[16]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ),
        .O(tkeep_to_mty0[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[25]),
        .I4(tx_axis_tkeep[24]),
        .I5(tx_axis_tkeep[23]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4 
       (.I0(tx_axis_tkeep[20]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_1 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ),
        .O(tkeep_to_mty0[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[29]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[30]),
        .I4(tx_axis_tkeep[31]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[24]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[21]),
        .I4(tx_axis_tkeep[20]),
        .I5(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[23]),
        .I5(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[18]),
        .I4(tx_axis_tkeep[19]),
        .O(tkeep_to_mty0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2 
       (.I0(tx_axis_tkeep[23]),
        .I1(tx_axis_tkeep[22]),
        .I2(tx_axis_tkeep[21]),
        .I3(tx_axis_tkeep[20]),
        .I4(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[24]),
        .I4(tx_axis_tkeep[25]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4 
       (.I0(tx_axis_tkeep[31]),
        .I1(tx_axis_tkeep[30]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[29]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[0]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[1]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[2]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[3]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[256] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[376]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[257] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[377]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[258] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[378]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[259] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[379]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[260] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[380]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[261] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[381]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[262] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[382]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[263] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[383]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[264] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[368]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[265] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[369]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[266] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[370]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[267] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[371]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[268] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[372]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[269] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[373]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[270] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[374]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[271] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[375]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[272] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[360]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[273] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[361]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[274] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[362]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[275] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[363]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[276] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[364]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[277] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[365]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[278] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[366]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[279] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[367]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[280] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[352]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[281] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[353]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[282] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[354]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[283] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[355]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[284] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[356]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[285] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[357]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[286] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[358]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[287] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[359]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[288] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[344]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[289] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[345]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[290] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[346]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[291] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[347]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[292] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[348]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[293] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[349]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[294] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[350]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[295] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[351]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[296] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[336]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[297] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[337]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[298] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[338]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[299] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[339]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[300] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[340]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[301] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[341]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[302] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[342]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[303] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[343]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[304] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[328]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[305] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[329]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[306] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[330]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[307] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[331]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[308] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[332]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[309] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[333]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[310] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[334]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[311] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[335]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[312] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[320]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[313] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[321]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[314] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[322]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[315] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[323]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[316] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[324]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[317] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[325]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[318] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[326]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[319] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[327]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[320] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[312]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[321] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[313]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[322] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[314]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[323] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[315]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[324] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[316]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[325] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[317]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[326] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[318]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[327] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[319]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[328] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[304]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[329] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[305]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[330] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[306]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[331] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[307]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[332] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[308]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[333] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[309]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[334] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[310]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[335] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[311]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[336] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[296]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[337] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[297]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[338] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[298]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[339] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[299]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[340] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[300]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[341] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[301]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[342] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[302]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[343] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[303]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[344] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[288]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[345] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[289]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[346] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[290]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[347] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[291]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[348] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[292]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[349] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[293]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[350] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[294]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[351] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[295]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[352] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[280]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[353] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[281]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[354] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[282]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[355] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[283]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[356] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[284]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[357] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[285]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[358] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[286]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[359] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[287]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[360] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[272]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[361] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[273]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[362] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[274]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[363] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[275]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[364] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[276]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[365] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[277]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[366] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[278]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[367] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[279]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[368] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[264]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[369] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[265]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[370] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[266]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[371] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[267]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[372] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[268]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[373] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[269]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[374] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[270]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[375] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[271]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[376] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[256]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[377] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[257]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[378] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[258]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[379] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[259]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[380] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[260]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[381] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[261]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[382] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[262]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[383] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[263]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ),
        .I1(tx_axis_tkeep[33]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[35]),
        .I4(tx_axis_tkeep[34]),
        .I5(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ),
        .O(seg_valid_2__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2 
       (.I0(tx_axis_tkeep[37]),
        .I1(tx_axis_tkeep[36]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3 
       (.I0(tx_axis_tkeep[42]),
        .I1(tx_axis_tkeep[43]),
        .I2(tx_axis_tkeep[40]),
        .I3(tx_axis_tkeep[41]),
        .I4(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_ena_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_enain2),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[2].lbus_eop[2]_i_1 
       (.I0(seg_valid_3__13),
        .I1(seg_valid_2__13),
        .O(lbus_eopin_int_2));
  FDRE \genblk1.SEG_LOOP[2].lbus_eop_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_2),
        .Q(tx_eopin2),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_err_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_errin2),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_1 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ),
        .O(tkeep_to_mty1[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[45]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[46]),
        .I4(tx_axis_tkeep[47]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[40]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[37]),
        .I4(tx_axis_tkeep[36]),
        .I5(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[39]),
        .I5(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[34]),
        .I4(tx_axis_tkeep[35]),
        .O(tkeep_to_mty1[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2 
       (.I0(tx_axis_tkeep[39]),
        .I1(tx_axis_tkeep[38]),
        .I2(tx_axis_tkeep[37]),
        .I3(tx_axis_tkeep[36]),
        .I4(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[40]),
        .I4(tx_axis_tkeep[41]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4 
       (.I0(tx_axis_tkeep[47]),
        .I1(tx_axis_tkeep[46]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[45]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[47]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[45]),
        .I4(tx_axis_tkeep[46]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ),
        .O(tkeep_to_mty1[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[37]),
        .I2(tx_axis_tkeep[36]),
        .I3(tx_axis_tkeep[39]),
        .I4(tx_axis_tkeep[38]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3 
       (.I0(tx_axis_tkeep[34]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[32]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ),
        .O(tkeep_to_mty1[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[41]),
        .I4(tx_axis_tkeep[40]),
        .I5(tx_axis_tkeep[39]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4 
       (.I0(tx_axis_tkeep[36]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[2]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[3]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[0]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[1]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].axis_tready_i_reg 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_rdyout),
        .Q(axis_tready_i),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[384] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[504]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[385] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[505]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[386] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[506]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[387] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[507]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[388] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[508]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[389] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[509]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[390] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[510]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[391] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[511]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[392] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[496]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[393] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[497]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[394] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[498]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[395] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[499]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[396] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[500]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[397] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[501]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[398] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[502]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[399] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[503]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[400] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[488]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[401] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[489]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[402] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[490]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[403] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[491]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[404] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[492]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[405] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[493]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[406] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[494]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[407] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[495]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[408] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[480]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[409] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[481]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[410] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[482]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[411] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[483]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[412] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[484]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[413] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[485]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[414] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[486]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[415] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[487]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[416] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[472]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[417] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[473]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[418] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[474]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[419] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[475]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[420] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[476]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[421] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[477]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[422] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[478]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[423] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[479]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[424] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[464]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[425] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[465]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[426] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[466]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[427] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[467]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[428] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[468]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[429] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[469]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[430] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[470]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[431] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[471]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[432] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[456]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[433] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[457]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[434] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[458]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[435] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[459]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[436] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[460]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[437] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[461]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[438] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[462]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[439] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[463]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[440] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[448]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[441] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[449]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[442] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[450]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[443] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[451]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[444] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[452]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[445] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[453]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[446] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[454]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[447] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[455]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[448] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[440]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[449] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[441]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[450] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[442]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[451] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[443]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[452] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[444]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[453] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[445]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[454] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[446]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[455] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[447]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[456] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[432]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[457] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[433]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[458] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[434]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[459] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[435]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[460] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[436]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[461] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[437]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[462] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[438]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[463] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[439]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[464] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[424]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[465] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[425]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[466] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[426]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[467] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[427]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[468] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[428]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[469] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[429]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[470] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[430]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[471] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[431]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[472] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[416]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[473] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[417]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[474] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[418]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[475] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[419]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[476] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[420]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[477] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[421]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[478] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[422]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[479] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[423]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[480] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[408]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[481] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[409]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[482] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[410]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[483] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[411]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[484] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[412]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[485] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[413]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[486] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[414]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[487] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[415]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[488] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[400]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[489] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[401]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[490] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[402]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[491] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[403]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[492] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[404]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[493] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[405]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[494] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[406]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[495] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[407]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[496] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[392]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[497] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[393]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[498] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[394]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[499] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[395]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[500] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[396]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[501] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[397]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[502] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[398]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[503] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[399]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[504] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[384]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[505] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[385]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[506] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[386]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[507] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[387]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[508] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[388]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[509] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[389]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[510] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[390]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[511] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[391]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ),
        .I1(tx_axis_tkeep[49]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[51]),
        .I4(tx_axis_tkeep[50]),
        .I5(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ),
        .O(seg_valid_3__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2 
       (.I0(tx_axis_tkeep[53]),
        .I1(tx_axis_tkeep[52]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3 
       (.I0(tx_axis_tkeep[58]),
        .I1(tx_axis_tkeep[59]),
        .I2(tx_axis_tkeep[56]),
        .I3(tx_axis_tkeep[57]),
        .I4(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_ena_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_enain3),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_eop_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_eopin3),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_err_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_errin3),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[63]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[61]),
        .I4(tx_axis_tkeep[62]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ),
        .O(tkeep_to_mty2[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[53]),
        .I2(tx_axis_tkeep[52]),
        .I3(tx_axis_tkeep[55]),
        .I4(tx_axis_tkeep[54]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3 
       (.I0(tx_axis_tkeep[50]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[48]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ),
        .O(tkeep_to_mty2[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[57]),
        .I4(tx_axis_tkeep[56]),
        .I5(tx_axis_tkeep[55]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4 
       (.I0(tx_axis_tkeep[52]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_1 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ),
        .O(tkeep_to_mty2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[61]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[62]),
        .I4(tx_axis_tkeep[63]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[56]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[53]),
        .I4(tx_axis_tkeep[52]),
        .I5(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[55]),
        .I5(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[50]),
        .I4(tx_axis_tkeep[51]),
        .O(tkeep_to_mty2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2 
       (.I0(tx_axis_tkeep[55]),
        .I1(tx_axis_tkeep[54]),
        .I2(tx_axis_tkeep[53]),
        .I3(tx_axis_tkeep[52]),
        .I4(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[56]),
        .I4(tx_axis_tkeep[57]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4 
       (.I0(tx_axis_tkeep[63]),
        .I1(tx_axis_tkeep[62]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[61]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[0]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[1]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[2]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[3]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000002AAFEAA)) 
    state_i_1
       (.I0(state),
        .I1(axis_tready_i),
        .I2(tx_rdyout),
        .I3(tx_axis_tvalid),
        .I4(tx_axis_tlast),
        .I5(usr_tx_reset),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    tx_axis_tready_INST_0
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .O(tx_axis_tready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_axis2lbus_segmented_top
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127] ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255] ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383] ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511] ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3] ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7] ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11] ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15] ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3] ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [55:0]Q;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [55:0]Q;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_axis2lbus_segmented_corelogic i_design_1_cmac_usplus_0_0_axis2lbus_segmented_corelogic
       (.Q(Q),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 (\genblk1.SEG_LOOP[0].lbus_data_reg[127] ),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 (\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 (\genblk1.SEG_LOOP[1].lbus_data_reg[255] ),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 (\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 (\genblk1.SEG_LOOP[2].lbus_data_reg[383] ),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 (\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 (\genblk1.SEG_LOOP[3].lbus_data_reg[511] ),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 (\genblk1.SEG_LOOP[3].lbus_err_reg[3] ),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 (\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync
   (SR,
    core_drp_reset,
    rx_clk,
    s_out_d4,
    s_out_d4_0);
  output [0:0]SR;
  input core_drp_reset;
  input rx_clk;
  input s_out_d4;
  input s_out_d4_0;

  wire [0:0]SR;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_rx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_0
   (usr_tx_reset,
    core_drp_reset,
    s_out_d4_reg_0,
    s_out_d4,
    s_out_d4_0);
  output usr_tx_reset;
  input core_drp_reset;
  input s_out_d4_reg_0;
  input s_out_d4;
  input s_out_d4_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire s_out_d4_reg_0;
  wire sig_in_cdc_from;
  wire usr_tx_reset;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_tx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_1
   (s_out_d4,
    core_rx_reset,
    rx_clk);
  output s_out_d4;
  input core_rx_reset;
  input rx_clk;

  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_rx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_2
   (s_out_d4,
    core_tx_reset,
    s_out_d3_reg_0);
  output s_out_d4;
  input core_tx_reset;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_tx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_3
   (s_out_d4,
    gt_rx_reset_done_inv,
    gtwiz_reset_rx_done_out,
    rx_clk);
  output s_out_d4;
  output gt_rx_reset_done_inv;
  input [0:0]gtwiz_reset_rx_done_out;
  input rx_clk;

  wire gt_rx_reset_done_inv;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_rx_done_out[0];
  LUT1 #(
    .INIT(2'h1)) 
    gt_rx_reset_done_inv_reg_i_1
       (.I0(s_out_d4),
        .O(gt_rx_reset_done_inv));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_4
   (rx_serdes_reset,
    in0,
    CLK,
    s_out_d4);
  output [0:0]rx_serdes_reset;
  input in0;
  input CLK;
  input s_out_d4;

  wire CLK;
  wire [0:0]rx_serdes_reset;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = in0;
  LUT2 #(
    .INIT(4'hE)) 
    i_design_1_cmac_usplus_0_0_top_i_1
       (.I0(s_out_d4_0),
        .I1(s_out_d4),
        .O(rx_serdes_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_5
   (s_out_d4,
    gtwiz_reset_tx_done_out,
    s_out_d3_reg_0);
  output s_out_d4;
  input [0:0]gtwiz_reset_tx_done_out;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_tx_done_out[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_6
   (s_out_d4,
    core_drp_reset,
    CLK);
  output s_out_d4;
  input core_drp_reset;
  input CLK;

  wire CLK;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_7
   (s_out_d4,
    SR,
    init_clk);
  output s_out_d4;
  input [0:0]SR;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = SR[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_8
   (s_out_d4,
    stat_rx_aligned,
    init_clk);
  output s_out_d4;
  input stat_rx_aligned;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = stat_rx_aligned;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_9
   (master_watchdog0,
    usr_tx_reset,
    init_clk,
    s_out_d4,
    s_out_d4_0,
    \master_watchdog_reg[0] );
  output master_watchdog0;
  input usr_tx_reset;
  input init_clk;
  input s_out_d4;
  input s_out_d4_0;
  input \master_watchdog_reg[0] ;

  wire init_clk;
  wire master_watchdog0;
  wire \master_watchdog_reg[0] ;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = usr_tx_reset;
  LUT4 #(
    .INIT(16'hFF04)) 
    \master_watchdog[0]_i_1 
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .I3(\master_watchdog_reg[0] ),
        .O(master_watchdog0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_fifo
   (Q,
    D,
    \rot_reg[0] ,
    sel,
    rx_clk_0,
    \rot_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[1] ,
    \rot_reg[0]_2 ,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_reg[0]_0 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rd_ptr_reg[2]_0 ,
    dout,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rd_ptr[2]_i_4__1 ,
    \rd_ptr[2]_i_4__1_0 ,
    \axis_tkeep[63]_i_21 ,
    \rot[1]_i_5 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rot_reg[0]_8 ,
    \axis_tkeep[63]_i_6 ,
    \axis_tkeep[63]_i_3 ,
    \axis_tkeep[63]_i_6_0 ,
    \axis_tkeep[63]_i_6_1 ,
    \axis_tkeep[63]_i_6_2 ,
    \rot[1]_i_5_0 ,
    \axis_tkeep[63]_i_3_0 ,
    \axis_tkeep[63]_i_3_1 ,
    \rot[1]_i_6_0 ,
    \rot[1]_i_6_1 ,
    \rot[1]_i_6_2 ,
    SR,
    rx_clk,
    E);
  output [2:0]Q;
  output [0:0]D;
  output \rot_reg[0] ;
  output sel;
  output rx_clk_0;
  output \rot_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[1] ;
  output \rot_reg[0]_2 ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output \rd_ptr_reg[0]_0 ;
  input \rot_reg[0]_3 ;
  input \rot_reg[0]_4 ;
  input \rot_reg[0]_5 ;
  input [1:0]\rd_ptr_reg[2]_0 ;
  input [1:0]dout;
  input \rot_reg[0]_6 ;
  input \rot_reg[0]_7 ;
  input [1:0]\rd_ptr[2]_i_4__1 ;
  input \rd_ptr[2]_i_4__1_0 ;
  input [1:0]\axis_tkeep[63]_i_21 ;
  input [1:0]\rot[1]_i_5 ;
  input \rd_ptr_reg[2]_1 ;
  input \rd_ptr_reg[2]_2 ;
  input \rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rot_reg[0]_8 ;
  input \axis_tkeep[63]_i_6 ;
  input \axis_tkeep[63]_i_3 ;
  input \axis_tkeep[63]_i_6_0 ;
  input \axis_tkeep[63]_i_6_1 ;
  input \axis_tkeep[63]_i_6_2 ;
  input \rot[1]_i_5_0 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \axis_tkeep[63]_i_3_1 ;
  input \rot[1]_i_6_0 ;
  input \rot[1]_i_6_1 ;
  input \rot[1]_i_6_2 ;
  input [0:0]SR;
  input rx_clk;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [1:0]\axis_tkeep[63]_i_21 ;
  wire \axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_3_1 ;
  wire \axis_tkeep[63]_i_6 ;
  wire \axis_tkeep[63]_i_6_0 ;
  wire \axis_tkeep[63]_i_6_1 ;
  wire \axis_tkeep[63]_i_6_2 ;
  wire [1:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire \rd_ptr[2]_i_2_n_0 ;
  wire [1:0]\rd_ptr[2]_i_4__1 ;
  wire \rd_ptr[2]_i_4__1_0 ;
  wire \rd_ptr[2]_i_4__2_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire [1:0]\rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rot[1]_i_10_n_0 ;
  wire [1:0]\rot[1]_i_5 ;
  wire \rot[1]_i_5_0 ;
  wire \rot[1]_i_6_0 ;
  wire \rot[1]_i_6_1 ;
  wire \rot[1]_i_6_2 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[1] ;
  wire rx_clk;
  wire rx_clk_0;
  wire sel;
  wire [2:0]wr_ptr0;
  wire [2:0]\wr_ptr_reg[2]_0 ;

  LUT6 #(
    .INIT(64'h4454555544544454)) 
    \axis_tkeep[63]_i_13 
       (.I0(\rot[1]_i_10_n_0 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(dout[0]),
        .I3(\axis_tkeep[63]_i_3_0 ),
        .I4(\axis_tkeep[63]_i_3_1 ),
        .I5(\rot[1]_i_5 [0]),
        .O(\rot_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFF0DFF0D0D0D0D)) 
    \axis_tkeep[63]_i_18 
       (.I0(\axis_tkeep[63]_i_6 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(\rot[1]_i_10_n_0 ),
        .I3(\axis_tkeep[63]_i_6_0 ),
        .I4(\axis_tkeep[63]_i_6_1 ),
        .I5(\axis_tkeep[63]_i_6_2 ),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51005151)) 
    \axis_tkeep[63]_i_22 
       (.I0(\rot[1]_i_5_0 ),
        .I1(dout[1]),
        .I2(\axis_tkeep[63]_i_3_0 ),
        .I3(\axis_tkeep[63]_i_3_1 ),
        .I4(\rot[1]_i_5 [1]),
        .I5(\rot[1]_i_10_n_0 ),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'hC840)) 
    \axis_tkeep[63]_i_38 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [1]),
        .I2(\axis_tkeep[63]_i_21 [1]),
        .I3(\rot[1]_i_5 [1]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\rd_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rd_ptr_reg[2]_1 ),
        .I2(\rd_ptr[2]_i_4__2_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_2 ),
        .I5(dout[1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__2 
       (.I0(Q[1]),
        .I1(\wr_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [2]),
        .I3(Q[2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(Q[0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h3032023230154515)) 
    \rd_ptr[2]_i_4__2 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(rx_clk_0),
        .I2(\rd_ptr_reg[2]_3 ),
        .I3(\rd_ptr_reg[2]_4 ),
        .I4(\rd_ptr_reg[2]_5 ),
        .I5(\rd_ptr_reg[2]_0 [1]),
        .O(\rd_ptr[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF2F22)) 
    \rd_ptr[2]_i_5 
       (.I0(dout[1]),
        .I1(\rot_reg[0]_6 ),
        .I2(\rot_reg[0]_7 ),
        .I3(\rd_ptr[2]_i_4__1 [1]),
        .I4(\rot_reg[0]_0 ),
        .I5(\rd_ptr[2]_i_4__1_0 ),
        .O(rx_clk_0));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF60009)) 
    \rot[0]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_3 ),
        .I2(\rot_reg[0]_4 ),
        .I3(\rot_reg[0]_5 ),
        .I4(\rd_ptr_reg[2]_0 [0]),
        .O(D));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rot[1]_i_10 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rot[1]_i_6_0 ),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .I3(\rot[1]_i_6_1 ),
        .I4(\rd_ptr_reg[2]_0 [1]),
        .I5(\rot[1]_i_6_2 ),
        .O(\rot[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \rot[1]_i_2 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[0]_5 ),
        .I3(\rot_reg[0]_3 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h4454555544544454)) 
    \rot[1]_i_6 
       (.I0(\rot[1]_i_10_n_0 ),
        .I1(\rot_reg[0]_8 ),
        .I2(\axis_tkeep[63]_i_21 [0]),
        .I3(\rot_reg[0]_7 ),
        .I4(\rot_reg[0]_6 ),
        .I5(\rd_ptr[2]_i_4__1 [0]),
        .O(\rot_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__0 
       (.I0(\wr_ptr_reg[2]_0 [2]),
        .I1(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__0 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_2 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h0010000082044182)) 
    \wr_ptr[2]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\wr_ptr_reg[2]_0 [1]),
        .I3(\wr_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(Q[2]),
        .O(\rd_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(\wr_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(\wr_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(\wr_ptr_reg[2]_0 [2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_fifo_16
   (Q,
    \rd_ptr_reg[1]_0 ,
    \rot_reg[0] ,
    SR,
    p_0_in,
    \rot_reg[1] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    sel,
    \rd_ptr_reg[2]_2 ,
    \rot_reg[1]_0 ,
    \wr_ptr_reg[0]_0 ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[47]_0 ,
    \axis_tkeep_reg[15] ,
    \axis_tkeep_reg[15]_0 ,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[63] ,
    \axis_tkeep_reg[63]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    \axis_tkeep[63]_i_6 ,
    dout,
    \rot_reg[1]_4 ,
    \axis_tkeep[63]_i_6_0 ,
    \axis_tkeep[63]_i_6_1 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rd_ptr_reg[2]_7 ,
    \rot_reg[1]_5 ,
    \rot_reg[1]_6 ,
    \rot_reg[1]_7 ,
    \rd_ptr_reg[2]_8 ,
    \rd_ptr_reg[2]_9 ,
    \rd_ptr_reg[2]_10 ,
    \rd_ptr_reg[2]_11 ,
    \axis_tkeep[63]_i_17 ,
    \axis_tkeep[63]_i_17_0 ,
    \axis_tkeep[63]_i_17_1 ,
    rx_clk,
    E);
  output [2:0]Q;
  output \rd_ptr_reg[1]_0 ;
  output \rot_reg[0] ;
  output [0:0]SR;
  output p_0_in;
  output [3:0]\rot_reg[1] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output \rd_ptr_reg[2]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input sel;
  input [0:0]\rd_ptr_reg[2]_2 ;
  input \rot_reg[1]_0 ;
  input [0:0]\wr_ptr_reg[0]_0 ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[47]_0 ;
  input \axis_tkeep_reg[15] ;
  input \axis_tkeep_reg[15]_0 ;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[63] ;
  input \axis_tkeep_reg[63]_0 ;
  input \rot_reg[1]_1 ;
  input \rot_reg[1]_2 ;
  input \rot_reg[1]_3 ;
  input \axis_tkeep[63]_i_6 ;
  input [1:0]dout;
  input \rot_reg[1]_4 ;
  input \axis_tkeep[63]_i_6_0 ;
  input [0:0]\axis_tkeep[63]_i_6_1 ;
  input [1:0]\rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rd_ptr_reg[2]_7 ;
  input \rot_reg[1]_5 ;
  input \rot_reg[1]_6 ;
  input [0:0]\rot_reg[1]_7 ;
  input \rd_ptr_reg[2]_8 ;
  input \rd_ptr_reg[2]_9 ;
  input \rd_ptr_reg[2]_10 ;
  input \rd_ptr_reg[2]_11 ;
  input \axis_tkeep[63]_i_17 ;
  input \axis_tkeep[63]_i_17_0 ;
  input \axis_tkeep[63]_i_17_1 ;
  input rx_clk;
  input [0:0]E;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_17 ;
  wire \axis_tkeep[63]_i_17_0 ;
  wire \axis_tkeep[63]_i_17_1 ;
  wire \axis_tkeep[63]_i_6 ;
  wire \axis_tkeep[63]_i_6_0 ;
  wire [0:0]\axis_tkeep[63]_i_6_1 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[31]_0 ;
  wire \axis_tkeep_reg[47] ;
  wire \axis_tkeep_reg[47]_0 ;
  wire \axis_tkeep_reg[63] ;
  wire \axis_tkeep_reg[63]_0 ;
  wire [1:0]dout;
  wire p_0_in;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  wire \rd_ptr[2]_i_2__0_n_0 ;
  wire \rd_ptr[2]_i_4__1_n_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_10 ;
  wire \rd_ptr_reg[2]_11 ;
  wire [0:0]\rd_ptr_reg[2]_2 ;
  wire [1:0]\rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire \rd_ptr_reg[2]_7 ;
  wire \rd_ptr_reg[2]_8 ;
  wire \rd_ptr_reg[2]_9 ;
  wire \rot[1]_i_5_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire [3:0]\rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire [0:0]\rot_reg[1]_7 ;
  wire rx_clk;
  wire sel;
  wire [2:0]wr_ptr0;
  wire [0:0]\wr_ptr_reg[0]_0 ;
  wire [2:0]\wr_ptr_reg[2]_0 ;

  LUT5 #(
    .INIT(32'hFF08FFFF)) 
    \axis_tkeep[15]_i_1 
       (.I0(\axis_tkeep_reg[15] ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[47] ),
        .I3(\axis_tkeep_reg[15]_0 ),
        .I4(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \axis_tkeep[31]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep_reg[31] ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \axis_tkeep[47]_i_1 
       (.I0(\axis_tkeep_reg[47] ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[47]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [2]));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \axis_tkeep[63]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep_reg[63] ),
        .I2(\axis_tkeep_reg[63]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_10 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_17 ),
        .I2(\rd_ptr_reg[2]_3 [0]),
        .I3(\axis_tkeep[63]_i_17_0 ),
        .I4(\rd_ptr_reg[2]_3 [1]),
        .I5(\axis_tkeep[63]_i_17_1 ),
        .O(\rot_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_20 
       (.I0(\rot_reg[0]_0 ),
        .I1(\axis_tkeep[63]_i_6 ),
        .I2(dout[1]),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep[63]_i_6_0 ),
        .I5(\axis_tkeep[63]_i_6_1 ),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF222F)) 
    \axis_tkeep[63]_i_3 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_8 ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rd_ptr_reg[2]_9 ),
        .I4(\rd_ptr_reg[2]_10 ),
        .I5(\rd_ptr_reg[2]_11 ),
        .O(\rot_reg[0] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tvalid_i_1
       (.I0(\rot_reg[1] [2]),
        .I1(\rot_reg[1] [3]),
        .I2(\rot_reg[1] [0]),
        .I3(\rot_reg[1] [1]),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__0 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rd_ptr_reg[2]_1 ),
        .I2(\rd_ptr[2]_i_4__1_n_0 ),
        .I3(sel),
        .I4(\rot_reg[0] ),
        .I5(\rd_ptr_reg[2]_2 ),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__0 
       (.I0(Q[1]),
        .I1(\wr_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [2]),
        .I3(Q[2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(Q[0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00200222FB0B0333)) 
    \rd_ptr[2]_i_4__1 
       (.I0(\rd_ptr_reg[2]_3 [0]),
        .I1(\rd_ptr_reg[2]_3 [1]),
        .I2(\rd_ptr_reg[2]_4 ),
        .I3(\rd_ptr_reg[2]_5 ),
        .I4(\rd_ptr_reg[2]_6 ),
        .I5(\rd_ptr_reg[2]_7 ),
        .O(\rd_ptr[2]_i_4__1_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__0_n_0 ),
        .Q(Q[2]),
        .R(\wr_ptr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \rot[1]_i_1 
       (.I0(\rot_reg[1]_0 ),
        .I1(sel),
        .I2(\rot_reg[0] ),
        .I3(\rot[1]_i_5_n_0 ),
        .I4(\wr_ptr_reg[0]_0 ),
        .O(SR));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \rot[1]_i_5 
       (.I0(\rot_reg[0]_0 ),
        .I1(\axis_tkeep_reg[47]_0 ),
        .I2(\axis_tkeep_reg[63]_0 ),
        .I3(\rot_reg[1]_1 ),
        .I4(\rot_reg[1]_2 ),
        .I5(\rot_reg[1]_3 ),
        .O(\rot[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_8 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[0]),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_6 ),
        .I5(\rot_reg[1]_7 ),
        .O(\rot_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(\wr_ptr_reg[2]_0 [2]),
        .I1(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__0 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h4104001000204104)) 
    \wr_ptr[2]_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .I3(\wr_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [1]),
        .I5(Q[1]),
        .O(\rd_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(\wr_ptr_reg[2]_0 [0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(\wr_ptr_reg[2]_0 [1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(\wr_ptr_reg[2]_0 [2]),
        .R(\wr_ptr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_fifo_17
   (Q,
    \rd_ptr_reg[2]_0 ,
    \wr_ptr_reg[2]_0 ,
    \axis_tkeep[63]_i_22 ,
    \rot_reg[1] ,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rd_ptr_reg[0]_0 ,
    rx_clk_0,
    sel,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rd_ptr_reg[2]_7 ,
    \rd_ptr_reg[2]_8 ,
    \rd_ptr_reg[2]_9 ,
    \rd_ptr_reg[2]_10 ,
    \rd_ptr_reg[2]_11 ,
    \rot_reg[1]_3 ,
    \axis_tkeep[63]_i_6_0 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    dout,
    \axis_tkeep[63]_i_6_1 ,
    \axis_tkeep[63]_i_6_2 ,
    \axis_tkeep[63]_i_6_3 ,
    \axis_tkeep[63]_i_6_4 ,
    \axis_tkeep[63]_i_6_5 ,
    \axis_tkeep[63]_i_6_6 ,
    \axis_tkeep[63]_i_3 ,
    \axis_tkeep[63]_i_3_0 ,
    \axis_tkeep[63]_i_3_1 ,
    axis_tuser_reg,
    SR,
    rx_clk,
    E);
  output [2:0]Q;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output \wr_ptr_reg[2]_0 ;
  output \axis_tkeep[63]_i_22 ;
  output \rot_reg[1] ;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rd_ptr_reg[0]_0 ;
  output rx_clk_0;
  input sel;
  input \rd_ptr_reg[2]_1 ;
  input [1:0]\rd_ptr_reg[2]_2 ;
  input \rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rot_reg[1]_0 ;
  input \rot_reg[1]_1 ;
  input \rot_reg[1]_2 ;
  input [1:0]\rd_ptr_reg[2]_7 ;
  input \rd_ptr_reg[2]_8 ;
  input \rd_ptr_reg[2]_9 ;
  input \rd_ptr_reg[2]_10 ;
  input \rd_ptr_reg[2]_11 ;
  input \rot_reg[1]_3 ;
  input [2:0]\axis_tkeep[63]_i_6_0 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input [1:0]dout;
  input \axis_tkeep[63]_i_6_1 ;
  input \axis_tkeep[63]_i_6_2 ;
  input \axis_tkeep[63]_i_6_3 ;
  input \axis_tkeep[63]_i_6_4 ;
  input \axis_tkeep[63]_i_6_5 ;
  input \axis_tkeep[63]_i_6_6 ;
  input \axis_tkeep[63]_i_3 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \axis_tkeep[63]_i_3_1 ;
  input [0:0]axis_tuser_reg;
  input [0:0]SR;
  input rx_clk;
  input [0:0]E;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_17_n_0 ;
  wire \axis_tkeep[63]_i_19_n_0 ;
  wire \axis_tkeep[63]_i_22 ;
  wire \axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_3_1 ;
  wire [2:0]\axis_tkeep[63]_i_6_0 ;
  wire \axis_tkeep[63]_i_6_1 ;
  wire \axis_tkeep[63]_i_6_2 ;
  wire \axis_tkeep[63]_i_6_3 ;
  wire \axis_tkeep[63]_i_6_4 ;
  wire \axis_tkeep[63]_i_6_5 ;
  wire \axis_tkeep[63]_i_6_6 ;
  wire [0:0]axis_tuser_reg;
  wire [1:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__2_n_0 ;
  wire \rd_ptr[1]_i_1__1_n_0 ;
  wire \rd_ptr[2]_i_2__1_n_0 ;
  wire \rd_ptr[2]_i_4_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_10 ;
  wire \rd_ptr_reg[2]_11 ;
  wire [1:0]\rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire [1:0]\rd_ptr_reg[2]_7 ;
  wire \rd_ptr_reg[2]_8 ;
  wire \rd_ptr_reg[2]_9 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire rx_clk_0;
  wire sel;
  wire [2:1]wr_ptr0;
  wire \wr_ptr[0]_i_1__2_n_0 ;
  wire \wr_ptr_reg[2]_0 ;

  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \axis_tkeep[63]_i_11 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(\rd_ptr_reg[2]_7 [0]),
        .I3(\axis_tkeep[63]_i_3_0 ),
        .I4(\rd_ptr_reg[2]_7 [1]),
        .I5(\axis_tkeep[63]_i_3_1 ),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF0DFF0D0D0D0D)) 
    \axis_tkeep[63]_i_17 
       (.I0(\axis_tkeep[63]_i_6_3 ),
        .I1(\axis_tkeep[63]_i_6_4 ),
        .I2(\rot_reg[0] ),
        .I3(\axis_tkeep[63]_i_6_5 ),
        .I4(\axis_tkeep[63]_i_6_6 ),
        .I5(\rot_reg[1]_1 ),
        .O(\axis_tkeep[63]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51005151)) 
    \axis_tkeep[63]_i_19 
       (.I0(\axis_tkeep[63]_i_6_1 ),
        .I1(\rd_ptr_reg[2]_2 [1]),
        .I2(\axis_tkeep[63]_i_6_2 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep[63]_i_6_0 [2]),
        .I5(\rot_reg[0] ),
        .O(\axis_tkeep[63]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEFEE)) 
    \axis_tkeep[63]_i_6 
       (.I0(\axis_tkeep[63]_i_17_n_0 ),
        .I1(\rd_ptr_reg[2]_3 ),
        .I2(\axis_tkeep[63]_i_19_n_0 ),
        .I3(\rd_ptr_reg[2]_4 ),
        .I4(\rd_ptr_reg[2]_5 ),
        .I5(\rd_ptr_reg[2]_6 ),
        .O(\axis_tkeep[63]_i_22 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tuser_i_1
       (.I0(\rd_ptr_reg[2]_2 [0]),
        .I1(\axis_tkeep[63]_i_6_0 [1]),
        .I2(dout[1]),
        .I3(axis_tuser_reg),
        .O(rx_clk_0));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__2 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .O(\rd_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__1 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__1 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(\axis_tkeep[63]_i_22 ),
        .I2(\rd_ptr[2]_i_4_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_1 ),
        .I5(\rd_ptr_reg[2]_2 [1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__1 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__1 
       (.I0(Q[2]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(Q[1]),
        .I3(\rd_ptr_reg[2]_0 [1]),
        .I4(\rd_ptr_reg[2]_0 [0]),
        .I5(Q[0]),
        .O(\wr_ptr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h3015451530320232)) 
    \rd_ptr[2]_i_4 
       (.I0(\rd_ptr_reg[2]_7 [0]),
        .I1(\rd_ptr_reg[2]_8 ),
        .I2(\rd_ptr_reg[2]_9 ),
        .I3(\rd_ptr_reg[2]_10 ),
        .I4(\rd_ptr_reg[2]_11 ),
        .I5(\rd_ptr_reg[2]_7 [1]),
        .O(\rd_ptr[2]_i_4_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__1_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__1_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rot[1]_i_4 
       (.I0(\rot_reg[1]_0 ),
        .I1(\rot_reg[0] ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rot_reg[1]_2 ),
        .I4(\rd_ptr_reg[2]_5 ),
        .I5(\rd_ptr_reg[2]_6 ),
        .O(\rot_reg[1] ));
  LUT6 #(
    .INIT(64'hBBABAAAABBABBBAB)) 
    \rot[1]_i_9 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[1]_3 ),
        .I2(\axis_tkeep[63]_i_6_0 [0]),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(dout[0]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\wr_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h0010000082044182)) 
    \wr_ptr[2]_i_5 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\rd_ptr_reg[2]_0 [2]),
        .O(\rd_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\wr_ptr[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(Q[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_fifo_18
   (\rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    D,
    \rot_reg[0]_2 ,
    \rd_ptr_reg[1]_0 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rd_ptr_reg[2]_0 ,
    \wr_ptr_reg[2]_0 ,
    E,
    Q,
    dout,
    \rd_ptr_reg[2]_1 ,
    \rot_reg[1] ,
    \rot[1]_i_5 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rd_ptr_reg[2]_2 ,
    sel,
    \rd_ptr_reg[2]_3 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rd_ptr_reg[2]_7 ,
    \rot[1]_i_5_0 ,
    \axis_tkeep[63]_i_3 ,
    \axis_tkeep[63]_i_3_0 ,
    \axis_tkeep[63]_i_18 ,
    \axis_tkeep[63]_i_18_0 ,
    \axis_tkeep[63]_i_18_1 ,
    din,
    \wr_ptr_reg[2]_1 ,
    \wr_ptr_reg[2]_2 ,
    \wr_ptr_reg[2]_3 ,
    SR,
    rx_clk);
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output [0:0]D;
  output \rot_reg[0]_2 ;
  output \rd_ptr_reg[1]_0 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output [0:0]E;
  input [1:0]Q;
  input [2:0]dout;
  input [1:0]\rd_ptr_reg[2]_1 ;
  input [0:0]\rot_reg[1] ;
  input [2:0]\rot[1]_i_5 ;
  input \rot_reg[1]_0 ;
  input \rot_reg[1]_1 ;
  input \rot_reg[1]_2 ;
  input \rd_ptr_reg[2]_2 ;
  input sel;
  input \rd_ptr_reg[2]_3 ;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rd_ptr_reg[2]_7 ;
  input \rot[1]_i_5_0 ;
  input \axis_tkeep[63]_i_3 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \axis_tkeep[63]_i_18 ;
  input \axis_tkeep[63]_i_18_0 ;
  input \axis_tkeep[63]_i_18_1 ;
  input [0:0]din;
  input \wr_ptr_reg[2]_1 ;
  input \wr_ptr_reg[2]_2 ;
  input \wr_ptr_reg[2]_3 ;
  input [0:0]SR;
  input rx_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_18 ;
  wire \axis_tkeep[63]_i_18_0 ;
  wire \axis_tkeep[63]_i_18_1 ;
  wire \axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire [0:0]din;
  wire [2:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1__2_n_0 ;
  wire \rd_ptr[2]_i_2__2_n_0 ;
  wire \rd_ptr[2]_i_4__0_n_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire [1:0]\rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire \rd_ptr_reg[2]_7 ;
  wire \rot[1]_i_13_n_0 ;
  wire [2:0]\rot[1]_i_5 ;
  wire \rot[1]_i_5_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire [0:0]\rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire rx_clk;
  wire sel;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_3_n_0 ;
  wire [2:0]\wr_ptr_reg[2]_0 ;
  wire \wr_ptr_reg[2]_1 ;
  wire \wr_ptr_reg[2]_2 ;
  wire \wr_ptr_reg[2]_3 ;

  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_12 
       (.I0(\rot_reg[0]_3 ),
        .I1(\axis_tkeep[63]_i_3_0 ),
        .I2(\rot[1]_i_5 [1]),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep[63]_i_3 ),
        .I5(dout[1]),
        .O(\rot_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \axis_tkeep[63]_i_21 
       (.I0(\rot[1]_i_5_0 ),
        .I1(\rot[1]_i_5 [2]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep[63]_i_3 ),
        .I4(dout[2]),
        .I5(\rot_reg[0]_3 ),
        .O(\rot_reg[0]_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1 
       (.I0(\rd_ptr_reg[2]_0 [2]),
        .I1(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__2 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__2 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rd_ptr_reg[2]_2 ),
        .I2(\rd_ptr[2]_i_4__0_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[2]_1 [1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__2 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [2]),
        .I3(\rd_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00880808F00CECEC)) 
    \rd_ptr[2]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_4 ),
        .I3(\rd_ptr_reg[2]_5 ),
        .I4(\rd_ptr_reg[2]_6 ),
        .I5(\rd_ptr_reg[2]_7 ),
        .O(\rd_ptr[2]_i_4__0_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [2]),
        .R(SR));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_11 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[0]),
        .I3(\rd_ptr_reg[2]_1 [0]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rot[1]_i_12 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_18 ),
        .I2(Q[0]),
        .I3(\axis_tkeep[63]_i_18_0 ),
        .I4(Q[1]),
        .I5(\axis_tkeep[63]_i_18_1 ),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \rot[1]_i_13 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 [0]),
        .I3(dout[0]),
        .O(\rot[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \rot[1]_i_14 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rot[1]_i_5 [0]),
        .I3(\rot_reg[1] ),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \rot[1]_i_15 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rot_reg[1] ),
        .I3(\rd_ptr_reg[2]_1 [0]),
        .O(\rot_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFCDFFFFE03200001)) 
    \rot[1]_i_3 
       (.I0(Q[0]),
        .I1(\rot_reg[0]_2 ),
        .I2(\rot_reg[1]_0 ),
        .I3(\rot_reg[1]_1 ),
        .I4(\rot_reg[1]_2 ),
        .I5(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_7 
       (.I0(\rot_reg[0]_3 ),
        .I1(\rot[1]_i_13_n_0 ),
        .I2(\rot_reg[1] ),
        .I3(\rot_reg[1]_3 ),
        .I4(\rot_reg[1]_4 ),
        .I5(\rot[1]_i_5 [0]),
        .O(\rot_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__1 
       (.I0(\wr_ptr_reg[2]_0 [2]),
        .I1(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__2 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \wr_ptr[2]_i_1 
       (.I0(\wr_ptr[2]_i_3_n_0 ),
        .I1(din),
        .I2(\wr_ptr_reg[2]_1 ),
        .I3(\wr_ptr_reg[2]_2 ),
        .I4(\wr_ptr_reg[2]_3 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__2 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h0010000082044182)) 
    \wr_ptr[2]_i_3 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [1]),
        .I3(\wr_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(\rd_ptr_reg[2]_0 [2]),
        .O(\wr_ptr[2]_i_3_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(\wr_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(\wr_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(\wr_ptr_reg[2]_0 [2]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_0_0_gt,design_1_cmac_usplus_0_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_cmac_usplus_0_0_gt_gtwizard_top,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    rxcdrhold_in,
    rxdfelfhold_in,
    rxusrclk_in,
    rxusrclk2_in,
    txctrl0_in,
    txctrl1_in,
    txdata_in,
    txusrclk_in,
    txusrclk2_in,
    gtpowergood_out,
    gtytxn_out,
    gtytxp_out,
    rxctrl0_out,
    rxctrl1_out,
    rxdata_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [511:0]txdata_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]gtpowergood_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [511:0]rxdata_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [63:0]NLW_inst_drpdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [3:0]NLW_inst_drprdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [319:0]NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [511:64]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:1]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:1]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "67" *) 
  (* C_GT_TYPE = "3" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "0" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "80" *) 
  (* C_RX_LINE_RATE = "25.781250" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "40" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "80" *) 
  (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_RX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "1" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "322.265625" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "0" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "80" *) 
  (* C_TX_LINE_RATE = "25.781250" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "40" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "80" *) 
  (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_TX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[3:0]),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b1,1'b1,1'b1,1'b1}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,1'b0,1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(NLW_inst_drpdo_out_UNCONNECTED[63:0]),
        .drpen_common_in(1'b0),
        .drpen_in({1'b0,1'b0,1'b0,1'b0}),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(NLW_inst_drprdy_out_UNCONNECTED[3:0]),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in({1'b0,1'b0,1'b0,1'b0}),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(1'b0),
        .gthrxp_in(1'b0),
        .gthtxn_out(NLW_inst_gthtxn_out_UNCONNECTED[0]),
        .gthtxp_out(NLW_inst_gthtxp_out_UNCONNECTED[0]),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED[319:0]),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out(NLW_inst_rxbufstatus_out_UNCONNECTED[11:0]),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[3:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out({NLW_inst_rxctrl0_out_UNCONNECTED[63:56],\^rxctrl0_out }),
        .rxctrl1_out({NLW_inst_rxctrl1_out_UNCONNECTED[63:56],\^rxctrl1_out }),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[31:0]),
        .rxdata_out({NLW_inst_rxdata_out_UNCONNECTED[511:448],\^rxdata_out }),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[7:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in(1'b0),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[23:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[7:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in({1'b1,1'b1,1'b1,1'b1}),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_inst_rxoutclk_out_UNCONNECTED[3:1],\^rxoutclk_out }),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[3:0]),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({rxusrclk_in[3],1'b0,1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[7:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[3:1],\^txoutclk_out }),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[3:0]),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b1,1'b1,1'b1,1'b1}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({txusrclk_in[3],1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[15:0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[15:0]),
        .ubdo_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in({1'b0,1'b0}),
        .ubintr_in({1'b0,1'b0}),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in({1'b0,1'b0,1'b0,1'b0}),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_gt_gtwizard_gtye4
   (gtytxn_out,
    gtytxp_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    gtpowergood_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    gtyrxn_in,
    gtyrxp_in,
    rxusrclk_in,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [0:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  output [3:0]gtpowergood_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]rxusrclk_in;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gtye4.gttxreset_ch_int ;
  wire [3:0]\gen_gtwizard_gtye4.txpisopd_ch_int ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire rst_in0;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_gt_gtye4_channel_wrapper \gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 }),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 }),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXOUTCLKPCS({\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 }),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int ),
        .GTYE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ,\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 }),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .gtrxreset_out_reg(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .gtrxreset_out_reg_0(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .gtrxreset_out_reg_1(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .gtrxreset_out_reg_2(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_gt_gtye4_common_wrapper \gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst 
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rst_in0(rst_in0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .out(gtpowergood_out[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_19 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .out(gtpowergood_out[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_20 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_21 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [3]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .out(gtpowergood_out[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_23 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_24 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .pllreset_tx_out_reg_0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[10].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .rst_in0(rst_in0),
        .rxusrclk_in(rxusrclk_in),
        .txusrclk_in(txusrclk_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ),
        .I1(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ),
        .I2(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ),
        .I3(\gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) 
(* C_GT_REV = "67" *) (* C_GT_TYPE = "3" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "0" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "80" *) (* C_RX_LINE_RATE = "25.781250" *) 
(* C_RX_MASTER_CHANNEL_IDX = "40" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "156.250000" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "80" *) (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_RX_USRCLK_FREQUENCY = "322.265625" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "1" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "322.265625" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "0" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "80" *) (* C_TX_LINE_RATE = "25.781250" *) (* C_TX_MASTER_CHANNEL_IDX = "40" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "156.250000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "80" *) (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_TX_USRCLK_FREQUENCY = "322.265625" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [319:0]gtwiz_userdata_tx_in;
  output [319:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [15:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [1:0]ubgpi_in;
  input [1:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [3:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [15:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [15:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [0:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;

  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cplllock_out[3] = \<const0> ;
  assign cplllock_out[2] = \<const0> ;
  assign cplllock_out[1] = \<const0> ;
  assign cplllock_out[0] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[3] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drpdo_out[63] = \<const0> ;
  assign drpdo_out[62] = \<const0> ;
  assign drpdo_out[61] = \<const0> ;
  assign drpdo_out[60] = \<const0> ;
  assign drpdo_out[59] = \<const0> ;
  assign drpdo_out[58] = \<const0> ;
  assign drpdo_out[57] = \<const0> ;
  assign drpdo_out[56] = \<const0> ;
  assign drpdo_out[55] = \<const0> ;
  assign drpdo_out[54] = \<const0> ;
  assign drpdo_out[53] = \<const0> ;
  assign drpdo_out[52] = \<const0> ;
  assign drpdo_out[51] = \<const0> ;
  assign drpdo_out[50] = \<const0> ;
  assign drpdo_out[49] = \<const0> ;
  assign drpdo_out[48] = \<const0> ;
  assign drpdo_out[47] = \<const0> ;
  assign drpdo_out[46] = \<const0> ;
  assign drpdo_out[45] = \<const0> ;
  assign drpdo_out[44] = \<const0> ;
  assign drpdo_out[43] = \<const0> ;
  assign drpdo_out[42] = \<const0> ;
  assign drpdo_out[41] = \<const0> ;
  assign drpdo_out[40] = \<const0> ;
  assign drpdo_out[39] = \<const0> ;
  assign drpdo_out[38] = \<const0> ;
  assign drpdo_out[37] = \<const0> ;
  assign drpdo_out[36] = \<const0> ;
  assign drpdo_out[35] = \<const0> ;
  assign drpdo_out[34] = \<const0> ;
  assign drpdo_out[33] = \<const0> ;
  assign drpdo_out[32] = \<const0> ;
  assign drpdo_out[31] = \<const0> ;
  assign drpdo_out[30] = \<const0> ;
  assign drpdo_out[29] = \<const0> ;
  assign drpdo_out[28] = \<const0> ;
  assign drpdo_out[27] = \<const0> ;
  assign drpdo_out[26] = \<const0> ;
  assign drpdo_out[25] = \<const0> ;
  assign drpdo_out[24] = \<const0> ;
  assign drpdo_out[23] = \<const0> ;
  assign drpdo_out[22] = \<const0> ;
  assign drpdo_out[21] = \<const0> ;
  assign drpdo_out[20] = \<const0> ;
  assign drpdo_out[19] = \<const0> ;
  assign drpdo_out[18] = \<const0> ;
  assign drpdo_out[17] = \<const0> ;
  assign drpdo_out[16] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign drprdy_out[3] = \<const0> ;
  assign drprdy_out[2] = \<const0> ;
  assign drprdy_out[1] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gthtxn_out[0] = \<const0> ;
  assign gthtxp_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[319] = \<const0> ;
  assign gtwiz_userdata_rx_out[318] = \<const0> ;
  assign gtwiz_userdata_rx_out[317] = \<const0> ;
  assign gtwiz_userdata_rx_out[316] = \<const0> ;
  assign gtwiz_userdata_rx_out[315] = \<const0> ;
  assign gtwiz_userdata_rx_out[314] = \<const0> ;
  assign gtwiz_userdata_rx_out[313] = \<const0> ;
  assign gtwiz_userdata_rx_out[312] = \<const0> ;
  assign gtwiz_userdata_rx_out[311] = \<const0> ;
  assign gtwiz_userdata_rx_out[310] = \<const0> ;
  assign gtwiz_userdata_rx_out[309] = \<const0> ;
  assign gtwiz_userdata_rx_out[308] = \<const0> ;
  assign gtwiz_userdata_rx_out[307] = \<const0> ;
  assign gtwiz_userdata_rx_out[306] = \<const0> ;
  assign gtwiz_userdata_rx_out[305] = \<const0> ;
  assign gtwiz_userdata_rx_out[304] = \<const0> ;
  assign gtwiz_userdata_rx_out[303] = \<const0> ;
  assign gtwiz_userdata_rx_out[302] = \<const0> ;
  assign gtwiz_userdata_rx_out[301] = \<const0> ;
  assign gtwiz_userdata_rx_out[300] = \<const0> ;
  assign gtwiz_userdata_rx_out[299] = \<const0> ;
  assign gtwiz_userdata_rx_out[298] = \<const0> ;
  assign gtwiz_userdata_rx_out[297] = \<const0> ;
  assign gtwiz_userdata_rx_out[296] = \<const0> ;
  assign gtwiz_userdata_rx_out[295] = \<const0> ;
  assign gtwiz_userdata_rx_out[294] = \<const0> ;
  assign gtwiz_userdata_rx_out[293] = \<const0> ;
  assign gtwiz_userdata_rx_out[292] = \<const0> ;
  assign gtwiz_userdata_rx_out[291] = \<const0> ;
  assign gtwiz_userdata_rx_out[290] = \<const0> ;
  assign gtwiz_userdata_rx_out[289] = \<const0> ;
  assign gtwiz_userdata_rx_out[288] = \<const0> ;
  assign gtwiz_userdata_rx_out[287] = \<const0> ;
  assign gtwiz_userdata_rx_out[286] = \<const0> ;
  assign gtwiz_userdata_rx_out[285] = \<const0> ;
  assign gtwiz_userdata_rx_out[284] = \<const0> ;
  assign gtwiz_userdata_rx_out[283] = \<const0> ;
  assign gtwiz_userdata_rx_out[282] = \<const0> ;
  assign gtwiz_userdata_rx_out[281] = \<const0> ;
  assign gtwiz_userdata_rx_out[280] = \<const0> ;
  assign gtwiz_userdata_rx_out[279] = \<const0> ;
  assign gtwiz_userdata_rx_out[278] = \<const0> ;
  assign gtwiz_userdata_rx_out[277] = \<const0> ;
  assign gtwiz_userdata_rx_out[276] = \<const0> ;
  assign gtwiz_userdata_rx_out[275] = \<const0> ;
  assign gtwiz_userdata_rx_out[274] = \<const0> ;
  assign gtwiz_userdata_rx_out[273] = \<const0> ;
  assign gtwiz_userdata_rx_out[272] = \<const0> ;
  assign gtwiz_userdata_rx_out[271] = \<const0> ;
  assign gtwiz_userdata_rx_out[270] = \<const0> ;
  assign gtwiz_userdata_rx_out[269] = \<const0> ;
  assign gtwiz_userdata_rx_out[268] = \<const0> ;
  assign gtwiz_userdata_rx_out[267] = \<const0> ;
  assign gtwiz_userdata_rx_out[266] = \<const0> ;
  assign gtwiz_userdata_rx_out[265] = \<const0> ;
  assign gtwiz_userdata_rx_out[264] = \<const0> ;
  assign gtwiz_userdata_rx_out[263] = \<const0> ;
  assign gtwiz_userdata_rx_out[262] = \<const0> ;
  assign gtwiz_userdata_rx_out[261] = \<const0> ;
  assign gtwiz_userdata_rx_out[260] = \<const0> ;
  assign gtwiz_userdata_rx_out[259] = \<const0> ;
  assign gtwiz_userdata_rx_out[258] = \<const0> ;
  assign gtwiz_userdata_rx_out[257] = \<const0> ;
  assign gtwiz_userdata_rx_out[256] = \<const0> ;
  assign gtwiz_userdata_rx_out[255] = \<const0> ;
  assign gtwiz_userdata_rx_out[254] = \<const0> ;
  assign gtwiz_userdata_rx_out[253] = \<const0> ;
  assign gtwiz_userdata_rx_out[252] = \<const0> ;
  assign gtwiz_userdata_rx_out[251] = \<const0> ;
  assign gtwiz_userdata_rx_out[250] = \<const0> ;
  assign gtwiz_userdata_rx_out[249] = \<const0> ;
  assign gtwiz_userdata_rx_out[248] = \<const0> ;
  assign gtwiz_userdata_rx_out[247] = \<const0> ;
  assign gtwiz_userdata_rx_out[246] = \<const0> ;
  assign gtwiz_userdata_rx_out[245] = \<const0> ;
  assign gtwiz_userdata_rx_out[244] = \<const0> ;
  assign gtwiz_userdata_rx_out[243] = \<const0> ;
  assign gtwiz_userdata_rx_out[242] = \<const0> ;
  assign gtwiz_userdata_rx_out[241] = \<const0> ;
  assign gtwiz_userdata_rx_out[240] = \<const0> ;
  assign gtwiz_userdata_rx_out[239] = \<const0> ;
  assign gtwiz_userdata_rx_out[238] = \<const0> ;
  assign gtwiz_userdata_rx_out[237] = \<const0> ;
  assign gtwiz_userdata_rx_out[236] = \<const0> ;
  assign gtwiz_userdata_rx_out[235] = \<const0> ;
  assign gtwiz_userdata_rx_out[234] = \<const0> ;
  assign gtwiz_userdata_rx_out[233] = \<const0> ;
  assign gtwiz_userdata_rx_out[232] = \<const0> ;
  assign gtwiz_userdata_rx_out[231] = \<const0> ;
  assign gtwiz_userdata_rx_out[230] = \<const0> ;
  assign gtwiz_userdata_rx_out[229] = \<const0> ;
  assign gtwiz_userdata_rx_out[228] = \<const0> ;
  assign gtwiz_userdata_rx_out[227] = \<const0> ;
  assign gtwiz_userdata_rx_out[226] = \<const0> ;
  assign gtwiz_userdata_rx_out[225] = \<const0> ;
  assign gtwiz_userdata_rx_out[224] = \<const0> ;
  assign gtwiz_userdata_rx_out[223] = \<const0> ;
  assign gtwiz_userdata_rx_out[222] = \<const0> ;
  assign gtwiz_userdata_rx_out[221] = \<const0> ;
  assign gtwiz_userdata_rx_out[220] = \<const0> ;
  assign gtwiz_userdata_rx_out[219] = \<const0> ;
  assign gtwiz_userdata_rx_out[218] = \<const0> ;
  assign gtwiz_userdata_rx_out[217] = \<const0> ;
  assign gtwiz_userdata_rx_out[216] = \<const0> ;
  assign gtwiz_userdata_rx_out[215] = \<const0> ;
  assign gtwiz_userdata_rx_out[214] = \<const0> ;
  assign gtwiz_userdata_rx_out[213] = \<const0> ;
  assign gtwiz_userdata_rx_out[212] = \<const0> ;
  assign gtwiz_userdata_rx_out[211] = \<const0> ;
  assign gtwiz_userdata_rx_out[210] = \<const0> ;
  assign gtwiz_userdata_rx_out[209] = \<const0> ;
  assign gtwiz_userdata_rx_out[208] = \<const0> ;
  assign gtwiz_userdata_rx_out[207] = \<const0> ;
  assign gtwiz_userdata_rx_out[206] = \<const0> ;
  assign gtwiz_userdata_rx_out[205] = \<const0> ;
  assign gtwiz_userdata_rx_out[204] = \<const0> ;
  assign gtwiz_userdata_rx_out[203] = \<const0> ;
  assign gtwiz_userdata_rx_out[202] = \<const0> ;
  assign gtwiz_userdata_rx_out[201] = \<const0> ;
  assign gtwiz_userdata_rx_out[200] = \<const0> ;
  assign gtwiz_userdata_rx_out[199] = \<const0> ;
  assign gtwiz_userdata_rx_out[198] = \<const0> ;
  assign gtwiz_userdata_rx_out[197] = \<const0> ;
  assign gtwiz_userdata_rx_out[196] = \<const0> ;
  assign gtwiz_userdata_rx_out[195] = \<const0> ;
  assign gtwiz_userdata_rx_out[194] = \<const0> ;
  assign gtwiz_userdata_rx_out[193] = \<const0> ;
  assign gtwiz_userdata_rx_out[192] = \<const0> ;
  assign gtwiz_userdata_rx_out[191] = \<const0> ;
  assign gtwiz_userdata_rx_out[190] = \<const0> ;
  assign gtwiz_userdata_rx_out[189] = \<const0> ;
  assign gtwiz_userdata_rx_out[188] = \<const0> ;
  assign gtwiz_userdata_rx_out[187] = \<const0> ;
  assign gtwiz_userdata_rx_out[186] = \<const0> ;
  assign gtwiz_userdata_rx_out[185] = \<const0> ;
  assign gtwiz_userdata_rx_out[184] = \<const0> ;
  assign gtwiz_userdata_rx_out[183] = \<const0> ;
  assign gtwiz_userdata_rx_out[182] = \<const0> ;
  assign gtwiz_userdata_rx_out[181] = \<const0> ;
  assign gtwiz_userdata_rx_out[180] = \<const0> ;
  assign gtwiz_userdata_rx_out[179] = \<const0> ;
  assign gtwiz_userdata_rx_out[178] = \<const0> ;
  assign gtwiz_userdata_rx_out[177] = \<const0> ;
  assign gtwiz_userdata_rx_out[176] = \<const0> ;
  assign gtwiz_userdata_rx_out[175] = \<const0> ;
  assign gtwiz_userdata_rx_out[174] = \<const0> ;
  assign gtwiz_userdata_rx_out[173] = \<const0> ;
  assign gtwiz_userdata_rx_out[172] = \<const0> ;
  assign gtwiz_userdata_rx_out[171] = \<const0> ;
  assign gtwiz_userdata_rx_out[170] = \<const0> ;
  assign gtwiz_userdata_rx_out[169] = \<const0> ;
  assign gtwiz_userdata_rx_out[168] = \<const0> ;
  assign gtwiz_userdata_rx_out[167] = \<const0> ;
  assign gtwiz_userdata_rx_out[166] = \<const0> ;
  assign gtwiz_userdata_rx_out[165] = \<const0> ;
  assign gtwiz_userdata_rx_out[164] = \<const0> ;
  assign gtwiz_userdata_rx_out[163] = \<const0> ;
  assign gtwiz_userdata_rx_out[162] = \<const0> ;
  assign gtwiz_userdata_rx_out[161] = \<const0> ;
  assign gtwiz_userdata_rx_out[160] = \<const0> ;
  assign gtwiz_userdata_rx_out[159] = \<const0> ;
  assign gtwiz_userdata_rx_out[158] = \<const0> ;
  assign gtwiz_userdata_rx_out[157] = \<const0> ;
  assign gtwiz_userdata_rx_out[156] = \<const0> ;
  assign gtwiz_userdata_rx_out[155] = \<const0> ;
  assign gtwiz_userdata_rx_out[154] = \<const0> ;
  assign gtwiz_userdata_rx_out[153] = \<const0> ;
  assign gtwiz_userdata_rx_out[152] = \<const0> ;
  assign gtwiz_userdata_rx_out[151] = \<const0> ;
  assign gtwiz_userdata_rx_out[150] = \<const0> ;
  assign gtwiz_userdata_rx_out[149] = \<const0> ;
  assign gtwiz_userdata_rx_out[148] = \<const0> ;
  assign gtwiz_userdata_rx_out[147] = \<const0> ;
  assign gtwiz_userdata_rx_out[146] = \<const0> ;
  assign gtwiz_userdata_rx_out[145] = \<const0> ;
  assign gtwiz_userdata_rx_out[144] = \<const0> ;
  assign gtwiz_userdata_rx_out[143] = \<const0> ;
  assign gtwiz_userdata_rx_out[142] = \<const0> ;
  assign gtwiz_userdata_rx_out[141] = \<const0> ;
  assign gtwiz_userdata_rx_out[140] = \<const0> ;
  assign gtwiz_userdata_rx_out[139] = \<const0> ;
  assign gtwiz_userdata_rx_out[138] = \<const0> ;
  assign gtwiz_userdata_rx_out[137] = \<const0> ;
  assign gtwiz_userdata_rx_out[136] = \<const0> ;
  assign gtwiz_userdata_rx_out[135] = \<const0> ;
  assign gtwiz_userdata_rx_out[134] = \<const0> ;
  assign gtwiz_userdata_rx_out[133] = \<const0> ;
  assign gtwiz_userdata_rx_out[132] = \<const0> ;
  assign gtwiz_userdata_rx_out[131] = \<const0> ;
  assign gtwiz_userdata_rx_out[130] = \<const0> ;
  assign gtwiz_userdata_rx_out[129] = \<const0> ;
  assign gtwiz_userdata_rx_out[128] = \<const0> ;
  assign gtwiz_userdata_rx_out[127] = \<const0> ;
  assign gtwiz_userdata_rx_out[126] = \<const0> ;
  assign gtwiz_userdata_rx_out[125] = \<const0> ;
  assign gtwiz_userdata_rx_out[124] = \<const0> ;
  assign gtwiz_userdata_rx_out[123] = \<const0> ;
  assign gtwiz_userdata_rx_out[122] = \<const0> ;
  assign gtwiz_userdata_rx_out[121] = \<const0> ;
  assign gtwiz_userdata_rx_out[120] = \<const0> ;
  assign gtwiz_userdata_rx_out[119] = \<const0> ;
  assign gtwiz_userdata_rx_out[118] = \<const0> ;
  assign gtwiz_userdata_rx_out[117] = \<const0> ;
  assign gtwiz_userdata_rx_out[116] = \<const0> ;
  assign gtwiz_userdata_rx_out[115] = \<const0> ;
  assign gtwiz_userdata_rx_out[114] = \<const0> ;
  assign gtwiz_userdata_rx_out[113] = \<const0> ;
  assign gtwiz_userdata_rx_out[112] = \<const0> ;
  assign gtwiz_userdata_rx_out[111] = \<const0> ;
  assign gtwiz_userdata_rx_out[110] = \<const0> ;
  assign gtwiz_userdata_rx_out[109] = \<const0> ;
  assign gtwiz_userdata_rx_out[108] = \<const0> ;
  assign gtwiz_userdata_rx_out[107] = \<const0> ;
  assign gtwiz_userdata_rx_out[106] = \<const0> ;
  assign gtwiz_userdata_rx_out[105] = \<const0> ;
  assign gtwiz_userdata_rx_out[104] = \<const0> ;
  assign gtwiz_userdata_rx_out[103] = \<const0> ;
  assign gtwiz_userdata_rx_out[102] = \<const0> ;
  assign gtwiz_userdata_rx_out[101] = \<const0> ;
  assign gtwiz_userdata_rx_out[100] = \<const0> ;
  assign gtwiz_userdata_rx_out[99] = \<const0> ;
  assign gtwiz_userdata_rx_out[98] = \<const0> ;
  assign gtwiz_userdata_rx_out[97] = \<const0> ;
  assign gtwiz_userdata_rx_out[96] = \<const0> ;
  assign gtwiz_userdata_rx_out[95] = \<const0> ;
  assign gtwiz_userdata_rx_out[94] = \<const0> ;
  assign gtwiz_userdata_rx_out[93] = \<const0> ;
  assign gtwiz_userdata_rx_out[92] = \<const0> ;
  assign gtwiz_userdata_rx_out[91] = \<const0> ;
  assign gtwiz_userdata_rx_out[90] = \<const0> ;
  assign gtwiz_userdata_rx_out[89] = \<const0> ;
  assign gtwiz_userdata_rx_out[88] = \<const0> ;
  assign gtwiz_userdata_rx_out[87] = \<const0> ;
  assign gtwiz_userdata_rx_out[86] = \<const0> ;
  assign gtwiz_userdata_rx_out[85] = \<const0> ;
  assign gtwiz_userdata_rx_out[84] = \<const0> ;
  assign gtwiz_userdata_rx_out[83] = \<const0> ;
  assign gtwiz_userdata_rx_out[82] = \<const0> ;
  assign gtwiz_userdata_rx_out[81] = \<const0> ;
  assign gtwiz_userdata_rx_out[80] = \<const0> ;
  assign gtwiz_userdata_rx_out[79] = \<const0> ;
  assign gtwiz_userdata_rx_out[78] = \<const0> ;
  assign gtwiz_userdata_rx_out[77] = \<const0> ;
  assign gtwiz_userdata_rx_out[76] = \<const0> ;
  assign gtwiz_userdata_rx_out[75] = \<const0> ;
  assign gtwiz_userdata_rx_out[74] = \<const0> ;
  assign gtwiz_userdata_rx_out[73] = \<const0> ;
  assign gtwiz_userdata_rx_out[72] = \<const0> ;
  assign gtwiz_userdata_rx_out[71] = \<const0> ;
  assign gtwiz_userdata_rx_out[70] = \<const0> ;
  assign gtwiz_userdata_rx_out[69] = \<const0> ;
  assign gtwiz_userdata_rx_out[68] = \<const0> ;
  assign gtwiz_userdata_rx_out[67] = \<const0> ;
  assign gtwiz_userdata_rx_out[66] = \<const0> ;
  assign gtwiz_userdata_rx_out[65] = \<const0> ;
  assign gtwiz_userdata_rx_out[64] = \<const0> ;
  assign gtwiz_userdata_rx_out[63] = \<const0> ;
  assign gtwiz_userdata_rx_out[62] = \<const0> ;
  assign gtwiz_userdata_rx_out[61] = \<const0> ;
  assign gtwiz_userdata_rx_out[60] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign pcierategen3_out[3] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[3] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[3] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[3] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \<const0> ;
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \<const0> ;
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \<const0> ;
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \<const0> ;
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[3] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \<const0> ;
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \<const0> ;
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \<const0> ;
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \<const0> ;
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[3] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19] = \<const0> ;
  assign rxheader_out[18] = \<const0> ;
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13] = \<const0> ;
  assign rxheader_out[12] = \<const0> ;
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7] = \<const0> ;
  assign rxheader_out[6] = \<const0> ;
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1] = \<const0> ;
  assign rxheader_out[0] = \<const0> ;
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \<const0> ;
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \<const0> ;
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \<const0> ;
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[3] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[3] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[3] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[11] = \<const0> ;
  assign rxstatus_out[10] = \<const0> ;
  assign rxstatus_out[9] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[3] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[3] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[3] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[15] = \<const0> ;
  assign ubdaddr_out[14] = \<const0> ;
  assign ubdaddr_out[13] = \<const0> ;
  assign ubdaddr_out[12] = \<const0> ;
  assign ubdaddr_out[11] = \<const0> ;
  assign ubdaddr_out[10] = \<const0> ;
  assign ubdaddr_out[9] = \<const0> ;
  assign ubdaddr_out[8] = \<const0> ;
  assign ubdaddr_out[7] = \<const0> ;
  assign ubdaddr_out[6] = \<const0> ;
  assign ubdaddr_out[5] = \<const0> ;
  assign ubdaddr_out[4] = \<const0> ;
  assign ubdaddr_out[3] = \<const0> ;
  assign ubdaddr_out[2] = \<const0> ;
  assign ubdaddr_out[1] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[15] = \<const0> ;
  assign ubdi_out[14] = \<const0> ;
  assign ubdi_out[13] = \<const0> ;
  assign ubdi_out[12] = \<const0> ;
  assign ubdi_out[11] = \<const0> ;
  assign ubdi_out[10] = \<const0> ;
  assign ubdi_out[9] = \<const0> ;
  assign ubdi_out[8] = \<const0> ;
  assign ubdi_out[7] = \<const0> ;
  assign ubdi_out[6] = \<const0> ;
  assign ubdi_out[5] = \<const0> ;
  assign ubdi_out[4] = \<const0> ;
  assign ubdi_out[3] = \<const0> ;
  assign ubdi_out[2] = \<const0> ;
  assign ubdi_out[1] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_gt_gtwizard_gtye4 \gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst 
       (.gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .rxctrl0_out({\^rxctrl0_out [55:48],\^rxctrl0_out [39:32],\^rxctrl0_out [23:16],\^rxctrl0_out [7:0]}),
        .rxctrl1_out({\^rxctrl1_out [55:48],\^rxctrl1_out [39:32],\^rxctrl1_out [23:16],\^rxctrl1_out [7:0]}),
        .rxdata_out({\^rxdata_out [447:384],\^rxdata_out [319:256],\^rxdata_out [191:128],\^rxdata_out [63:0]}),
        .rxoutclk_out(\^rxoutclk_out ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in[3]),
        .txctrl0_in({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .txctrl1_in({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .txdata_in({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .txoutclk_out(\^txoutclk_out ),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_gt_gtye4_channel_wrapper
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel channel_inst
       (.GTYE4_CHANNEL_GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTYE4_CHANNEL_GTTXRESET(GTYE4_CHANNEL_GTTXRESET),
        .GTYE4_CHANNEL_RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .GTYE4_CHANNEL_RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .GTYE4_CHANNEL_TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS),
        .GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .GTYE4_CHANNEL_TXRATE(GTYE4_CHANNEL_TXRATE),
        .GTYE4_CHANNEL_TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .gtrxreset_out_reg(gtrxreset_out_reg),
        .gtrxreset_out_reg_0(gtrxreset_out_reg_0),
        .gtrxreset_out_reg_1(gtrxreset_out_reg_1),
        .gtrxreset_out_reg_2(gtrxreset_out_reg_2),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_gt_gtye4_common_wrapper
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common common_inst
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(i_in_meta_reg),
        .qpll0lock_out(qpll0lock_out),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rst_in0(rst_in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic
   (rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    rx_preambleout,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[1]_6 ,
    \rot_reg[1]_7 ,
    \rot_reg[1]_8 ,
    \rot_reg[0]_6 ,
    \rot_reg[1]_9 ,
    \rot_reg[1]_10 ,
    \rot_reg[1]_11 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[1]_12 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    rx_clk_0,
    rx_axis_tdata,
    rx_axis_tkeep,
    p_0_in,
    rx_clk,
    axis_tuser_reg_0,
    rx_preout,
    Q,
    \axis_tkeep_reg[47]_0 ,
    \axis_tkeep_reg[47]_1 ,
    \axis_tkeep_reg[47]_2 ,
    dout,
    SR);
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output [55:0]rx_preambleout;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output \rot_reg[1]_2 ;
  output \rot_reg[1]_3 ;
  output \rot_reg[1]_4 ;
  output \rot_reg[1]_5 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[1]_6 ;
  output \rot_reg[1]_7 ;
  output \rot_reg[1]_8 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[1]_9 ;
  output \rot_reg[1]_10 ;
  output \rot_reg[1]_11 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[1]_12 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output rx_clk_0;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  input p_0_in;
  input rx_clk;
  input axis_tuser_reg_0;
  input [55:0]rx_preout;
  input [1:0]Q;
  input [133:0]\axis_tkeep_reg[47]_0 ;
  input [133:0]\axis_tkeep_reg[47]_1 ;
  input [133:0]\axis_tkeep_reg[47]_2 ;
  input [133:0]dout;
  input [3:0]SR;

  wire [1:0]Q;
  wire [3:0]SR;
  wire \axis_tdata[0]_i_2_n_0 ;
  wire \axis_tdata[100]_i_2_n_0 ;
  wire \axis_tdata[101]_i_2_n_0 ;
  wire \axis_tdata[102]_i_2_n_0 ;
  wire \axis_tdata[103]_i_2_n_0 ;
  wire \axis_tdata[104]_i_2_n_0 ;
  wire \axis_tdata[105]_i_2_n_0 ;
  wire \axis_tdata[106]_i_2_n_0 ;
  wire \axis_tdata[107]_i_2_n_0 ;
  wire \axis_tdata[108]_i_2_n_0 ;
  wire \axis_tdata[109]_i_2_n_0 ;
  wire \axis_tdata[10]_i_2_n_0 ;
  wire \axis_tdata[110]_i_2_n_0 ;
  wire \axis_tdata[111]_i_2_n_0 ;
  wire \axis_tdata[112]_i_2_n_0 ;
  wire \axis_tdata[113]_i_2_n_0 ;
  wire \axis_tdata[114]_i_2_n_0 ;
  wire \axis_tdata[115]_i_2_n_0 ;
  wire \axis_tdata[116]_i_2_n_0 ;
  wire \axis_tdata[117]_i_2_n_0 ;
  wire \axis_tdata[118]_i_2_n_0 ;
  wire \axis_tdata[119]_i_2_n_0 ;
  wire \axis_tdata[11]_i_2_n_0 ;
  wire \axis_tdata[120]_i_2_n_0 ;
  wire \axis_tdata[121]_i_2_n_0 ;
  wire \axis_tdata[122]_i_2_n_0 ;
  wire \axis_tdata[123]_i_2_n_0 ;
  wire \axis_tdata[124]_i_2_n_0 ;
  wire \axis_tdata[125]_i_2_n_0 ;
  wire \axis_tdata[126]_i_2_n_0 ;
  wire \axis_tdata[127]_i_2_n_0 ;
  wire \axis_tdata[128]_i_2_n_0 ;
  wire \axis_tdata[129]_i_2_n_0 ;
  wire \axis_tdata[12]_i_2_n_0 ;
  wire \axis_tdata[130]_i_2_n_0 ;
  wire \axis_tdata[131]_i_2_n_0 ;
  wire \axis_tdata[132]_i_2_n_0 ;
  wire \axis_tdata[133]_i_2_n_0 ;
  wire \axis_tdata[134]_i_2_n_0 ;
  wire \axis_tdata[135]_i_2_n_0 ;
  wire \axis_tdata[136]_i_2_n_0 ;
  wire \axis_tdata[137]_i_2_n_0 ;
  wire \axis_tdata[138]_i_2_n_0 ;
  wire \axis_tdata[139]_i_2_n_0 ;
  wire \axis_tdata[13]_i_2_n_0 ;
  wire \axis_tdata[140]_i_2_n_0 ;
  wire \axis_tdata[141]_i_2_n_0 ;
  wire \axis_tdata[142]_i_2_n_0 ;
  wire \axis_tdata[143]_i_2_n_0 ;
  wire \axis_tdata[144]_i_2_n_0 ;
  wire \axis_tdata[145]_i_2_n_0 ;
  wire \axis_tdata[146]_i_2_n_0 ;
  wire \axis_tdata[147]_i_2_n_0 ;
  wire \axis_tdata[148]_i_2_n_0 ;
  wire \axis_tdata[149]_i_2_n_0 ;
  wire \axis_tdata[14]_i_2_n_0 ;
  wire \axis_tdata[150]_i_2_n_0 ;
  wire \axis_tdata[151]_i_2_n_0 ;
  wire \axis_tdata[152]_i_2_n_0 ;
  wire \axis_tdata[153]_i_2_n_0 ;
  wire \axis_tdata[154]_i_2_n_0 ;
  wire \axis_tdata[155]_i_2_n_0 ;
  wire \axis_tdata[156]_i_2_n_0 ;
  wire \axis_tdata[157]_i_2_n_0 ;
  wire \axis_tdata[158]_i_2_n_0 ;
  wire \axis_tdata[159]_i_2_n_0 ;
  wire \axis_tdata[15]_i_2_n_0 ;
  wire \axis_tdata[160]_i_2_n_0 ;
  wire \axis_tdata[161]_i_2_n_0 ;
  wire \axis_tdata[162]_i_2_n_0 ;
  wire \axis_tdata[163]_i_2_n_0 ;
  wire \axis_tdata[164]_i_2_n_0 ;
  wire \axis_tdata[165]_i_2_n_0 ;
  wire \axis_tdata[166]_i_2_n_0 ;
  wire \axis_tdata[167]_i_2_n_0 ;
  wire \axis_tdata[168]_i_2_n_0 ;
  wire \axis_tdata[169]_i_2_n_0 ;
  wire \axis_tdata[16]_i_2_n_0 ;
  wire \axis_tdata[170]_i_2_n_0 ;
  wire \axis_tdata[171]_i_2_n_0 ;
  wire \axis_tdata[172]_i_2_n_0 ;
  wire \axis_tdata[173]_i_2_n_0 ;
  wire \axis_tdata[174]_i_2_n_0 ;
  wire \axis_tdata[175]_i_2_n_0 ;
  wire \axis_tdata[176]_i_2_n_0 ;
  wire \axis_tdata[177]_i_2_n_0 ;
  wire \axis_tdata[178]_i_2_n_0 ;
  wire \axis_tdata[179]_i_2_n_0 ;
  wire \axis_tdata[17]_i_2_n_0 ;
  wire \axis_tdata[180]_i_2_n_0 ;
  wire \axis_tdata[181]_i_2_n_0 ;
  wire \axis_tdata[182]_i_2_n_0 ;
  wire \axis_tdata[183]_i_2_n_0 ;
  wire \axis_tdata[184]_i_2_n_0 ;
  wire \axis_tdata[185]_i_2_n_0 ;
  wire \axis_tdata[186]_i_2_n_0 ;
  wire \axis_tdata[187]_i_2_n_0 ;
  wire \axis_tdata[188]_i_2_n_0 ;
  wire \axis_tdata[189]_i_2_n_0 ;
  wire \axis_tdata[18]_i_2_n_0 ;
  wire \axis_tdata[190]_i_2_n_0 ;
  wire \axis_tdata[191]_i_2_n_0 ;
  wire \axis_tdata[192]_i_2_n_0 ;
  wire \axis_tdata[193]_i_2_n_0 ;
  wire \axis_tdata[194]_i_2_n_0 ;
  wire \axis_tdata[195]_i_2_n_0 ;
  wire \axis_tdata[196]_i_2_n_0 ;
  wire \axis_tdata[197]_i_2_n_0 ;
  wire \axis_tdata[198]_i_2_n_0 ;
  wire \axis_tdata[199]_i_2_n_0 ;
  wire \axis_tdata[19]_i_2_n_0 ;
  wire \axis_tdata[1]_i_2_n_0 ;
  wire \axis_tdata[200]_i_2_n_0 ;
  wire \axis_tdata[201]_i_2_n_0 ;
  wire \axis_tdata[202]_i_2_n_0 ;
  wire \axis_tdata[203]_i_2_n_0 ;
  wire \axis_tdata[204]_i_2_n_0 ;
  wire \axis_tdata[205]_i_2_n_0 ;
  wire \axis_tdata[206]_i_2_n_0 ;
  wire \axis_tdata[207]_i_2_n_0 ;
  wire \axis_tdata[208]_i_2_n_0 ;
  wire \axis_tdata[209]_i_2_n_0 ;
  wire \axis_tdata[20]_i_2_n_0 ;
  wire \axis_tdata[210]_i_2_n_0 ;
  wire \axis_tdata[211]_i_2_n_0 ;
  wire \axis_tdata[212]_i_2_n_0 ;
  wire \axis_tdata[213]_i_2_n_0 ;
  wire \axis_tdata[214]_i_2_n_0 ;
  wire \axis_tdata[215]_i_2_n_0 ;
  wire \axis_tdata[216]_i_2_n_0 ;
  wire \axis_tdata[217]_i_2_n_0 ;
  wire \axis_tdata[218]_i_2_n_0 ;
  wire \axis_tdata[219]_i_2_n_0 ;
  wire \axis_tdata[21]_i_2_n_0 ;
  wire \axis_tdata[220]_i_2_n_0 ;
  wire \axis_tdata[221]_i_2_n_0 ;
  wire \axis_tdata[222]_i_2_n_0 ;
  wire \axis_tdata[223]_i_2_n_0 ;
  wire \axis_tdata[224]_i_2_n_0 ;
  wire \axis_tdata[225]_i_2_n_0 ;
  wire \axis_tdata[226]_i_2_n_0 ;
  wire \axis_tdata[227]_i_2_n_0 ;
  wire \axis_tdata[228]_i_2_n_0 ;
  wire \axis_tdata[229]_i_2_n_0 ;
  wire \axis_tdata[22]_i_2_n_0 ;
  wire \axis_tdata[230]_i_2_n_0 ;
  wire \axis_tdata[231]_i_2_n_0 ;
  wire \axis_tdata[232]_i_2_n_0 ;
  wire \axis_tdata[233]_i_2_n_0 ;
  wire \axis_tdata[234]_i_2_n_0 ;
  wire \axis_tdata[235]_i_2_n_0 ;
  wire \axis_tdata[236]_i_2_n_0 ;
  wire \axis_tdata[237]_i_2_n_0 ;
  wire \axis_tdata[238]_i_2_n_0 ;
  wire \axis_tdata[239]_i_2_n_0 ;
  wire \axis_tdata[23]_i_2_n_0 ;
  wire \axis_tdata[240]_i_2_n_0 ;
  wire \axis_tdata[241]_i_2_n_0 ;
  wire \axis_tdata[242]_i_2_n_0 ;
  wire \axis_tdata[243]_i_2_n_0 ;
  wire \axis_tdata[244]_i_2_n_0 ;
  wire \axis_tdata[245]_i_2_n_0 ;
  wire \axis_tdata[246]_i_2_n_0 ;
  wire \axis_tdata[247]_i_2_n_0 ;
  wire \axis_tdata[248]_i_2_n_0 ;
  wire \axis_tdata[249]_i_2_n_0 ;
  wire \axis_tdata[24]_i_2_n_0 ;
  wire \axis_tdata[250]_i_2_n_0 ;
  wire \axis_tdata[251]_i_2_n_0 ;
  wire \axis_tdata[252]_i_2_n_0 ;
  wire \axis_tdata[253]_i_2_n_0 ;
  wire \axis_tdata[254]_i_2_n_0 ;
  wire \axis_tdata[255]_i_2_n_0 ;
  wire \axis_tdata[255]_i_3_n_0 ;
  wire \axis_tdata[256]_i_2_n_0 ;
  wire \axis_tdata[257]_i_2_n_0 ;
  wire \axis_tdata[258]_i_2_n_0 ;
  wire \axis_tdata[259]_i_2_n_0 ;
  wire \axis_tdata[25]_i_2_n_0 ;
  wire \axis_tdata[260]_i_2_n_0 ;
  wire \axis_tdata[261]_i_2_n_0 ;
  wire \axis_tdata[262]_i_2_n_0 ;
  wire \axis_tdata[263]_i_2_n_0 ;
  wire \axis_tdata[264]_i_2_n_0 ;
  wire \axis_tdata[265]_i_2_n_0 ;
  wire \axis_tdata[266]_i_2_n_0 ;
  wire \axis_tdata[267]_i_2_n_0 ;
  wire \axis_tdata[268]_i_2_n_0 ;
  wire \axis_tdata[269]_i_2_n_0 ;
  wire \axis_tdata[26]_i_2_n_0 ;
  wire \axis_tdata[270]_i_2_n_0 ;
  wire \axis_tdata[271]_i_2_n_0 ;
  wire \axis_tdata[272]_i_2_n_0 ;
  wire \axis_tdata[273]_i_2_n_0 ;
  wire \axis_tdata[274]_i_2_n_0 ;
  wire \axis_tdata[275]_i_2_n_0 ;
  wire \axis_tdata[276]_i_2_n_0 ;
  wire \axis_tdata[277]_i_2_n_0 ;
  wire \axis_tdata[278]_i_2_n_0 ;
  wire \axis_tdata[279]_i_2_n_0 ;
  wire \axis_tdata[27]_i_2_n_0 ;
  wire \axis_tdata[280]_i_2_n_0 ;
  wire \axis_tdata[281]_i_2_n_0 ;
  wire \axis_tdata[282]_i_2_n_0 ;
  wire \axis_tdata[283]_i_2_n_0 ;
  wire \axis_tdata[284]_i_2_n_0 ;
  wire \axis_tdata[285]_i_2_n_0 ;
  wire \axis_tdata[286]_i_2_n_0 ;
  wire \axis_tdata[287]_i_2_n_0 ;
  wire \axis_tdata[288]_i_2_n_0 ;
  wire \axis_tdata[289]_i_2_n_0 ;
  wire \axis_tdata[28]_i_2_n_0 ;
  wire \axis_tdata[290]_i_2_n_0 ;
  wire \axis_tdata[291]_i_2_n_0 ;
  wire \axis_tdata[292]_i_2_n_0 ;
  wire \axis_tdata[293]_i_2_n_0 ;
  wire \axis_tdata[294]_i_2_n_0 ;
  wire \axis_tdata[295]_i_2_n_0 ;
  wire \axis_tdata[296]_i_2_n_0 ;
  wire \axis_tdata[297]_i_2_n_0 ;
  wire \axis_tdata[298]_i_2_n_0 ;
  wire \axis_tdata[299]_i_2_n_0 ;
  wire \axis_tdata[29]_i_2_n_0 ;
  wire \axis_tdata[2]_i_2_n_0 ;
  wire \axis_tdata[300]_i_2_n_0 ;
  wire \axis_tdata[301]_i_2_n_0 ;
  wire \axis_tdata[302]_i_2_n_0 ;
  wire \axis_tdata[303]_i_2_n_0 ;
  wire \axis_tdata[304]_i_2_n_0 ;
  wire \axis_tdata[305]_i_2_n_0 ;
  wire \axis_tdata[306]_i_2_n_0 ;
  wire \axis_tdata[307]_i_2_n_0 ;
  wire \axis_tdata[308]_i_2_n_0 ;
  wire \axis_tdata[309]_i_2_n_0 ;
  wire \axis_tdata[30]_i_2_n_0 ;
  wire \axis_tdata[310]_i_2_n_0 ;
  wire \axis_tdata[311]_i_2_n_0 ;
  wire \axis_tdata[312]_i_2_n_0 ;
  wire \axis_tdata[313]_i_2_n_0 ;
  wire \axis_tdata[314]_i_2_n_0 ;
  wire \axis_tdata[315]_i_2_n_0 ;
  wire \axis_tdata[316]_i_2_n_0 ;
  wire \axis_tdata[317]_i_2_n_0 ;
  wire \axis_tdata[318]_i_2_n_0 ;
  wire \axis_tdata[319]_i_2_n_0 ;
  wire \axis_tdata[31]_i_2_n_0 ;
  wire \axis_tdata[320]_i_2_n_0 ;
  wire \axis_tdata[321]_i_2_n_0 ;
  wire \axis_tdata[322]_i_2_n_0 ;
  wire \axis_tdata[323]_i_2_n_0 ;
  wire \axis_tdata[324]_i_2_n_0 ;
  wire \axis_tdata[325]_i_2_n_0 ;
  wire \axis_tdata[326]_i_2_n_0 ;
  wire \axis_tdata[327]_i_2_n_0 ;
  wire \axis_tdata[328]_i_2_n_0 ;
  wire \axis_tdata[329]_i_2_n_0 ;
  wire \axis_tdata[32]_i_2_n_0 ;
  wire \axis_tdata[330]_i_2_n_0 ;
  wire \axis_tdata[331]_i_2_n_0 ;
  wire \axis_tdata[332]_i_2_n_0 ;
  wire \axis_tdata[333]_i_2_n_0 ;
  wire \axis_tdata[334]_i_2_n_0 ;
  wire \axis_tdata[335]_i_2_n_0 ;
  wire \axis_tdata[336]_i_2_n_0 ;
  wire \axis_tdata[337]_i_2_n_0 ;
  wire \axis_tdata[338]_i_2_n_0 ;
  wire \axis_tdata[339]_i_2_n_0 ;
  wire \axis_tdata[33]_i_2_n_0 ;
  wire \axis_tdata[340]_i_2_n_0 ;
  wire \axis_tdata[341]_i_2_n_0 ;
  wire \axis_tdata[342]_i_2_n_0 ;
  wire \axis_tdata[343]_i_2_n_0 ;
  wire \axis_tdata[344]_i_2_n_0 ;
  wire \axis_tdata[345]_i_2_n_0 ;
  wire \axis_tdata[346]_i_2_n_0 ;
  wire \axis_tdata[347]_i_2_n_0 ;
  wire \axis_tdata[348]_i_2_n_0 ;
  wire \axis_tdata[349]_i_2_n_0 ;
  wire \axis_tdata[34]_i_2_n_0 ;
  wire \axis_tdata[350]_i_2_n_0 ;
  wire \axis_tdata[351]_i_2_n_0 ;
  wire \axis_tdata[352]_i_2_n_0 ;
  wire \axis_tdata[353]_i_2_n_0 ;
  wire \axis_tdata[354]_i_2_n_0 ;
  wire \axis_tdata[355]_i_2_n_0 ;
  wire \axis_tdata[356]_i_2_n_0 ;
  wire \axis_tdata[357]_i_2_n_0 ;
  wire \axis_tdata[358]_i_2_n_0 ;
  wire \axis_tdata[359]_i_2_n_0 ;
  wire \axis_tdata[35]_i_2_n_0 ;
  wire \axis_tdata[360]_i_2_n_0 ;
  wire \axis_tdata[361]_i_2_n_0 ;
  wire \axis_tdata[362]_i_2_n_0 ;
  wire \axis_tdata[363]_i_2_n_0 ;
  wire \axis_tdata[364]_i_2_n_0 ;
  wire \axis_tdata[365]_i_2_n_0 ;
  wire \axis_tdata[366]_i_2_n_0 ;
  wire \axis_tdata[367]_i_2_n_0 ;
  wire \axis_tdata[368]_i_2_n_0 ;
  wire \axis_tdata[369]_i_2_n_0 ;
  wire \axis_tdata[36]_i_2_n_0 ;
  wire \axis_tdata[370]_i_2_n_0 ;
  wire \axis_tdata[371]_i_2_n_0 ;
  wire \axis_tdata[372]_i_2_n_0 ;
  wire \axis_tdata[373]_i_2_n_0 ;
  wire \axis_tdata[374]_i_2_n_0 ;
  wire \axis_tdata[375]_i_2_n_0 ;
  wire \axis_tdata[376]_i_2_n_0 ;
  wire \axis_tdata[377]_i_2_n_0 ;
  wire \axis_tdata[378]_i_2_n_0 ;
  wire \axis_tdata[379]_i_2_n_0 ;
  wire \axis_tdata[37]_i_2_n_0 ;
  wire \axis_tdata[380]_i_2_n_0 ;
  wire \axis_tdata[381]_i_2_n_0 ;
  wire \axis_tdata[382]_i_2_n_0 ;
  wire \axis_tdata[383]_i_2_n_0 ;
  wire \axis_tdata[384]_i_2_n_0 ;
  wire \axis_tdata[385]_i_2_n_0 ;
  wire \axis_tdata[386]_i_2_n_0 ;
  wire \axis_tdata[387]_i_2_n_0 ;
  wire \axis_tdata[388]_i_2_n_0 ;
  wire \axis_tdata[389]_i_2_n_0 ;
  wire \axis_tdata[38]_i_2_n_0 ;
  wire \axis_tdata[390]_i_2_n_0 ;
  wire \axis_tdata[391]_i_2_n_0 ;
  wire \axis_tdata[392]_i_2_n_0 ;
  wire \axis_tdata[393]_i_2_n_0 ;
  wire \axis_tdata[394]_i_2_n_0 ;
  wire \axis_tdata[395]_i_2_n_0 ;
  wire \axis_tdata[396]_i_2_n_0 ;
  wire \axis_tdata[397]_i_2_n_0 ;
  wire \axis_tdata[398]_i_2_n_0 ;
  wire \axis_tdata[399]_i_2_n_0 ;
  wire \axis_tdata[39]_i_2_n_0 ;
  wire \axis_tdata[3]_i_2_n_0 ;
  wire \axis_tdata[400]_i_2_n_0 ;
  wire \axis_tdata[401]_i_2_n_0 ;
  wire \axis_tdata[402]_i_2_n_0 ;
  wire \axis_tdata[403]_i_2_n_0 ;
  wire \axis_tdata[404]_i_2_n_0 ;
  wire \axis_tdata[405]_i_2_n_0 ;
  wire \axis_tdata[406]_i_2_n_0 ;
  wire \axis_tdata[407]_i_2_n_0 ;
  wire \axis_tdata[408]_i_2_n_0 ;
  wire \axis_tdata[409]_i_2_n_0 ;
  wire \axis_tdata[40]_i_2_n_0 ;
  wire \axis_tdata[410]_i_2_n_0 ;
  wire \axis_tdata[411]_i_2_n_0 ;
  wire \axis_tdata[412]_i_2_n_0 ;
  wire \axis_tdata[413]_i_2_n_0 ;
  wire \axis_tdata[414]_i_2_n_0 ;
  wire \axis_tdata[415]_i_2_n_0 ;
  wire \axis_tdata[416]_i_2_n_0 ;
  wire \axis_tdata[417]_i_2_n_0 ;
  wire \axis_tdata[418]_i_2_n_0 ;
  wire \axis_tdata[419]_i_2_n_0 ;
  wire \axis_tdata[41]_i_2_n_0 ;
  wire \axis_tdata[420]_i_2_n_0 ;
  wire \axis_tdata[421]_i_2_n_0 ;
  wire \axis_tdata[422]_i_2_n_0 ;
  wire \axis_tdata[423]_i_2_n_0 ;
  wire \axis_tdata[424]_i_2_n_0 ;
  wire \axis_tdata[425]_i_2_n_0 ;
  wire \axis_tdata[426]_i_2_n_0 ;
  wire \axis_tdata[427]_i_2_n_0 ;
  wire \axis_tdata[428]_i_2_n_0 ;
  wire \axis_tdata[429]_i_2_n_0 ;
  wire \axis_tdata[42]_i_2_n_0 ;
  wire \axis_tdata[430]_i_2_n_0 ;
  wire \axis_tdata[431]_i_2_n_0 ;
  wire \axis_tdata[432]_i_2_n_0 ;
  wire \axis_tdata[433]_i_2_n_0 ;
  wire \axis_tdata[434]_i_2_n_0 ;
  wire \axis_tdata[435]_i_2_n_0 ;
  wire \axis_tdata[436]_i_2_n_0 ;
  wire \axis_tdata[437]_i_2_n_0 ;
  wire \axis_tdata[438]_i_2_n_0 ;
  wire \axis_tdata[439]_i_2_n_0 ;
  wire \axis_tdata[43]_i_2_n_0 ;
  wire \axis_tdata[440]_i_2_n_0 ;
  wire \axis_tdata[441]_i_2_n_0 ;
  wire \axis_tdata[442]_i_2_n_0 ;
  wire \axis_tdata[443]_i_2_n_0 ;
  wire \axis_tdata[444]_i_2_n_0 ;
  wire \axis_tdata[445]_i_2_n_0 ;
  wire \axis_tdata[446]_i_2_n_0 ;
  wire \axis_tdata[447]_i_2_n_0 ;
  wire \axis_tdata[448]_i_2_n_0 ;
  wire \axis_tdata[449]_i_2_n_0 ;
  wire \axis_tdata[44]_i_2_n_0 ;
  wire \axis_tdata[450]_i_2_n_0 ;
  wire \axis_tdata[451]_i_2_n_0 ;
  wire \axis_tdata[452]_i_2_n_0 ;
  wire \axis_tdata[453]_i_2_n_0 ;
  wire \axis_tdata[454]_i_2_n_0 ;
  wire \axis_tdata[455]_i_2_n_0 ;
  wire \axis_tdata[456]_i_2_n_0 ;
  wire \axis_tdata[457]_i_2_n_0 ;
  wire \axis_tdata[458]_i_2_n_0 ;
  wire \axis_tdata[459]_i_2_n_0 ;
  wire \axis_tdata[45]_i_2_n_0 ;
  wire \axis_tdata[460]_i_2_n_0 ;
  wire \axis_tdata[461]_i_2_n_0 ;
  wire \axis_tdata[462]_i_2_n_0 ;
  wire \axis_tdata[463]_i_2_n_0 ;
  wire \axis_tdata[464]_i_2_n_0 ;
  wire \axis_tdata[465]_i_2_n_0 ;
  wire \axis_tdata[466]_i_2_n_0 ;
  wire \axis_tdata[467]_i_2_n_0 ;
  wire \axis_tdata[468]_i_2_n_0 ;
  wire \axis_tdata[469]_i_2_n_0 ;
  wire \axis_tdata[46]_i_2_n_0 ;
  wire \axis_tdata[470]_i_2_n_0 ;
  wire \axis_tdata[471]_i_2_n_0 ;
  wire \axis_tdata[472]_i_2_n_0 ;
  wire \axis_tdata[473]_i_2_n_0 ;
  wire \axis_tdata[474]_i_2_n_0 ;
  wire \axis_tdata[475]_i_2_n_0 ;
  wire \axis_tdata[476]_i_2_n_0 ;
  wire \axis_tdata[477]_i_2_n_0 ;
  wire \axis_tdata[478]_i_2_n_0 ;
  wire \axis_tdata[479]_i_2_n_0 ;
  wire \axis_tdata[47]_i_2_n_0 ;
  wire \axis_tdata[480]_i_2_n_0 ;
  wire \axis_tdata[481]_i_2_n_0 ;
  wire \axis_tdata[482]_i_2_n_0 ;
  wire \axis_tdata[483]_i_2_n_0 ;
  wire \axis_tdata[484]_i_2_n_0 ;
  wire \axis_tdata[485]_i_2_n_0 ;
  wire \axis_tdata[486]_i_2_n_0 ;
  wire \axis_tdata[487]_i_2_n_0 ;
  wire \axis_tdata[488]_i_2_n_0 ;
  wire \axis_tdata[489]_i_2_n_0 ;
  wire \axis_tdata[48]_i_2_n_0 ;
  wire \axis_tdata[490]_i_2_n_0 ;
  wire \axis_tdata[491]_i_2_n_0 ;
  wire \axis_tdata[492]_i_2_n_0 ;
  wire \axis_tdata[493]_i_2_n_0 ;
  wire \axis_tdata[494]_i_2_n_0 ;
  wire \axis_tdata[495]_i_2_n_0 ;
  wire \axis_tdata[496]_i_2_n_0 ;
  wire \axis_tdata[497]_i_2_n_0 ;
  wire \axis_tdata[498]_i_2_n_0 ;
  wire \axis_tdata[499]_i_2_n_0 ;
  wire \axis_tdata[49]_i_2_n_0 ;
  wire \axis_tdata[4]_i_2_n_0 ;
  wire \axis_tdata[500]_i_2_n_0 ;
  wire \axis_tdata[501]_i_2_n_0 ;
  wire \axis_tdata[502]_i_2_n_0 ;
  wire \axis_tdata[503]_i_2_n_0 ;
  wire \axis_tdata[504]_i_2_n_0 ;
  wire \axis_tdata[505]_i_4_n_0 ;
  wire \axis_tdata[506]_i_2_n_0 ;
  wire \axis_tdata[507]_i_2_n_0 ;
  wire \axis_tdata[508]_i_2_n_0 ;
  wire \axis_tdata[509]_i_2_n_0 ;
  wire \axis_tdata[50]_i_2_n_0 ;
  wire \axis_tdata[510]_i_2_n_0 ;
  wire \axis_tdata[511]_i_2_n_0 ;
  wire \axis_tdata[511]_i_3_n_0 ;
  wire \axis_tdata[511]_i_4_n_0 ;
  wire \axis_tdata[51]_i_2_n_0 ;
  wire \axis_tdata[52]_i_2_n_0 ;
  wire \axis_tdata[53]_i_2_n_0 ;
  wire \axis_tdata[54]_i_2_n_0 ;
  wire \axis_tdata[55]_i_2_n_0 ;
  wire \axis_tdata[56]_i_2_n_0 ;
  wire \axis_tdata[57]_i_2_n_0 ;
  wire \axis_tdata[58]_i_2_n_0 ;
  wire \axis_tdata[59]_i_2_n_0 ;
  wire \axis_tdata[5]_i_2_n_0 ;
  wire \axis_tdata[60]_i_2_n_0 ;
  wire \axis_tdata[61]_i_2_n_0 ;
  wire \axis_tdata[62]_i_2_n_0 ;
  wire \axis_tdata[63]_i_2_n_0 ;
  wire \axis_tdata[64]_i_2_n_0 ;
  wire \axis_tdata[65]_i_2_n_0 ;
  wire \axis_tdata[66]_i_2_n_0 ;
  wire \axis_tdata[67]_i_2_n_0 ;
  wire \axis_tdata[68]_i_2_n_0 ;
  wire \axis_tdata[69]_i_2_n_0 ;
  wire \axis_tdata[6]_i_2_n_0 ;
  wire \axis_tdata[70]_i_2_n_0 ;
  wire \axis_tdata[71]_i_2_n_0 ;
  wire \axis_tdata[72]_i_2_n_0 ;
  wire \axis_tdata[73]_i_2_n_0 ;
  wire \axis_tdata[74]_i_2_n_0 ;
  wire \axis_tdata[75]_i_2_n_0 ;
  wire \axis_tdata[76]_i_2_n_0 ;
  wire \axis_tdata[77]_i_2_n_0 ;
  wire \axis_tdata[78]_i_2_n_0 ;
  wire \axis_tdata[79]_i_2_n_0 ;
  wire \axis_tdata[7]_i_2_n_0 ;
  wire \axis_tdata[80]_i_2_n_0 ;
  wire \axis_tdata[81]_i_2_n_0 ;
  wire \axis_tdata[82]_i_2_n_0 ;
  wire \axis_tdata[83]_i_2_n_0 ;
  wire \axis_tdata[84]_i_2_n_0 ;
  wire \axis_tdata[85]_i_2_n_0 ;
  wire \axis_tdata[86]_i_2_n_0 ;
  wire \axis_tdata[87]_i_2_n_0 ;
  wire \axis_tdata[88]_i_2_n_0 ;
  wire \axis_tdata[89]_i_2_n_0 ;
  wire \axis_tdata[8]_i_2_n_0 ;
  wire \axis_tdata[90]_i_2_n_0 ;
  wire \axis_tdata[91]_i_2_n_0 ;
  wire \axis_tdata[92]_i_2_n_0 ;
  wire \axis_tdata[93]_i_2_n_0 ;
  wire \axis_tdata[94]_i_2_n_0 ;
  wire \axis_tdata[95]_i_2_n_0 ;
  wire \axis_tdata[96]_i_2_n_0 ;
  wire \axis_tdata[97]_i_2_n_0 ;
  wire \axis_tdata[98]_i_2_n_0 ;
  wire \axis_tdata[99]_i_2_n_0 ;
  wire \axis_tdata[9]_i_2_n_0 ;
  wire \axis_tkeep[15]_i_10_n_0 ;
  wire \axis_tkeep[15]_i_5_n_0 ;
  wire \axis_tkeep[15]_i_6_n_0 ;
  wire \axis_tkeep[15]_i_7_n_0 ;
  wire \axis_tkeep[15]_i_8_n_0 ;
  wire \axis_tkeep[15]_i_9_n_0 ;
  wire \axis_tkeep[24]_i_2_n_0 ;
  wire \axis_tkeep[31]_i_10_n_0 ;
  wire \axis_tkeep[31]_i_11_n_0 ;
  wire \axis_tkeep[31]_i_5_n_0 ;
  wire \axis_tkeep[31]_i_6_n_0 ;
  wire \axis_tkeep[31]_i_7_n_0 ;
  wire \axis_tkeep[31]_i_9_n_0 ;
  wire \axis_tkeep[40]_i_2_n_0 ;
  wire \axis_tkeep[47]_i_10_n_0 ;
  wire \axis_tkeep[47]_i_5_n_0 ;
  wire \axis_tkeep[47]_i_6_n_0 ;
  wire \axis_tkeep[47]_i_7_n_0 ;
  wire \axis_tkeep[47]_i_8_n_0 ;
  wire \axis_tkeep[47]_i_9_n_0 ;
  wire \axis_tkeep[56]_i_3_n_0 ;
  wire \axis_tkeep[63]_i_23_n_0 ;
  wire \axis_tkeep[63]_i_24_n_0 ;
  wire \axis_tkeep[63]_i_25_n_0 ;
  wire \axis_tkeep[63]_i_27_n_0 ;
  wire \axis_tkeep[63]_i_30_n_0 ;
  wire \axis_tkeep[63]_i_34_n_0 ;
  wire \axis_tkeep[63]_i_7_n_0 ;
  wire \axis_tkeep[63]_i_8_n_0 ;
  wire \axis_tkeep[63]_i_9_n_0 ;
  wire \axis_tkeep[8]_i_2_n_0 ;
  wire [133:0]\axis_tkeep_reg[47]_0 ;
  wire [133:0]\axis_tkeep_reg[47]_1 ;
  wire [133:0]\axis_tkeep_reg[47]_2 ;
  wire axis_tlast_i_1_n_0;
  wire axis_tlast_i_2_n_0;
  wire axis_tuser_reg_0;
  wire [133:0]dout;
  wire [511:0]lbus_data;
  wire [15:1]mty_to_tkeep0_return;
  wire [15:1]mty_to_tkeep1_return;
  wire [15:1]mty_to_tkeep2_return;
  wire [15:1]mty_to_tkeep_return;
  wire p_0_in;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_10 ;
  wire \rot_reg[1]_11 ;
  wire \rot_reg[1]_12 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire \rot_reg[1]_7 ;
  wire \rot_reg[1]_8 ;
  wire \rot_reg[1]_9 ;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire rx_clk_0;
  wire [55:0]rx_preambleout;
  wire \rx_preambleout_2d_reg[0]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[10]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[11]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[12]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[13]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[14]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[15]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[16]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[17]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[18]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[19]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[1]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[20]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[21]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[22]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[23]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[24]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[25]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[26]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[27]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[28]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[29]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[2]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[30]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[31]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[32]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[33]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[34]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[35]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[36]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[37]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[38]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[39]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[3]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[40]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[41]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[42]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[43]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[44]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[45]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[46]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[47]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[48]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[49]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[4]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[50]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[51]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[52]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[53]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[54]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[55]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[5]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[6]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[7]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[8]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[9]_srl2_n_0 ;
  wire [55:0]rx_preout;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[0]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[0]_i_2_n_0 ),
        .O(lbus_data[120]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[0]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [120]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [120]),
        .O(\axis_tdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[100]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[100]_i_2_n_0 ),
        .O(lbus_data[28]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[100]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [28]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [28]),
        .O(\axis_tdata[100]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[101]_i_1 
       (.I0(dout[29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[101]_i_2_n_0 ),
        .O(lbus_data[29]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[101]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [29]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [29]),
        .O(\axis_tdata[101]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[102]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[102]_i_2_n_0 ),
        .O(lbus_data[30]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[102]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [30]),
        .O(\axis_tdata[102]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[103]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [31]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[103]_i_2_n_0 ),
        .O(lbus_data[31]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[103]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [31]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [31]),
        .O(\axis_tdata[103]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[104]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[104]_i_2_n_0 ),
        .O(lbus_data[16]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[104]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [16]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [16]),
        .O(\axis_tdata[104]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[105]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [17]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[105]_i_2_n_0 ),
        .O(lbus_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[105]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [17]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[17]),
        .O(\axis_tdata[105]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[106]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [18]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[106]_i_2_n_0 ),
        .O(lbus_data[18]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[106]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [18]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [18]),
        .O(\axis_tdata[106]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[107]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[107]_i_2_n_0 ),
        .O(lbus_data[19]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[107]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [19]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [19]),
        .O(\axis_tdata[107]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[108]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[108]_i_2_n_0 ),
        .O(lbus_data[20]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[108]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [20]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [20]),
        .O(\axis_tdata[108]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[109]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[109]_i_2_n_0 ),
        .O(lbus_data[21]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[109]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [21]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [21]),
        .O(\axis_tdata[109]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[10]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [114]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[10]_i_2_n_0 ),
        .O(lbus_data[114]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[10]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [114]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [114]),
        .O(\axis_tdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[110]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[110]_i_2_n_0 ),
        .O(lbus_data[22]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[110]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [22]),
        .O(\axis_tdata[110]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[111]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [23]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[111]_i_2_n_0 ),
        .O(lbus_data[23]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[111]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [23]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [23]),
        .O(\axis_tdata[111]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[112]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[112]_i_2_n_0 ),
        .O(lbus_data[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[112]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [8]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [8]),
        .O(\axis_tdata[112]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[113]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [9]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[113]_i_2_n_0 ),
        .O(lbus_data[9]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[113]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [9]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[9]),
        .O(\axis_tdata[113]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[114]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [10]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[114]_i_2_n_0 ),
        .O(lbus_data[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[114]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [10]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [10]),
        .O(\axis_tdata[114]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[115]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[115]_i_2_n_0 ),
        .O(lbus_data[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[115]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [11]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [11]),
        .O(\axis_tdata[115]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[116]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[116]_i_2_n_0 ),
        .O(lbus_data[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[116]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [12]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [12]),
        .O(\axis_tdata[116]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[117]_i_1 
       (.I0(dout[13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[117]_i_2_n_0 ),
        .O(lbus_data[13]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[117]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [13]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [13]),
        .O(\axis_tdata[117]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[118]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[118]_i_2_n_0 ),
        .O(lbus_data[14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[118]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [14]),
        .O(\axis_tdata[118]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[119]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [15]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[119]_i_2_n_0 ),
        .O(lbus_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[119]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [15]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [15]),
        .O(\axis_tdata[119]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[11]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[11]_i_2_n_0 ),
        .O(lbus_data[115]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[11]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [115]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [115]),
        .O(\axis_tdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[120]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[120]_i_2_n_0 ),
        .O(lbus_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[120]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [0]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [0]),
        .O(\axis_tdata[120]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[121]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [1]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[121]_i_2_n_0 ),
        .O(lbus_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[121]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [1]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[1]),
        .O(\axis_tdata[121]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[122]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [2]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[122]_i_2_n_0 ),
        .O(lbus_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[122]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [2]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [2]),
        .O(\axis_tdata[122]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[123]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[123]_i_2_n_0 ),
        .O(lbus_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[123]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [3]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [3]),
        .O(\axis_tdata[123]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[124]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[124]_i_2_n_0 ),
        .O(lbus_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[124]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [4]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [4]),
        .O(\axis_tdata[124]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[125]_i_1 
       (.I0(dout[5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[125]_i_2_n_0 ),
        .O(lbus_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[125]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [5]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [5]),
        .O(\axis_tdata[125]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[126]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[126]_i_2_n_0 ),
        .O(lbus_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[126]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [6]),
        .O(\axis_tdata[126]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[127]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [7]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[127]_i_2_n_0 ),
        .O(lbus_data[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[127]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [7]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [7]),
        .O(\axis_tdata[127]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[128]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[128]_i_2_n_0 ),
        .O(lbus_data[248]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[128]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[120]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [120]),
        .O(\axis_tdata[128]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[129]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [121]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[129]_i_2_n_0 ),
        .O(lbus_data[249]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[129]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[121]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [121]),
        .O(\axis_tdata[129]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[12]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[12]_i_2_n_0 ),
        .O(lbus_data[116]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[12]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [116]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [116]),
        .O(\axis_tdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[130]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [122]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [122]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[130]_i_2_n_0 ),
        .O(lbus_data[250]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[130]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[122]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [122]),
        .O(\axis_tdata[130]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[131]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[131]_i_2_n_0 ),
        .O(lbus_data[251]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[131]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [123]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[123]),
        .O(\axis_tdata[131]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[132]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[132]_i_2_n_0 ),
        .O(lbus_data[252]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[132]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[124]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [124]),
        .O(\axis_tdata[132]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[133]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[133]_i_2_n_0 ),
        .O(lbus_data[253]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[133]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[125]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [125]),
        .O(\axis_tdata[133]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[134]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[134]_i_2_n_0 ),
        .O(lbus_data[254]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[134]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[126]),
        .O(\axis_tdata[134]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[135]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [127]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[127]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[135]_i_2_n_0 ),
        .O(lbus_data[255]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[135]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [127]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [127]),
        .O(\axis_tdata[135]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[136]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[136]_i_2_n_0 ),
        .O(lbus_data[240]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[136]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[112]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [112]),
        .O(\axis_tdata[136]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[137]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [113]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[137]_i_2_n_0 ),
        .O(lbus_data[241]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[137]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[113]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [113]),
        .O(\axis_tdata[137]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[138]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [114]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [114]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[138]_i_2_n_0 ),
        .O(lbus_data[242]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[138]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[114]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [114]),
        .O(\axis_tdata[138]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[139]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[139]_i_2_n_0 ),
        .O(lbus_data[243]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[139]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [115]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[115]),
        .O(\axis_tdata[139]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[13]_i_1 
       (.I0(dout[117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[13]_i_2_n_0 ),
        .O(lbus_data[117]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[13]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [117]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [117]),
        .O(\axis_tdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[140]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[140]_i_2_n_0 ),
        .O(lbus_data[244]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[140]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[116]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [116]),
        .O(\axis_tdata[140]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[141]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[141]_i_2_n_0 ),
        .O(lbus_data[245]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[141]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[117]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [117]),
        .O(\axis_tdata[141]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[142]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[142]_i_2_n_0 ),
        .O(lbus_data[246]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[142]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[118]),
        .O(\axis_tdata[142]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[143]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [119]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[119]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[143]_i_2_n_0 ),
        .O(lbus_data[247]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[143]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [119]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [119]),
        .O(\axis_tdata[143]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[144]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[144]_i_2_n_0 ),
        .O(lbus_data[232]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[144]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[104]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [104]),
        .O(\axis_tdata[144]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[145]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [105]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[145]_i_2_n_0 ),
        .O(lbus_data[233]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[145]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[105]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [105]),
        .O(\axis_tdata[145]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[146]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [106]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [106]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[146]_i_2_n_0 ),
        .O(lbus_data[234]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[146]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[106]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [106]),
        .O(\axis_tdata[146]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[147]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[147]_i_2_n_0 ),
        .O(lbus_data[235]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[147]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [107]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[107]),
        .O(\axis_tdata[147]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[148]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[148]_i_2_n_0 ),
        .O(lbus_data[236]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[148]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[108]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [108]),
        .O(\axis_tdata[148]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[149]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[149]_i_2_n_0 ),
        .O(lbus_data[237]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[149]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[109]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [109]),
        .O(\axis_tdata[149]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[14]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[14]_i_2_n_0 ),
        .O(lbus_data[118]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[14]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [118]),
        .O(\axis_tdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[150]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[150]_i_2_n_0 ),
        .O(lbus_data[238]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[150]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[110]),
        .O(\axis_tdata[150]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[151]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [111]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[111]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[151]_i_2_n_0 ),
        .O(lbus_data[239]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[151]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [111]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [111]),
        .O(\axis_tdata[151]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[152]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[152]_i_2_n_0 ),
        .O(lbus_data[224]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[152]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[96]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [96]),
        .O(\axis_tdata[152]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[153]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [97]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[153]_i_2_n_0 ),
        .O(lbus_data[225]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[153]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[97]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [97]),
        .O(\axis_tdata[153]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[154]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [98]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [98]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[154]_i_2_n_0 ),
        .O(lbus_data[226]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[154]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[98]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [98]),
        .O(\axis_tdata[154]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[155]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[155]_i_2_n_0 ),
        .O(lbus_data[227]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[155]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [99]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[99]),
        .O(\axis_tdata[155]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[156]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[156]_i_2_n_0 ),
        .O(lbus_data[228]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[156]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[100]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [100]),
        .O(\axis_tdata[156]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[157]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[157]_i_2_n_0 ),
        .O(lbus_data[229]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[157]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[101]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [101]),
        .O(\axis_tdata[157]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[158]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[158]_i_2_n_0 ),
        .O(lbus_data[230]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[158]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[102]),
        .O(\axis_tdata[158]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[159]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [103]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[103]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[159]_i_2_n_0 ),
        .O(lbus_data[231]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[159]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [103]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [103]),
        .O(\axis_tdata[159]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[15]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [119]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[15]_i_2_n_0 ),
        .O(lbus_data[119]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[15]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [119]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [119]),
        .O(\axis_tdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[160]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[160]_i_2_n_0 ),
        .O(lbus_data[216]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[160]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[88]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [88]),
        .O(\axis_tdata[160]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[161]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [89]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[161]_i_2_n_0 ),
        .O(lbus_data[217]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[161]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[89]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [89]),
        .O(\axis_tdata[161]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[162]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [90]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [90]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[162]_i_2_n_0 ),
        .O(lbus_data[218]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[162]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[90]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [90]),
        .O(\axis_tdata[162]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[163]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[163]_i_2_n_0 ),
        .O(lbus_data[219]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[163]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [91]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[91]),
        .O(\axis_tdata[163]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[164]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[164]_i_2_n_0 ),
        .O(lbus_data[220]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[164]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[92]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [92]),
        .O(\axis_tdata[164]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[165]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[165]_i_2_n_0 ),
        .O(lbus_data[221]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[165]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[93]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [93]),
        .O(\axis_tdata[165]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[166]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[166]_i_2_n_0 ),
        .O(lbus_data[222]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[166]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[94]),
        .O(\axis_tdata[166]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[167]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [95]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[95]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[167]_i_2_n_0 ),
        .O(lbus_data[223]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[167]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [95]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [95]),
        .O(\axis_tdata[167]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[168]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[168]_i_2_n_0 ),
        .O(lbus_data[208]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[168]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[80]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [80]),
        .O(\axis_tdata[168]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[169]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [81]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[169]_i_2_n_0 ),
        .O(lbus_data[209]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[169]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[81]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [81]),
        .O(\axis_tdata[169]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[16]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[16]_i_2_n_0 ),
        .O(lbus_data[104]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[16]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [104]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [104]),
        .O(\axis_tdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[170]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [82]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [82]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[170]_i_2_n_0 ),
        .O(lbus_data[210]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[170]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[82]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [82]),
        .O(\axis_tdata[170]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[171]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[171]_i_2_n_0 ),
        .O(lbus_data[211]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[171]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [83]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[83]),
        .O(\axis_tdata[171]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[172]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[172]_i_2_n_0 ),
        .O(lbus_data[212]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[172]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[84]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [84]),
        .O(\axis_tdata[172]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[173]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[173]_i_2_n_0 ),
        .O(lbus_data[213]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[173]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[85]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [85]),
        .O(\axis_tdata[173]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[174]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[174]_i_2_n_0 ),
        .O(lbus_data[214]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[174]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[86]),
        .O(\axis_tdata[174]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[175]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [87]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[87]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[175]_i_2_n_0 ),
        .O(lbus_data[215]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[175]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [87]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [87]),
        .O(\axis_tdata[175]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[176]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[176]_i_2_n_0 ),
        .O(lbus_data[200]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[176]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[72]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [72]),
        .O(\axis_tdata[176]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[177]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [73]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[177]_i_2_n_0 ),
        .O(lbus_data[201]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[177]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[73]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [73]),
        .O(\axis_tdata[177]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[178]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [74]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [74]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[178]_i_2_n_0 ),
        .O(lbus_data[202]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[178]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[74]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [74]),
        .O(\axis_tdata[178]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[179]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[179]_i_2_n_0 ),
        .O(lbus_data[203]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[179]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [75]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[75]),
        .O(\axis_tdata[179]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[17]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [105]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[17]_i_2_n_0 ),
        .O(lbus_data[105]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[17]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [105]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[105]),
        .O(\axis_tdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[180]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[180]_i_2_n_0 ),
        .O(lbus_data[204]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[180]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[76]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [76]),
        .O(\axis_tdata[180]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[181]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[181]_i_2_n_0 ),
        .O(lbus_data[205]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[181]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[77]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [77]),
        .O(\axis_tdata[181]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[182]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[182]_i_2_n_0 ),
        .O(lbus_data[206]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[182]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[78]),
        .O(\axis_tdata[182]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[183]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [79]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[79]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[183]_i_2_n_0 ),
        .O(lbus_data[207]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[183]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [79]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [79]),
        .O(\axis_tdata[183]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[184]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[184]_i_2_n_0 ),
        .O(lbus_data[192]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[184]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[64]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [64]),
        .O(\axis_tdata[184]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[185]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [65]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[185]_i_2_n_0 ),
        .O(lbus_data[193]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[185]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[65]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [65]),
        .O(\axis_tdata[185]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[186]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [66]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [66]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[186]_i_2_n_0 ),
        .O(lbus_data[194]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[186]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[66]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [66]),
        .O(\axis_tdata[186]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[187]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[187]_i_2_n_0 ),
        .O(lbus_data[195]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[187]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [67]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[67]),
        .O(\axis_tdata[187]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[188]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[188]_i_2_n_0 ),
        .O(lbus_data[196]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[188]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[68]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [68]),
        .O(\axis_tdata[188]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[189]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[189]_i_2_n_0 ),
        .O(lbus_data[197]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[189]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[69]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [69]),
        .O(\axis_tdata[189]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[18]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [106]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[18]_i_2_n_0 ),
        .O(lbus_data[106]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[18]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [106]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [106]),
        .O(\axis_tdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[190]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[190]_i_2_n_0 ),
        .O(lbus_data[198]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[190]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[70]),
        .O(\axis_tdata[190]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[191]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [71]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[71]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[191]_i_2_n_0 ),
        .O(lbus_data[199]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[191]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [71]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [71]),
        .O(\axis_tdata[191]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[192]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[192]_i_2_n_0 ),
        .O(lbus_data[184]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[192]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[56]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [56]),
        .O(\axis_tdata[192]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[193]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [57]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[193]_i_2_n_0 ),
        .O(lbus_data[185]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[193]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[57]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [57]),
        .O(\axis_tdata[193]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[194]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [58]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [58]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[194]_i_2_n_0 ),
        .O(lbus_data[186]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[194]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[58]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [58]),
        .O(\axis_tdata[194]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[195]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[195]_i_2_n_0 ),
        .O(lbus_data[187]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[195]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [59]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[59]),
        .O(\axis_tdata[195]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[196]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[196]_i_2_n_0 ),
        .O(lbus_data[188]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[196]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[60]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [60]),
        .O(\axis_tdata[196]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[197]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[197]_i_2_n_0 ),
        .O(lbus_data[189]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[197]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[61]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [61]),
        .O(\axis_tdata[197]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[198]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[198]_i_2_n_0 ),
        .O(lbus_data[190]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[198]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[62]),
        .O(\axis_tdata[198]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[199]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [63]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[63]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[199]_i_2_n_0 ),
        .O(lbus_data[191]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[199]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [63]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [63]),
        .O(\axis_tdata[199]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[19]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[19]_i_2_n_0 ),
        .O(lbus_data[107]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[19]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [107]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [107]),
        .O(\axis_tdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[1]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [121]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[1]_i_2_n_0 ),
        .O(lbus_data[121]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[1]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [121]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[121]),
        .O(\axis_tdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[200]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[200]_i_2_n_0 ),
        .O(lbus_data[176]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[200]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[48]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [48]),
        .O(\axis_tdata[200]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[201]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [49]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[201]_i_2_n_0 ),
        .O(lbus_data[177]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[201]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[49]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [49]),
        .O(\axis_tdata[201]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[202]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [50]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [50]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[202]_i_2_n_0 ),
        .O(lbus_data[178]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[202]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[50]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [50]),
        .O(\axis_tdata[202]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[203]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[203]_i_2_n_0 ),
        .O(lbus_data[179]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[203]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [51]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[51]),
        .O(\axis_tdata[203]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[204]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[204]_i_2_n_0 ),
        .O(lbus_data[180]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[204]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[52]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [52]),
        .O(\axis_tdata[204]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[205]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[205]_i_2_n_0 ),
        .O(lbus_data[181]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[205]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[53]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [53]),
        .O(\axis_tdata[205]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[206]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[206]_i_2_n_0 ),
        .O(lbus_data[182]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[206]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[54]),
        .O(\axis_tdata[206]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[207]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [55]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[55]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[207]_i_2_n_0 ),
        .O(lbus_data[183]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[207]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [55]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [55]),
        .O(\axis_tdata[207]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[208]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[208]_i_2_n_0 ),
        .O(lbus_data[168]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[208]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[40]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [40]),
        .O(\axis_tdata[208]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[209]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [41]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[209]_i_2_n_0 ),
        .O(lbus_data[169]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[209]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[41]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [41]),
        .O(\axis_tdata[209]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[20]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[20]_i_2_n_0 ),
        .O(lbus_data[108]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[20]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [108]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [108]),
        .O(\axis_tdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[210]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [42]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [42]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[210]_i_2_n_0 ),
        .O(lbus_data[170]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[210]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[42]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [42]),
        .O(\axis_tdata[210]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[211]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[211]_i_2_n_0 ),
        .O(lbus_data[171]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[211]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [43]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[43]),
        .O(\axis_tdata[211]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[212]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[212]_i_2_n_0 ),
        .O(lbus_data[172]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[212]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[44]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [44]),
        .O(\axis_tdata[212]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[213]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[213]_i_2_n_0 ),
        .O(lbus_data[173]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[213]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[45]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [45]),
        .O(\axis_tdata[213]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[214]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[214]_i_2_n_0 ),
        .O(lbus_data[174]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[214]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[46]),
        .O(\axis_tdata[214]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[215]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [47]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[47]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[215]_i_2_n_0 ),
        .O(lbus_data[175]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[215]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [47]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [47]),
        .O(\axis_tdata[215]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[216]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[216]_i_2_n_0 ),
        .O(lbus_data[160]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[216]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[32]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [32]),
        .O(\axis_tdata[216]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[217]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [33]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[217]_i_2_n_0 ),
        .O(lbus_data[161]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[217]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[33]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [33]),
        .O(\axis_tdata[217]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[218]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [34]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [34]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[218]_i_2_n_0 ),
        .O(lbus_data[162]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[218]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[34]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [34]),
        .O(\axis_tdata[218]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[219]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[219]_i_2_n_0 ),
        .O(lbus_data[163]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[219]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [35]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[35]),
        .O(\axis_tdata[219]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[21]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[21]_i_2_n_0 ),
        .O(lbus_data[109]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[21]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [109]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [109]),
        .O(\axis_tdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[220]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[220]_i_2_n_0 ),
        .O(lbus_data[164]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[220]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[36]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [36]),
        .O(\axis_tdata[220]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[221]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[221]_i_2_n_0 ),
        .O(lbus_data[165]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[221]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[37]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [37]),
        .O(\axis_tdata[221]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[222]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[222]_i_2_n_0 ),
        .O(lbus_data[166]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[222]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[38]),
        .O(\axis_tdata[222]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[223]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [39]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[39]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[223]_i_2_n_0 ),
        .O(lbus_data[167]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[223]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [39]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [39]),
        .O(\axis_tdata[223]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[224]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[224]_i_2_n_0 ),
        .O(lbus_data[152]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[224]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[24]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [24]),
        .O(\axis_tdata[224]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[225]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [25]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[225]_i_2_n_0 ),
        .O(lbus_data[153]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[225]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[25]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [25]),
        .O(\axis_tdata[225]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[226]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [26]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [26]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[226]_i_2_n_0 ),
        .O(lbus_data[154]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[226]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[26]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [26]),
        .O(\axis_tdata[226]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[227]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[227]_i_2_n_0 ),
        .O(lbus_data[155]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[227]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [27]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[27]),
        .O(\axis_tdata[227]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[228]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[228]_i_2_n_0 ),
        .O(lbus_data[156]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[228]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[28]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [28]),
        .O(\axis_tdata[228]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[229]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[229]_i_2_n_0 ),
        .O(lbus_data[157]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[229]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[29]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [29]),
        .O(\axis_tdata[229]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[22]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[22]_i_2_n_0 ),
        .O(lbus_data[110]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[22]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [110]),
        .O(\axis_tdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[230]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[230]_i_2_n_0 ),
        .O(lbus_data[158]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[230]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[30]),
        .O(\axis_tdata[230]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[231]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [31]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[31]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[231]_i_2_n_0 ),
        .O(lbus_data[159]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[231]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [31]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [31]),
        .O(\axis_tdata[231]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[232]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[232]_i_2_n_0 ),
        .O(lbus_data[144]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[232]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[16]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [16]),
        .O(\axis_tdata[232]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[233]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [17]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[233]_i_2_n_0 ),
        .O(lbus_data[145]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[233]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[17]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [17]),
        .O(\axis_tdata[233]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[234]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [18]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [18]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[234]_i_2_n_0 ),
        .O(lbus_data[146]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[234]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[18]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [18]),
        .O(\axis_tdata[234]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[235]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[235]_i_2_n_0 ),
        .O(lbus_data[147]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[235]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [19]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[19]),
        .O(\axis_tdata[235]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[236]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[236]_i_2_n_0 ),
        .O(lbus_data[148]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[236]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[20]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [20]),
        .O(\axis_tdata[236]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[237]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[237]_i_2_n_0 ),
        .O(lbus_data[149]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[237]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[21]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [21]),
        .O(\axis_tdata[237]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[238]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[238]_i_2_n_0 ),
        .O(lbus_data[150]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[238]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[22]),
        .O(\axis_tdata[238]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[239]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [23]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[23]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[239]_i_2_n_0 ),
        .O(lbus_data[151]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[239]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [23]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [23]),
        .O(\axis_tdata[239]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[23]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [111]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[23]_i_2_n_0 ),
        .O(lbus_data[111]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[23]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [111]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [111]),
        .O(\axis_tdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[240]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[240]_i_2_n_0 ),
        .O(lbus_data[136]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[240]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[8]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [8]),
        .O(\axis_tdata[240]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[241]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [9]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[241]_i_2_n_0 ),
        .O(lbus_data[137]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[241]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[9]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [9]),
        .O(\axis_tdata[241]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[242]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [10]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [10]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[242]_i_2_n_0 ),
        .O(lbus_data[138]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[242]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [10]),
        .O(\axis_tdata[242]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[243]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[243]_i_2_n_0 ),
        .O(lbus_data[139]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[243]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [11]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[11]),
        .O(\axis_tdata[243]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[244]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[244]_i_2_n_0 ),
        .O(lbus_data[140]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[244]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[12]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [12]),
        .O(\axis_tdata[244]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[245]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[245]_i_2_n_0 ),
        .O(lbus_data[141]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[245]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[13]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [13]),
        .O(\axis_tdata[245]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[246]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[246]_i_2_n_0 ),
        .O(lbus_data[142]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[246]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[14]),
        .O(\axis_tdata[246]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[247]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [15]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[15]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[247]_i_2_n_0 ),
        .O(lbus_data[143]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[247]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [15]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [15]),
        .O(\axis_tdata[247]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[248]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[248]_i_2_n_0 ),
        .O(lbus_data[128]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[248]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[0]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [0]),
        .O(\axis_tdata[248]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[249]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [1]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[249]_i_2_n_0 ),
        .O(lbus_data[129]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[249]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[1]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [1]),
        .O(\axis_tdata[249]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[24]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[24]_i_2_n_0 ),
        .O(lbus_data[96]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[24]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [96]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [96]),
        .O(\axis_tdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[250]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [2]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [2]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[250]_i_2_n_0 ),
        .O(lbus_data[130]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[250]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[2]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [2]),
        .O(\axis_tdata[250]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[251]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[251]_i_2_n_0 ),
        .O(lbus_data[131]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[251]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [3]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[3]),
        .O(\axis_tdata[251]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[252]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[252]_i_2_n_0 ),
        .O(lbus_data[132]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[252]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[4]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [4]),
        .O(\axis_tdata[252]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[253]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[253]_i_2_n_0 ),
        .O(lbus_data[133]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[253]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[5]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [5]),
        .O(\axis_tdata[253]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[254]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[254]_i_2_n_0 ),
        .O(lbus_data[134]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[254]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[6]),
        .O(\axis_tdata[254]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[255]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [7]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[7]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[255]_i_3_n_0 ),
        .O(lbus_data[135]));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tdata[255]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axis_tdata[255]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[255]_i_3 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [7]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [7]),
        .O(\axis_tdata[255]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[256]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[256]_i_2_n_0 ),
        .O(lbus_data[376]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[256]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [120]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[120]),
        .O(\axis_tdata[256]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[257]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [121]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[257]_i_2_n_0 ),
        .O(lbus_data[377]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[257]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [121]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [121]),
        .O(\axis_tdata[257]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[258]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [122]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[122]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[258]_i_2_n_0 ),
        .O(lbus_data[378]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[258]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [122]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [122]),
        .O(\axis_tdata[258]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[259]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[259]_i_2_n_0 ),
        .O(lbus_data[379]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[259]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[123]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [123]),
        .O(\axis_tdata[259]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[25]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [97]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[25]_i_2_n_0 ),
        .O(lbus_data[97]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[25]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [97]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[97]),
        .O(\axis_tdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[260]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[260]_i_2_n_0 ),
        .O(lbus_data[380]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[260]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[124]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [124]),
        .O(\axis_tdata[260]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[261]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[261]_i_2_n_0 ),
        .O(lbus_data[381]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[261]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [125]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[125]),
        .O(\axis_tdata[261]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[262]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[262]_i_2_n_0 ),
        .O(lbus_data[382]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[262]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [126]),
        .O(\axis_tdata[262]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[263]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [127]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[127]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[263]_i_2_n_0 ),
        .O(lbus_data[383]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[263]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [127]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [127]),
        .O(\axis_tdata[263]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[264]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[264]_i_2_n_0 ),
        .O(lbus_data[368]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[264]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [112]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[112]),
        .O(\axis_tdata[264]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[265]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [113]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[265]_i_2_n_0 ),
        .O(lbus_data[369]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[265]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [113]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [113]),
        .O(\axis_tdata[265]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[266]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [114]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[114]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[266]_i_2_n_0 ),
        .O(lbus_data[370]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[266]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [114]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [114]),
        .O(\axis_tdata[266]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[267]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[267]_i_2_n_0 ),
        .O(lbus_data[371]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[267]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[115]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [115]),
        .O(\axis_tdata[267]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[268]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[268]_i_2_n_0 ),
        .O(lbus_data[372]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[268]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[116]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [116]),
        .O(\axis_tdata[268]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[269]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[269]_i_2_n_0 ),
        .O(lbus_data[373]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[269]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [117]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[117]),
        .O(\axis_tdata[269]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[26]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [98]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[26]_i_2_n_0 ),
        .O(lbus_data[98]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[26]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [98]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [98]),
        .O(\axis_tdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[270]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[270]_i_2_n_0 ),
        .O(lbus_data[374]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[270]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [118]),
        .O(\axis_tdata[270]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[271]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [119]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[119]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[271]_i_2_n_0 ),
        .O(lbus_data[375]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[271]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [119]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [119]),
        .O(\axis_tdata[271]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[272]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[272]_i_2_n_0 ),
        .O(lbus_data[360]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[272]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [104]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[104]),
        .O(\axis_tdata[272]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[273]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [105]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[273]_i_2_n_0 ),
        .O(lbus_data[361]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[273]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [105]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [105]),
        .O(\axis_tdata[273]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[274]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [106]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[106]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[274]_i_2_n_0 ),
        .O(lbus_data[362]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[274]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [106]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [106]),
        .O(\axis_tdata[274]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[275]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[275]_i_2_n_0 ),
        .O(lbus_data[363]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[275]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[107]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [107]),
        .O(\axis_tdata[275]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[276]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[276]_i_2_n_0 ),
        .O(lbus_data[364]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[276]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[108]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [108]),
        .O(\axis_tdata[276]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[277]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[277]_i_2_n_0 ),
        .O(lbus_data[365]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[277]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [109]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[109]),
        .O(\axis_tdata[277]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[278]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[278]_i_2_n_0 ),
        .O(lbus_data[366]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[278]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [110]),
        .O(\axis_tdata[278]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[279]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [111]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[111]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[279]_i_2_n_0 ),
        .O(lbus_data[367]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[279]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [111]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [111]),
        .O(\axis_tdata[279]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[27]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[27]_i_2_n_0 ),
        .O(lbus_data[99]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[27]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [99]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [99]),
        .O(\axis_tdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[280]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[280]_i_2_n_0 ),
        .O(lbus_data[352]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[280]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [96]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[96]),
        .O(\axis_tdata[280]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[281]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [97]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[281]_i_2_n_0 ),
        .O(lbus_data[353]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[281]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [97]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [97]),
        .O(\axis_tdata[281]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[282]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [98]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[98]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[282]_i_2_n_0 ),
        .O(lbus_data[354]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[282]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [98]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [98]),
        .O(\axis_tdata[282]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[283]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[283]_i_2_n_0 ),
        .O(lbus_data[355]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[283]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[99]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [99]),
        .O(\axis_tdata[283]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[284]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[284]_i_2_n_0 ),
        .O(lbus_data[356]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[284]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[100]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [100]),
        .O(\axis_tdata[284]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[285]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[285]_i_2_n_0 ),
        .O(lbus_data[357]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[285]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [101]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[101]),
        .O(\axis_tdata[285]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[286]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[286]_i_2_n_0 ),
        .O(lbus_data[358]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[286]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [102]),
        .O(\axis_tdata[286]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[287]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [103]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[103]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[287]_i_2_n_0 ),
        .O(lbus_data[359]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[287]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [103]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [103]),
        .O(\axis_tdata[287]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[288]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[288]_i_2_n_0 ),
        .O(lbus_data[344]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[288]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [88]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[88]),
        .O(\axis_tdata[288]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[289]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [89]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[289]_i_2_n_0 ),
        .O(lbus_data[345]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[289]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [89]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [89]),
        .O(\axis_tdata[289]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[28]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[28]_i_2_n_0 ),
        .O(lbus_data[100]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[28]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [100]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [100]),
        .O(\axis_tdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[290]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [90]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[90]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[290]_i_2_n_0 ),
        .O(lbus_data[346]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[290]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [90]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [90]),
        .O(\axis_tdata[290]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[291]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[291]_i_2_n_0 ),
        .O(lbus_data[347]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[291]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[91]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [91]),
        .O(\axis_tdata[291]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[292]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[292]_i_2_n_0 ),
        .O(lbus_data[348]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[292]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[92]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [92]),
        .O(\axis_tdata[292]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[293]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[293]_i_2_n_0 ),
        .O(lbus_data[349]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[293]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [93]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[93]),
        .O(\axis_tdata[293]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[294]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[294]_i_2_n_0 ),
        .O(lbus_data[350]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[294]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [94]),
        .O(\axis_tdata[294]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[295]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [95]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[95]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[295]_i_2_n_0 ),
        .O(lbus_data[351]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[295]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [95]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [95]),
        .O(\axis_tdata[295]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[296]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[296]_i_2_n_0 ),
        .O(lbus_data[336]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[296]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [80]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[80]),
        .O(\axis_tdata[296]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[297]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [81]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[297]_i_2_n_0 ),
        .O(lbus_data[337]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[297]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [81]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [81]),
        .O(\axis_tdata[297]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[298]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [82]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[82]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[298]_i_2_n_0 ),
        .O(lbus_data[338]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[298]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [82]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [82]),
        .O(\axis_tdata[298]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[299]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[299]_i_2_n_0 ),
        .O(lbus_data[339]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[299]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[83]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [83]),
        .O(\axis_tdata[299]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[29]_i_1 
       (.I0(dout[101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[29]_i_2_n_0 ),
        .O(lbus_data[101]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[29]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [101]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [101]),
        .O(\axis_tdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[2]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [122]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[2]_i_2_n_0 ),
        .O(lbus_data[122]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[2]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [122]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [122]),
        .O(\axis_tdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[300]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[300]_i_2_n_0 ),
        .O(lbus_data[340]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[300]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[84]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [84]),
        .O(\axis_tdata[300]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[301]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[301]_i_2_n_0 ),
        .O(lbus_data[341]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[301]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [85]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[85]),
        .O(\axis_tdata[301]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[302]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[302]_i_2_n_0 ),
        .O(lbus_data[342]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[302]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [86]),
        .O(\axis_tdata[302]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[303]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [87]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[87]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[303]_i_2_n_0 ),
        .O(lbus_data[343]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[303]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [87]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [87]),
        .O(\axis_tdata[303]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[304]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[304]_i_2_n_0 ),
        .O(lbus_data[328]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[304]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [72]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[72]),
        .O(\axis_tdata[304]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[305]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [73]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[305]_i_2_n_0 ),
        .O(lbus_data[329]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[305]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [73]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [73]),
        .O(\axis_tdata[305]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[306]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [74]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[74]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[306]_i_2_n_0 ),
        .O(lbus_data[330]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[306]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [74]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [74]),
        .O(\axis_tdata[306]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[307]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[307]_i_2_n_0 ),
        .O(lbus_data[331]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[307]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[75]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [75]),
        .O(\axis_tdata[307]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[308]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[308]_i_2_n_0 ),
        .O(lbus_data[332]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[308]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[76]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [76]),
        .O(\axis_tdata[308]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[309]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[309]_i_2_n_0 ),
        .O(lbus_data[333]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[309]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [77]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[77]),
        .O(\axis_tdata[309]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[30]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[30]_i_2_n_0 ),
        .O(lbus_data[102]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[30]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [102]),
        .O(\axis_tdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[310]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[310]_i_2_n_0 ),
        .O(lbus_data[334]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[310]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [78]),
        .O(\axis_tdata[310]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[311]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [79]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[79]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[311]_i_2_n_0 ),
        .O(lbus_data[335]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[311]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [79]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [79]),
        .O(\axis_tdata[311]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[312]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[312]_i_2_n_0 ),
        .O(lbus_data[320]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[312]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [64]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[64]),
        .O(\axis_tdata[312]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[313]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [65]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[313]_i_2_n_0 ),
        .O(lbus_data[321]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[313]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [65]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [65]),
        .O(\axis_tdata[313]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[314]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [66]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[66]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[314]_i_2_n_0 ),
        .O(lbus_data[322]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[314]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [66]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [66]),
        .O(\axis_tdata[314]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[315]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[315]_i_2_n_0 ),
        .O(lbus_data[323]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[315]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[67]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [67]),
        .O(\axis_tdata[315]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[316]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[316]_i_2_n_0 ),
        .O(lbus_data[324]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[316]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[68]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [68]),
        .O(\axis_tdata[316]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[317]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[317]_i_2_n_0 ),
        .O(lbus_data[325]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[317]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [69]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[69]),
        .O(\axis_tdata[317]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[318]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[318]_i_2_n_0 ),
        .O(lbus_data[326]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[318]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [70]),
        .O(\axis_tdata[318]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[319]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [71]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[71]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[319]_i_2_n_0 ),
        .O(lbus_data[327]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[319]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [71]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [71]),
        .O(\axis_tdata[319]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[31]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [103]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[31]_i_2_n_0 ),
        .O(lbus_data[103]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[31]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [103]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [103]),
        .O(\axis_tdata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[320]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[320]_i_2_n_0 ),
        .O(lbus_data[312]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[320]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [56]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[56]),
        .O(\axis_tdata[320]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[321]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [57]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[321]_i_2_n_0 ),
        .O(lbus_data[313]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[321]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [57]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [57]),
        .O(\axis_tdata[321]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[322]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [58]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[58]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[322]_i_2_n_0 ),
        .O(lbus_data[314]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[322]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [58]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [58]),
        .O(\axis_tdata[322]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[323]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[323]_i_2_n_0 ),
        .O(lbus_data[315]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[323]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[59]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [59]),
        .O(\axis_tdata[323]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[324]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[324]_i_2_n_0 ),
        .O(lbus_data[316]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[324]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[60]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [60]),
        .O(\axis_tdata[324]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[325]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[325]_i_2_n_0 ),
        .O(lbus_data[317]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[325]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [61]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[61]),
        .O(\axis_tdata[325]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[326]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[326]_i_2_n_0 ),
        .O(lbus_data[318]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[326]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [62]),
        .O(\axis_tdata[326]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[327]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [63]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[63]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[327]_i_2_n_0 ),
        .O(lbus_data[319]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[327]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [63]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [63]),
        .O(\axis_tdata[327]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[328]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[328]_i_2_n_0 ),
        .O(lbus_data[304]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[328]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [48]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[48]),
        .O(\axis_tdata[328]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[329]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [49]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[329]_i_2_n_0 ),
        .O(lbus_data[305]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[329]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [49]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [49]),
        .O(\axis_tdata[329]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[32]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[32]_i_2_n_0 ),
        .O(lbus_data[88]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[32]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [88]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [88]),
        .O(\axis_tdata[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[330]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [50]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[50]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[330]_i_2_n_0 ),
        .O(lbus_data[306]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[330]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [50]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [50]),
        .O(\axis_tdata[330]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[331]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[331]_i_2_n_0 ),
        .O(lbus_data[307]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[331]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[51]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [51]),
        .O(\axis_tdata[331]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[332]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[332]_i_2_n_0 ),
        .O(lbus_data[308]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[332]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[52]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [52]),
        .O(\axis_tdata[332]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[333]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[333]_i_2_n_0 ),
        .O(lbus_data[309]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[333]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [53]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[53]),
        .O(\axis_tdata[333]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[334]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[334]_i_2_n_0 ),
        .O(lbus_data[310]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[334]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [54]),
        .O(\axis_tdata[334]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[335]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [55]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[55]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[335]_i_2_n_0 ),
        .O(lbus_data[311]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[335]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [55]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [55]),
        .O(\axis_tdata[335]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[336]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[336]_i_2_n_0 ),
        .O(lbus_data[296]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[336]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [40]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[40]),
        .O(\axis_tdata[336]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[337]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [41]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[337]_i_2_n_0 ),
        .O(lbus_data[297]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[337]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [41]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [41]),
        .O(\axis_tdata[337]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[338]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [42]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[42]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[338]_i_2_n_0 ),
        .O(lbus_data[298]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[338]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [42]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [42]),
        .O(\axis_tdata[338]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[339]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[339]_i_2_n_0 ),
        .O(lbus_data[299]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[339]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[43]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [43]),
        .O(\axis_tdata[339]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[33]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [89]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[33]_i_2_n_0 ),
        .O(lbus_data[89]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[33]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [89]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[89]),
        .O(\axis_tdata[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[340]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[340]_i_2_n_0 ),
        .O(lbus_data[300]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[340]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[44]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [44]),
        .O(\axis_tdata[340]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[341]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[341]_i_2_n_0 ),
        .O(lbus_data[301]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[341]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [45]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[45]),
        .O(\axis_tdata[341]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[342]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[342]_i_2_n_0 ),
        .O(lbus_data[302]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[342]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [46]),
        .O(\axis_tdata[342]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[343]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [47]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[47]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[343]_i_2_n_0 ),
        .O(lbus_data[303]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[343]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [47]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [47]),
        .O(\axis_tdata[343]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[344]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[344]_i_2_n_0 ),
        .O(lbus_data[288]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[344]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [32]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[32]),
        .O(\axis_tdata[344]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[345]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [33]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[345]_i_2_n_0 ),
        .O(lbus_data[289]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[345]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [33]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [33]),
        .O(\axis_tdata[345]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[346]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [34]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[34]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[346]_i_2_n_0 ),
        .O(lbus_data[290]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[346]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [34]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [34]),
        .O(\axis_tdata[346]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[347]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[347]_i_2_n_0 ),
        .O(lbus_data[291]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[347]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[35]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [35]),
        .O(\axis_tdata[347]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[348]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[348]_i_2_n_0 ),
        .O(lbus_data[292]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[348]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[36]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [36]),
        .O(\axis_tdata[348]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[349]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[349]_i_2_n_0 ),
        .O(lbus_data[293]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[349]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [37]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[37]),
        .O(\axis_tdata[349]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[34]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [90]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[34]_i_2_n_0 ),
        .O(lbus_data[90]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[34]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [90]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [90]),
        .O(\axis_tdata[34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[350]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[350]_i_2_n_0 ),
        .O(lbus_data[294]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[350]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [38]),
        .O(\axis_tdata[350]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[351]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [39]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[39]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[351]_i_2_n_0 ),
        .O(lbus_data[295]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[351]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [39]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [39]),
        .O(\axis_tdata[351]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[352]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[352]_i_2_n_0 ),
        .O(lbus_data[280]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[352]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [24]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[24]),
        .O(\axis_tdata[352]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[353]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [25]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[353]_i_2_n_0 ),
        .O(lbus_data[281]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[353]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [25]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [25]),
        .O(\axis_tdata[353]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[354]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [26]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[26]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[354]_i_2_n_0 ),
        .O(lbus_data[282]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[354]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [26]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [26]),
        .O(\axis_tdata[354]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[355]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[355]_i_2_n_0 ),
        .O(lbus_data[283]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[355]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[27]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [27]),
        .O(\axis_tdata[355]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[356]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[356]_i_2_n_0 ),
        .O(lbus_data[284]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[356]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[28]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [28]),
        .O(\axis_tdata[356]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[357]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[357]_i_2_n_0 ),
        .O(lbus_data[285]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[357]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [29]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[29]),
        .O(\axis_tdata[357]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[358]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[358]_i_2_n_0 ),
        .O(lbus_data[286]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[358]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [30]),
        .O(\axis_tdata[358]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[359]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [31]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[31]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[359]_i_2_n_0 ),
        .O(lbus_data[287]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[359]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [31]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [31]),
        .O(\axis_tdata[359]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[35]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[35]_i_2_n_0 ),
        .O(lbus_data[91]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[35]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [91]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [91]),
        .O(\axis_tdata[35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[360]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[360]_i_2_n_0 ),
        .O(lbus_data[272]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[360]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [16]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[16]),
        .O(\axis_tdata[360]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[361]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [17]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[361]_i_2_n_0 ),
        .O(lbus_data[273]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[361]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [17]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [17]),
        .O(\axis_tdata[361]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[362]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [18]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[18]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[362]_i_2_n_0 ),
        .O(lbus_data[274]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[362]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [18]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [18]),
        .O(\axis_tdata[362]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[363]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[363]_i_2_n_0 ),
        .O(lbus_data[275]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[363]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[19]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [19]),
        .O(\axis_tdata[363]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[364]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[364]_i_2_n_0 ),
        .O(lbus_data[276]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[364]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[20]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [20]),
        .O(\axis_tdata[364]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[365]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[365]_i_2_n_0 ),
        .O(lbus_data[277]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[365]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [21]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[21]),
        .O(\axis_tdata[365]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[366]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[366]_i_2_n_0 ),
        .O(lbus_data[278]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[366]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [22]),
        .O(\axis_tdata[366]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[367]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [23]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[23]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[367]_i_2_n_0 ),
        .O(lbus_data[279]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[367]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [23]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [23]),
        .O(\axis_tdata[367]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[368]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[368]_i_2_n_0 ),
        .O(lbus_data[264]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[368]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [8]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[8]),
        .O(\axis_tdata[368]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[369]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [9]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[369]_i_2_n_0 ),
        .O(lbus_data[265]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[369]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [9]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [9]),
        .O(\axis_tdata[369]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[36]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[36]_i_2_n_0 ),
        .O(lbus_data[92]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[36]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [92]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [92]),
        .O(\axis_tdata[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[370]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [10]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[10]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[370]_i_2_n_0 ),
        .O(lbus_data[266]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[370]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [10]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [10]),
        .O(\axis_tdata[370]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[371]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[371]_i_2_n_0 ),
        .O(lbus_data[267]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[371]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[11]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [11]),
        .O(\axis_tdata[371]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[372]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[372]_i_2_n_0 ),
        .O(lbus_data[268]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[372]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[12]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [12]),
        .O(\axis_tdata[372]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[373]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[373]_i_2_n_0 ),
        .O(lbus_data[269]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[373]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [13]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[13]),
        .O(\axis_tdata[373]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[374]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[374]_i_2_n_0 ),
        .O(lbus_data[270]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[374]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [14]),
        .O(\axis_tdata[374]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[375]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [15]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[15]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[375]_i_2_n_0 ),
        .O(lbus_data[271]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[375]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [15]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [15]),
        .O(\axis_tdata[375]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[376]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[376]_i_2_n_0 ),
        .O(lbus_data[256]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[376]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [0]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[0]),
        .O(\axis_tdata[376]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[377]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [1]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[377]_i_2_n_0 ),
        .O(lbus_data[257]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[377]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [1]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [1]),
        .O(\axis_tdata[377]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[378]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [2]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[2]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[378]_i_2_n_0 ),
        .O(lbus_data[258]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[378]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [2]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [2]),
        .O(\axis_tdata[378]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[379]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[379]_i_2_n_0 ),
        .O(lbus_data[259]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[379]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[3]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [3]),
        .O(\axis_tdata[379]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[37]_i_1 
       (.I0(dout[93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[37]_i_2_n_0 ),
        .O(lbus_data[93]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[37]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [93]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [93]),
        .O(\axis_tdata[37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[380]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[380]_i_2_n_0 ),
        .O(lbus_data[260]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[380]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[4]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [4]),
        .O(\axis_tdata[380]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[381]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[381]_i_2_n_0 ),
        .O(lbus_data[261]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[381]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [5]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[5]),
        .O(\axis_tdata[381]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[382]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[382]_i_2_n_0 ),
        .O(lbus_data[262]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[382]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [6]),
        .O(\axis_tdata[382]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[383]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [7]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[7]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[383]_i_2_n_0 ),
        .O(lbus_data[263]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[383]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [7]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [7]),
        .O(\axis_tdata[383]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[384]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[384]_i_2_n_0 ),
        .O(lbus_data[504]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[384]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [120]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [120]),
        .O(\axis_tdata[384]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[385]_i_1 
       (.I0(dout[121]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[385]_i_2_n_0 ),
        .O(lbus_data[505]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[385]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [121]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [121]),
        .O(\axis_tdata[385]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[386]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [122]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[122]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[386]_i_2_n_0 ),
        .O(lbus_data[506]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[386]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [122]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [122]),
        .O(\axis_tdata[386]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[387]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[387]_i_2_n_0 ),
        .O(lbus_data[507]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[387]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [123]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [123]),
        .O(\axis_tdata[387]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[388]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[388]_i_2_n_0 ),
        .O(lbus_data[508]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[388]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [124]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [124]),
        .O(\axis_tdata[388]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[389]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[389]_i_2_n_0 ),
        .O(lbus_data[509]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[389]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [125]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [125]),
        .O(\axis_tdata[389]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[38]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[38]_i_2_n_0 ),
        .O(lbus_data[94]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[38]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [94]),
        .O(\axis_tdata[38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[390]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[390]_i_2_n_0 ),
        .O(lbus_data[510]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[390]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [126]),
        .O(\axis_tdata[390]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[391]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [127]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[127]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[391]_i_2_n_0 ),
        .O(lbus_data[511]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[391]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [127]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [127]),
        .O(\axis_tdata[391]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[392]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[392]_i_2_n_0 ),
        .O(lbus_data[496]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[392]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [112]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [112]),
        .O(\axis_tdata[392]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[393]_i_1 
       (.I0(dout[113]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[393]_i_2_n_0 ),
        .O(lbus_data[497]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[393]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [113]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [113]),
        .O(\axis_tdata[393]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[394]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [114]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[114]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[394]_i_2_n_0 ),
        .O(lbus_data[498]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[394]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [114]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [114]),
        .O(\axis_tdata[394]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[395]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[395]_i_2_n_0 ),
        .O(lbus_data[499]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[395]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [115]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [115]),
        .O(\axis_tdata[395]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[396]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[396]_i_2_n_0 ),
        .O(lbus_data[500]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[396]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [116]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [116]),
        .O(\axis_tdata[396]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[397]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[397]_i_2_n_0 ),
        .O(lbus_data[501]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[397]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [117]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [117]),
        .O(\axis_tdata[397]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[398]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[398]_i_2_n_0 ),
        .O(lbus_data[502]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[398]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [118]),
        .O(\axis_tdata[398]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[399]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [119]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[119]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[399]_i_2_n_0 ),
        .O(lbus_data[503]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[399]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [119]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [119]),
        .O(\axis_tdata[399]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[39]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [95]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[39]_i_2_n_0 ),
        .O(lbus_data[95]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[39]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [95]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [95]),
        .O(\axis_tdata[39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[3]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[3]_i_2_n_0 ),
        .O(lbus_data[123]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[3]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [123]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [123]),
        .O(\axis_tdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[400]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[400]_i_2_n_0 ),
        .O(lbus_data[488]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[400]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [104]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [104]),
        .O(\axis_tdata[400]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[401]_i_1 
       (.I0(dout[105]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[401]_i_2_n_0 ),
        .O(lbus_data[489]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[401]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [105]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [105]),
        .O(\axis_tdata[401]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[402]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [106]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[106]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[402]_i_2_n_0 ),
        .O(lbus_data[490]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[402]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [106]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [106]),
        .O(\axis_tdata[402]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[403]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[403]_i_2_n_0 ),
        .O(lbus_data[491]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[403]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [107]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [107]),
        .O(\axis_tdata[403]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[404]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[404]_i_2_n_0 ),
        .O(lbus_data[492]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[404]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [108]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [108]),
        .O(\axis_tdata[404]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[405]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[405]_i_2_n_0 ),
        .O(lbus_data[493]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[405]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [109]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [109]),
        .O(\axis_tdata[405]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[406]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[406]_i_2_n_0 ),
        .O(lbus_data[494]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[406]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [110]),
        .O(\axis_tdata[406]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[407]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [111]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[111]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[407]_i_2_n_0 ),
        .O(lbus_data[495]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[407]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [111]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [111]),
        .O(\axis_tdata[407]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[408]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[408]_i_2_n_0 ),
        .O(lbus_data[480]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[408]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [96]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [96]),
        .O(\axis_tdata[408]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[409]_i_1 
       (.I0(dout[97]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[409]_i_2_n_0 ),
        .O(lbus_data[481]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[409]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [97]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [97]),
        .O(\axis_tdata[409]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[40]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[40]_i_2_n_0 ),
        .O(lbus_data[80]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[40]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [80]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [80]),
        .O(\axis_tdata[40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[410]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [98]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[98]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[410]_i_2_n_0 ),
        .O(lbus_data[482]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[410]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [98]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [98]),
        .O(\axis_tdata[410]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[411]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[411]_i_2_n_0 ),
        .O(lbus_data[483]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[411]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [99]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [99]),
        .O(\axis_tdata[411]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[412]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[412]_i_2_n_0 ),
        .O(lbus_data[484]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[412]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [100]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [100]),
        .O(\axis_tdata[412]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[413]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[413]_i_2_n_0 ),
        .O(lbus_data[485]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[413]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [101]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [101]),
        .O(\axis_tdata[413]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[414]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[414]_i_2_n_0 ),
        .O(lbus_data[486]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[414]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [102]),
        .O(\axis_tdata[414]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[415]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [103]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[103]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[415]_i_2_n_0 ),
        .O(lbus_data[487]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[415]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [103]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [103]),
        .O(\axis_tdata[415]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[416]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[416]_i_2_n_0 ),
        .O(lbus_data[472]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[416]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [88]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [88]),
        .O(\axis_tdata[416]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[417]_i_1 
       (.I0(dout[89]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[417]_i_2_n_0 ),
        .O(lbus_data[473]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[417]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [89]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [89]),
        .O(\axis_tdata[417]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[418]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [90]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[90]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[418]_i_2_n_0 ),
        .O(lbus_data[474]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[418]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [90]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [90]),
        .O(\axis_tdata[418]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[419]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[419]_i_2_n_0 ),
        .O(lbus_data[475]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[419]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [91]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [91]),
        .O(\axis_tdata[419]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[41]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [81]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[41]_i_2_n_0 ),
        .O(lbus_data[81]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[41]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [81]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[81]),
        .O(\axis_tdata[41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[420]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[420]_i_2_n_0 ),
        .O(lbus_data[476]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[420]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [92]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [92]),
        .O(\axis_tdata[420]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[421]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[421]_i_2_n_0 ),
        .O(lbus_data[477]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[421]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [93]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [93]),
        .O(\axis_tdata[421]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[422]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[422]_i_2_n_0 ),
        .O(lbus_data[478]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[422]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [94]),
        .O(\axis_tdata[422]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[423]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [95]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[95]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[423]_i_2_n_0 ),
        .O(lbus_data[479]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[423]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [95]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [95]),
        .O(\axis_tdata[423]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[424]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[424]_i_2_n_0 ),
        .O(lbus_data[464]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[424]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [80]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [80]),
        .O(\axis_tdata[424]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[425]_i_1 
       (.I0(dout[81]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[425]_i_2_n_0 ),
        .O(lbus_data[465]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[425]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [81]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [81]),
        .O(\axis_tdata[425]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[426]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [82]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[82]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[426]_i_2_n_0 ),
        .O(lbus_data[466]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[426]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [82]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [82]),
        .O(\axis_tdata[426]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[427]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[427]_i_2_n_0 ),
        .O(lbus_data[467]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[427]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [83]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [83]),
        .O(\axis_tdata[427]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[428]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[428]_i_2_n_0 ),
        .O(lbus_data[468]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[428]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [84]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [84]),
        .O(\axis_tdata[428]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[429]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[429]_i_2_n_0 ),
        .O(lbus_data[469]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[429]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [85]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [85]),
        .O(\axis_tdata[429]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[42]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [82]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[42]_i_2_n_0 ),
        .O(lbus_data[82]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[42]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [82]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [82]),
        .O(\axis_tdata[42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[430]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[430]_i_2_n_0 ),
        .O(lbus_data[470]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[430]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [86]),
        .O(\axis_tdata[430]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[431]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [87]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[87]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[431]_i_2_n_0 ),
        .O(lbus_data[471]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[431]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [87]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [87]),
        .O(\axis_tdata[431]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[432]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[432]_i_2_n_0 ),
        .O(lbus_data[456]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[432]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [72]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [72]),
        .O(\axis_tdata[432]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[433]_i_1 
       (.I0(dout[73]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[433]_i_2_n_0 ),
        .O(lbus_data[457]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[433]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [73]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [73]),
        .O(\axis_tdata[433]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[434]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [74]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[74]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[434]_i_2_n_0 ),
        .O(lbus_data[458]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[434]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [74]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [74]),
        .O(\axis_tdata[434]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[435]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[435]_i_2_n_0 ),
        .O(lbus_data[459]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[435]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [75]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [75]),
        .O(\axis_tdata[435]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[436]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[436]_i_2_n_0 ),
        .O(lbus_data[460]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[436]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [76]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [76]),
        .O(\axis_tdata[436]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[437]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[437]_i_2_n_0 ),
        .O(lbus_data[461]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[437]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [77]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [77]),
        .O(\axis_tdata[437]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[438]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[438]_i_2_n_0 ),
        .O(lbus_data[462]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[438]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [78]),
        .O(\axis_tdata[438]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[439]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [79]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[79]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[439]_i_2_n_0 ),
        .O(lbus_data[463]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[439]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [79]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [79]),
        .O(\axis_tdata[439]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[43]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[43]_i_2_n_0 ),
        .O(lbus_data[83]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[43]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [83]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [83]),
        .O(\axis_tdata[43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[440]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[440]_i_2_n_0 ),
        .O(lbus_data[448]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[440]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [64]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [64]),
        .O(\axis_tdata[440]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[441]_i_1 
       (.I0(dout[65]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[441]_i_2_n_0 ),
        .O(lbus_data[449]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[441]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [65]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [65]),
        .O(\axis_tdata[441]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[442]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [66]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[66]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[442]_i_2_n_0 ),
        .O(lbus_data[450]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[442]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [66]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [66]),
        .O(\axis_tdata[442]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[443]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[443]_i_2_n_0 ),
        .O(lbus_data[451]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[443]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [67]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [67]),
        .O(\axis_tdata[443]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[444]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[444]_i_2_n_0 ),
        .O(lbus_data[452]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[444]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [68]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [68]),
        .O(\axis_tdata[444]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[445]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[445]_i_2_n_0 ),
        .O(lbus_data[453]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[445]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [69]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [69]),
        .O(\axis_tdata[445]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[446]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[446]_i_2_n_0 ),
        .O(lbus_data[454]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[446]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [70]),
        .O(\axis_tdata[446]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[447]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [71]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[71]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[447]_i_2_n_0 ),
        .O(lbus_data[455]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[447]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [71]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [71]),
        .O(\axis_tdata[447]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[448]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[448]_i_2_n_0 ),
        .O(lbus_data[440]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[448]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [56]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [56]),
        .O(\axis_tdata[448]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[449]_i_1 
       (.I0(dout[57]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[449]_i_2_n_0 ),
        .O(lbus_data[441]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[449]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [57]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [57]),
        .O(\axis_tdata[449]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[44]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[44]_i_2_n_0 ),
        .O(lbus_data[84]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[44]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [84]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [84]),
        .O(\axis_tdata[44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[450]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [58]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[58]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[450]_i_2_n_0 ),
        .O(lbus_data[442]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[450]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [58]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [58]),
        .O(\axis_tdata[450]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[451]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[451]_i_2_n_0 ),
        .O(lbus_data[443]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[451]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [59]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [59]),
        .O(\axis_tdata[451]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[452]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[452]_i_2_n_0 ),
        .O(lbus_data[444]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[452]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [60]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [60]),
        .O(\axis_tdata[452]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[453]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[453]_i_2_n_0 ),
        .O(lbus_data[445]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[453]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [61]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [61]),
        .O(\axis_tdata[453]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[454]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[454]_i_2_n_0 ),
        .O(lbus_data[446]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[454]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [62]),
        .O(\axis_tdata[454]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[455]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [63]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[63]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[455]_i_2_n_0 ),
        .O(lbus_data[447]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[455]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [63]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [63]),
        .O(\axis_tdata[455]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[456]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[456]_i_2_n_0 ),
        .O(lbus_data[432]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[456]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [48]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [48]),
        .O(\axis_tdata[456]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[457]_i_1 
       (.I0(dout[49]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[457]_i_2_n_0 ),
        .O(lbus_data[433]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[457]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [49]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [49]),
        .O(\axis_tdata[457]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[458]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [50]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[50]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[458]_i_2_n_0 ),
        .O(lbus_data[434]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[458]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [50]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [50]),
        .O(\axis_tdata[458]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[459]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[459]_i_2_n_0 ),
        .O(lbus_data[435]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[459]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [51]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [51]),
        .O(\axis_tdata[459]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[45]_i_1 
       (.I0(dout[85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[45]_i_2_n_0 ),
        .O(lbus_data[85]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[45]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [85]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [85]),
        .O(\axis_tdata[45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[460]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[460]_i_2_n_0 ),
        .O(lbus_data[436]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[460]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [52]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [52]),
        .O(\axis_tdata[460]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[461]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[461]_i_2_n_0 ),
        .O(lbus_data[437]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[461]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [53]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [53]),
        .O(\axis_tdata[461]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[462]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[462]_i_2_n_0 ),
        .O(lbus_data[438]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[462]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [54]),
        .O(\axis_tdata[462]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[463]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [55]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[55]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[463]_i_2_n_0 ),
        .O(lbus_data[439]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[463]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [55]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [55]),
        .O(\axis_tdata[463]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[464]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[464]_i_2_n_0 ),
        .O(lbus_data[424]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[464]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [40]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [40]),
        .O(\axis_tdata[464]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[465]_i_1 
       (.I0(dout[41]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[465]_i_2_n_0 ),
        .O(lbus_data[425]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[465]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [41]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [41]),
        .O(\axis_tdata[465]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[466]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [42]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[42]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[466]_i_2_n_0 ),
        .O(lbus_data[426]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[466]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [42]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [42]),
        .O(\axis_tdata[466]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[467]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[467]_i_2_n_0 ),
        .O(lbus_data[427]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[467]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [43]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [43]),
        .O(\axis_tdata[467]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[468]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[468]_i_2_n_0 ),
        .O(lbus_data[428]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[468]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [44]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [44]),
        .O(\axis_tdata[468]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[469]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[469]_i_2_n_0 ),
        .O(lbus_data[429]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[469]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [45]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [45]),
        .O(\axis_tdata[469]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[46]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[46]_i_2_n_0 ),
        .O(lbus_data[86]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[46]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [86]),
        .O(\axis_tdata[46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[470]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[470]_i_2_n_0 ),
        .O(lbus_data[430]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[470]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [46]),
        .O(\axis_tdata[470]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[471]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [47]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[47]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[471]_i_2_n_0 ),
        .O(lbus_data[431]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[471]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [47]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [47]),
        .O(\axis_tdata[471]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[472]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[472]_i_2_n_0 ),
        .O(lbus_data[416]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[472]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [32]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [32]),
        .O(\axis_tdata[472]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[473]_i_1 
       (.I0(dout[33]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[473]_i_2_n_0 ),
        .O(lbus_data[417]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[473]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [33]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [33]),
        .O(\axis_tdata[473]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[474]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [34]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[34]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[474]_i_2_n_0 ),
        .O(lbus_data[418]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[474]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [34]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [34]),
        .O(\axis_tdata[474]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[475]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[475]_i_2_n_0 ),
        .O(lbus_data[419]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[475]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [35]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [35]),
        .O(\axis_tdata[475]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[476]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[476]_i_2_n_0 ),
        .O(lbus_data[420]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[476]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [36]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [36]),
        .O(\axis_tdata[476]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[477]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[477]_i_2_n_0 ),
        .O(lbus_data[421]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[477]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [37]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [37]),
        .O(\axis_tdata[477]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[478]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[478]_i_2_n_0 ),
        .O(lbus_data[422]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[478]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [38]),
        .O(\axis_tdata[478]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[479]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [39]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[39]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[479]_i_2_n_0 ),
        .O(lbus_data[423]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[479]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [39]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [39]),
        .O(\axis_tdata[479]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[47]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [87]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[47]_i_2_n_0 ),
        .O(lbus_data[87]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[47]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [87]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [87]),
        .O(\axis_tdata[47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[480]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[480]_i_2_n_0 ),
        .O(lbus_data[408]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[480]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [24]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [24]),
        .O(\axis_tdata[480]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[481]_i_1 
       (.I0(dout[25]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[481]_i_2_n_0 ),
        .O(lbus_data[409]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[481]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [25]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [25]),
        .O(\axis_tdata[481]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[482]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [26]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[26]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[482]_i_2_n_0 ),
        .O(lbus_data[410]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[482]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [26]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [26]),
        .O(\axis_tdata[482]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[483]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[483]_i_2_n_0 ),
        .O(lbus_data[411]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[483]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [27]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [27]),
        .O(\axis_tdata[483]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[484]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[484]_i_2_n_0 ),
        .O(lbus_data[412]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[484]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [28]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [28]),
        .O(\axis_tdata[484]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[485]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[485]_i_2_n_0 ),
        .O(lbus_data[413]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[485]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [29]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [29]),
        .O(\axis_tdata[485]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[486]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[486]_i_2_n_0 ),
        .O(lbus_data[414]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[486]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [30]),
        .O(\axis_tdata[486]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[487]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [31]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[31]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[487]_i_2_n_0 ),
        .O(lbus_data[415]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[487]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [31]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [31]),
        .O(\axis_tdata[487]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[488]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[488]_i_2_n_0 ),
        .O(lbus_data[400]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[488]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [16]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [16]),
        .O(\axis_tdata[488]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[489]_i_1 
       (.I0(dout[17]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[489]_i_2_n_0 ),
        .O(lbus_data[401]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[489]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [17]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [17]),
        .O(\axis_tdata[489]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[48]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[48]_i_2_n_0 ),
        .O(lbus_data[72]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[48]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [72]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [72]),
        .O(\axis_tdata[48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[490]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [18]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[18]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[490]_i_2_n_0 ),
        .O(lbus_data[402]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[490]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [18]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [18]),
        .O(\axis_tdata[490]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[491]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[491]_i_2_n_0 ),
        .O(lbus_data[403]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[491]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [19]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [19]),
        .O(\axis_tdata[491]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[492]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[492]_i_2_n_0 ),
        .O(lbus_data[404]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[492]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [20]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [20]),
        .O(\axis_tdata[492]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[493]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[493]_i_2_n_0 ),
        .O(lbus_data[405]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[493]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [21]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [21]),
        .O(\axis_tdata[493]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[494]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[494]_i_2_n_0 ),
        .O(lbus_data[406]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[494]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [22]),
        .O(\axis_tdata[494]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[495]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [23]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[23]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[495]_i_2_n_0 ),
        .O(lbus_data[407]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[495]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [23]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [23]),
        .O(\axis_tdata[495]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[496]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[496]_i_2_n_0 ),
        .O(lbus_data[392]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[496]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [8]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [8]),
        .O(\axis_tdata[496]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[497]_i_1 
       (.I0(dout[9]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[497]_i_2_n_0 ),
        .O(lbus_data[393]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[497]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [9]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [9]),
        .O(\axis_tdata[497]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[498]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [10]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[10]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[498]_i_2_n_0 ),
        .O(lbus_data[394]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[498]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [10]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [10]),
        .O(\axis_tdata[498]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[499]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[499]_i_2_n_0 ),
        .O(lbus_data[395]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[499]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [11]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [11]),
        .O(\axis_tdata[499]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[49]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [73]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[49]_i_2_n_0 ),
        .O(lbus_data[73]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[49]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [73]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[73]),
        .O(\axis_tdata[49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[4]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[4]_i_2_n_0 ),
        .O(lbus_data[124]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[4]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [124]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [124]),
        .O(\axis_tdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[500]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[500]_i_2_n_0 ),
        .O(lbus_data[396]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[500]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [12]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [12]),
        .O(\axis_tdata[500]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[501]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[501]_i_2_n_0 ),
        .O(lbus_data[397]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[501]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [13]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [13]),
        .O(\axis_tdata[501]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[502]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[502]_i_2_n_0 ),
        .O(lbus_data[398]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[502]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [14]),
        .O(\axis_tdata[502]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[503]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [15]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[15]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[503]_i_2_n_0 ),
        .O(lbus_data[399]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[503]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [15]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [15]),
        .O(\axis_tdata[503]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[504]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[504]_i_2_n_0 ),
        .O(lbus_data[384]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[504]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [0]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [0]),
        .O(\axis_tdata[504]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[505]_i_1 
       (.I0(dout[1]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[505]_i_4_n_0 ),
        .O(lbus_data[385]));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[505]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_12 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[505]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[505]_i_4 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [1]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [1]),
        .O(\axis_tdata[505]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[506]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [2]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[2]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[506]_i_2_n_0 ),
        .O(lbus_data[386]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[506]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [2]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [2]),
        .O(\axis_tdata[506]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[507]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[507]_i_2_n_0 ),
        .O(lbus_data[387]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[507]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [3]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [3]),
        .O(\axis_tdata[507]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[508]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[508]_i_2_n_0 ),
        .O(lbus_data[388]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[508]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [4]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [4]),
        .O(\axis_tdata[508]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[509]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[509]_i_2_n_0 ),
        .O(lbus_data[389]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[509]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [5]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [5]),
        .O(\axis_tdata[509]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[50]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [74]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[50]_i_2_n_0 ),
        .O(lbus_data[74]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[50]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [74]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [74]),
        .O(\axis_tdata[50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[510]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[510]_i_2_n_0 ),
        .O(lbus_data[390]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[510]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [6]),
        .O(\axis_tdata[510]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[511]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [7]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[7]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[511]_i_4_n_0 ),
        .O(lbus_data[391]));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[511]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axis_tdata[511]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[511]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\axis_tdata[511]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[511]_i_4 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [7]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [7]),
        .O(\axis_tdata[511]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[51]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[51]_i_2_n_0 ),
        .O(lbus_data[75]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[51]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [75]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [75]),
        .O(\axis_tdata[51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[52]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[52]_i_2_n_0 ),
        .O(lbus_data[76]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[52]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [76]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [76]),
        .O(\axis_tdata[52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[53]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[53]_i_2_n_0 ),
        .O(lbus_data[77]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[53]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [77]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [77]),
        .O(\axis_tdata[53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[54]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[54]_i_2_n_0 ),
        .O(lbus_data[78]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[54]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [78]),
        .O(\axis_tdata[54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[55]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [79]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[55]_i_2_n_0 ),
        .O(lbus_data[79]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[55]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [79]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [79]),
        .O(\axis_tdata[55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[56]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[56]_i_2_n_0 ),
        .O(lbus_data[64]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[56]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [64]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [64]),
        .O(\axis_tdata[56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[57]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [65]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[57]_i_2_n_0 ),
        .O(lbus_data[65]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[57]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [65]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[65]),
        .O(\axis_tdata[57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[58]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [66]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[58]_i_2_n_0 ),
        .O(lbus_data[66]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[58]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [66]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [66]),
        .O(\axis_tdata[58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[59]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[59]_i_2_n_0 ),
        .O(lbus_data[67]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[59]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [67]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [67]),
        .O(\axis_tdata[59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[5]_i_1 
       (.I0(dout[125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[5]_i_2_n_0 ),
        .O(lbus_data[125]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[5]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [125]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [125]),
        .O(\axis_tdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[60]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[60]_i_2_n_0 ),
        .O(lbus_data[68]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[60]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [68]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [68]),
        .O(\axis_tdata[60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[61]_i_1 
       (.I0(dout[69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[61]_i_2_n_0 ),
        .O(lbus_data[69]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[61]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [69]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [69]),
        .O(\axis_tdata[61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[62]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[62]_i_2_n_0 ),
        .O(lbus_data[70]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[62]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [70]),
        .O(\axis_tdata[62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[63]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [71]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[63]_i_2_n_0 ),
        .O(lbus_data[71]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[63]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [71]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [71]),
        .O(\axis_tdata[63]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[64]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[64]_i_2_n_0 ),
        .O(lbus_data[56]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[64]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [56]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [56]),
        .O(\axis_tdata[64]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[65]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [57]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[65]_i_2_n_0 ),
        .O(lbus_data[57]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[65]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [57]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[57]),
        .O(\axis_tdata[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[66]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [58]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[66]_i_2_n_0 ),
        .O(lbus_data[58]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[66]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [58]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [58]),
        .O(\axis_tdata[66]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[67]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[67]_i_2_n_0 ),
        .O(lbus_data[59]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[67]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [59]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [59]),
        .O(\axis_tdata[67]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[68]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[68]_i_2_n_0 ),
        .O(lbus_data[60]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[68]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [60]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [60]),
        .O(\axis_tdata[68]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[69]_i_1 
       (.I0(dout[61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[69]_i_2_n_0 ),
        .O(lbus_data[61]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[69]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [61]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [61]),
        .O(\axis_tdata[69]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[6]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[6]_i_2_n_0 ),
        .O(lbus_data[126]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[6]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [126]),
        .O(\axis_tdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[70]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[70]_i_2_n_0 ),
        .O(lbus_data[62]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[70]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [62]),
        .O(\axis_tdata[70]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[71]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [63]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[71]_i_2_n_0 ),
        .O(lbus_data[63]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[71]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [63]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [63]),
        .O(\axis_tdata[71]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[72]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[72]_i_2_n_0 ),
        .O(lbus_data[48]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[72]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [48]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [48]),
        .O(\axis_tdata[72]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[73]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [49]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[73]_i_2_n_0 ),
        .O(lbus_data[49]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[73]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [49]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[49]),
        .O(\axis_tdata[73]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[74]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [50]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[74]_i_2_n_0 ),
        .O(lbus_data[50]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[74]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [50]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [50]),
        .O(\axis_tdata[74]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[75]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[75]_i_2_n_0 ),
        .O(lbus_data[51]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[75]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [51]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [51]),
        .O(\axis_tdata[75]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[76]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[76]_i_2_n_0 ),
        .O(lbus_data[52]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[76]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [52]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [52]),
        .O(\axis_tdata[76]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[77]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[77]_i_2_n_0 ),
        .O(lbus_data[53]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[77]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [53]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [53]),
        .O(\axis_tdata[77]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[78]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[78]_i_2_n_0 ),
        .O(lbus_data[54]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[78]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [54]),
        .O(\axis_tdata[78]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[79]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [55]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[79]_i_2_n_0 ),
        .O(lbus_data[55]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[79]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [55]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [55]),
        .O(\axis_tdata[79]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[7]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [127]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[7]_i_2_n_0 ),
        .O(lbus_data[127]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[7]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [127]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [127]),
        .O(\axis_tdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[80]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[80]_i_2_n_0 ),
        .O(lbus_data[40]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[80]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [40]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [40]),
        .O(\axis_tdata[80]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[81]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [41]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[81]_i_2_n_0 ),
        .O(lbus_data[41]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[81]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [41]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[41]),
        .O(\axis_tdata[81]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[82]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [42]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[82]_i_2_n_0 ),
        .O(lbus_data[42]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[82]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [42]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [42]),
        .O(\axis_tdata[82]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[83]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[83]_i_2_n_0 ),
        .O(lbus_data[43]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[83]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [43]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [43]),
        .O(\axis_tdata[83]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[84]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[84]_i_2_n_0 ),
        .O(lbus_data[44]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[84]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [44]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [44]),
        .O(\axis_tdata[84]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[85]_i_1 
       (.I0(dout[45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[85]_i_2_n_0 ),
        .O(lbus_data[45]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[85]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [45]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [45]),
        .O(\axis_tdata[85]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[86]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[86]_i_2_n_0 ),
        .O(lbus_data[46]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[86]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [46]),
        .O(\axis_tdata[86]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[87]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [47]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[87]_i_2_n_0 ),
        .O(lbus_data[47]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[87]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [47]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [47]),
        .O(\axis_tdata[87]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[88]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[88]_i_2_n_0 ),
        .O(lbus_data[32]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[88]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [32]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [32]),
        .O(\axis_tdata[88]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[89]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [33]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[89]_i_2_n_0 ),
        .O(lbus_data[33]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[89]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [33]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[33]),
        .O(\axis_tdata[89]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[8]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[8]_i_2_n_0 ),
        .O(lbus_data[112]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[8]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [112]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [112]),
        .O(\axis_tdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[90]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [34]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[90]_i_2_n_0 ),
        .O(lbus_data[34]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[90]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [34]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [34]),
        .O(\axis_tdata[90]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[91]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[91]_i_2_n_0 ),
        .O(lbus_data[35]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[91]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [35]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [35]),
        .O(\axis_tdata[91]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[92]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[92]_i_2_n_0 ),
        .O(lbus_data[36]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[92]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [36]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [36]),
        .O(\axis_tdata[92]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[93]_i_1 
       (.I0(dout[37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[93]_i_2_n_0 ),
        .O(lbus_data[37]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[93]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [37]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [37]),
        .O(\axis_tdata[93]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[94]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[94]_i_2_n_0 ),
        .O(lbus_data[38]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[94]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [38]),
        .O(\axis_tdata[94]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[95]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [39]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[95]_i_2_n_0 ),
        .O(lbus_data[39]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[95]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [39]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [39]),
        .O(\axis_tdata[95]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[96]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[96]_i_2_n_0 ),
        .O(lbus_data[24]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[96]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [24]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [24]),
        .O(\axis_tdata[96]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[97]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [25]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[97]_i_2_n_0 ),
        .O(lbus_data[25]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[97]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [25]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[25]),
        .O(\axis_tdata[97]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[98]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [26]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[98]_i_2_n_0 ),
        .O(lbus_data[26]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[98]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [26]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [26]),
        .O(\axis_tdata[98]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[99]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[99]_i_2_n_0 ),
        .O(lbus_data[27]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[99]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [27]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [27]),
        .O(\axis_tdata[99]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[9]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [113]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[9]_i_2_n_0 ),
        .O(lbus_data[113]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[9]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [113]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[113]),
        .O(\axis_tdata[9]_i_2_n_0 ));
  FDRE \axis_tdata_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[120]),
        .Q(rx_axis_tdata[0]),
        .R(1'b0));
  FDRE \axis_tdata_reg[100] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[28]),
        .Q(rx_axis_tdata[100]),
        .R(1'b0));
  FDRE \axis_tdata_reg[101] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[29]),
        .Q(rx_axis_tdata[101]),
        .R(1'b0));
  FDRE \axis_tdata_reg[102] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[30]),
        .Q(rx_axis_tdata[102]),
        .R(1'b0));
  FDRE \axis_tdata_reg[103] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[31]),
        .Q(rx_axis_tdata[103]),
        .R(1'b0));
  FDRE \axis_tdata_reg[104] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[16]),
        .Q(rx_axis_tdata[104]),
        .R(1'b0));
  FDRE \axis_tdata_reg[105] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[17]),
        .Q(rx_axis_tdata[105]),
        .R(1'b0));
  FDRE \axis_tdata_reg[106] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[18]),
        .Q(rx_axis_tdata[106]),
        .R(1'b0));
  FDRE \axis_tdata_reg[107] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[19]),
        .Q(rx_axis_tdata[107]),
        .R(1'b0));
  FDRE \axis_tdata_reg[108] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[20]),
        .Q(rx_axis_tdata[108]),
        .R(1'b0));
  FDRE \axis_tdata_reg[109] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[21]),
        .Q(rx_axis_tdata[109]),
        .R(1'b0));
  FDRE \axis_tdata_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[114]),
        .Q(rx_axis_tdata[10]),
        .R(1'b0));
  FDRE \axis_tdata_reg[110] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[22]),
        .Q(rx_axis_tdata[110]),
        .R(1'b0));
  FDRE \axis_tdata_reg[111] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[23]),
        .Q(rx_axis_tdata[111]),
        .R(1'b0));
  FDRE \axis_tdata_reg[112] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[8]),
        .Q(rx_axis_tdata[112]),
        .R(1'b0));
  FDRE \axis_tdata_reg[113] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[9]),
        .Q(rx_axis_tdata[113]),
        .R(1'b0));
  FDRE \axis_tdata_reg[114] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[10]),
        .Q(rx_axis_tdata[114]),
        .R(1'b0));
  FDRE \axis_tdata_reg[115] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[11]),
        .Q(rx_axis_tdata[115]),
        .R(1'b0));
  FDRE \axis_tdata_reg[116] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[12]),
        .Q(rx_axis_tdata[116]),
        .R(1'b0));
  FDRE \axis_tdata_reg[117] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[13]),
        .Q(rx_axis_tdata[117]),
        .R(1'b0));
  FDRE \axis_tdata_reg[118] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[14]),
        .Q(rx_axis_tdata[118]),
        .R(1'b0));
  FDRE \axis_tdata_reg[119] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[15]),
        .Q(rx_axis_tdata[119]),
        .R(1'b0));
  FDRE \axis_tdata_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[115]),
        .Q(rx_axis_tdata[11]),
        .R(1'b0));
  FDRE \axis_tdata_reg[120] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[0]),
        .Q(rx_axis_tdata[120]),
        .R(1'b0));
  FDRE \axis_tdata_reg[121] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[1]),
        .Q(rx_axis_tdata[121]),
        .R(1'b0));
  FDRE \axis_tdata_reg[122] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[2]),
        .Q(rx_axis_tdata[122]),
        .R(1'b0));
  FDRE \axis_tdata_reg[123] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[3]),
        .Q(rx_axis_tdata[123]),
        .R(1'b0));
  FDRE \axis_tdata_reg[124] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[4]),
        .Q(rx_axis_tdata[124]),
        .R(1'b0));
  FDRE \axis_tdata_reg[125] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[5]),
        .Q(rx_axis_tdata[125]),
        .R(1'b0));
  FDRE \axis_tdata_reg[126] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[6]),
        .Q(rx_axis_tdata[126]),
        .R(1'b0));
  FDRE \axis_tdata_reg[127] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[7]),
        .Q(rx_axis_tdata[127]),
        .R(1'b0));
  FDRE \axis_tdata_reg[128] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[248]),
        .Q(rx_axis_tdata[128]),
        .R(1'b0));
  FDRE \axis_tdata_reg[129] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[249]),
        .Q(rx_axis_tdata[129]),
        .R(1'b0));
  FDRE \axis_tdata_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[116]),
        .Q(rx_axis_tdata[12]),
        .R(1'b0));
  FDRE \axis_tdata_reg[130] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[250]),
        .Q(rx_axis_tdata[130]),
        .R(1'b0));
  FDRE \axis_tdata_reg[131] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[251]),
        .Q(rx_axis_tdata[131]),
        .R(1'b0));
  FDRE \axis_tdata_reg[132] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[252]),
        .Q(rx_axis_tdata[132]),
        .R(1'b0));
  FDRE \axis_tdata_reg[133] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[253]),
        .Q(rx_axis_tdata[133]),
        .R(1'b0));
  FDRE \axis_tdata_reg[134] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[254]),
        .Q(rx_axis_tdata[134]),
        .R(1'b0));
  FDRE \axis_tdata_reg[135] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[255]),
        .Q(rx_axis_tdata[135]),
        .R(1'b0));
  FDRE \axis_tdata_reg[136] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[240]),
        .Q(rx_axis_tdata[136]),
        .R(1'b0));
  FDRE \axis_tdata_reg[137] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[241]),
        .Q(rx_axis_tdata[137]),
        .R(1'b0));
  FDRE \axis_tdata_reg[138] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[242]),
        .Q(rx_axis_tdata[138]),
        .R(1'b0));
  FDRE \axis_tdata_reg[139] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[243]),
        .Q(rx_axis_tdata[139]),
        .R(1'b0));
  FDRE \axis_tdata_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[117]),
        .Q(rx_axis_tdata[13]),
        .R(1'b0));
  FDRE \axis_tdata_reg[140] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[244]),
        .Q(rx_axis_tdata[140]),
        .R(1'b0));
  FDRE \axis_tdata_reg[141] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[245]),
        .Q(rx_axis_tdata[141]),
        .R(1'b0));
  FDRE \axis_tdata_reg[142] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[246]),
        .Q(rx_axis_tdata[142]),
        .R(1'b0));
  FDRE \axis_tdata_reg[143] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[247]),
        .Q(rx_axis_tdata[143]),
        .R(1'b0));
  FDRE \axis_tdata_reg[144] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[232]),
        .Q(rx_axis_tdata[144]),
        .R(1'b0));
  FDRE \axis_tdata_reg[145] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[233]),
        .Q(rx_axis_tdata[145]),
        .R(1'b0));
  FDRE \axis_tdata_reg[146] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[234]),
        .Q(rx_axis_tdata[146]),
        .R(1'b0));
  FDRE \axis_tdata_reg[147] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[235]),
        .Q(rx_axis_tdata[147]),
        .R(1'b0));
  FDRE \axis_tdata_reg[148] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[236]),
        .Q(rx_axis_tdata[148]),
        .R(1'b0));
  FDRE \axis_tdata_reg[149] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[237]),
        .Q(rx_axis_tdata[149]),
        .R(1'b0));
  FDRE \axis_tdata_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[118]),
        .Q(rx_axis_tdata[14]),
        .R(1'b0));
  FDRE \axis_tdata_reg[150] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[238]),
        .Q(rx_axis_tdata[150]),
        .R(1'b0));
  FDRE \axis_tdata_reg[151] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[239]),
        .Q(rx_axis_tdata[151]),
        .R(1'b0));
  FDRE \axis_tdata_reg[152] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[224]),
        .Q(rx_axis_tdata[152]),
        .R(1'b0));
  FDRE \axis_tdata_reg[153] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[225]),
        .Q(rx_axis_tdata[153]),
        .R(1'b0));
  FDRE \axis_tdata_reg[154] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[226]),
        .Q(rx_axis_tdata[154]),
        .R(1'b0));
  FDRE \axis_tdata_reg[155] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[227]),
        .Q(rx_axis_tdata[155]),
        .R(1'b0));
  FDRE \axis_tdata_reg[156] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[228]),
        .Q(rx_axis_tdata[156]),
        .R(1'b0));
  FDRE \axis_tdata_reg[157] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[229]),
        .Q(rx_axis_tdata[157]),
        .R(1'b0));
  FDRE \axis_tdata_reg[158] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[230]),
        .Q(rx_axis_tdata[158]),
        .R(1'b0));
  FDRE \axis_tdata_reg[159] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[231]),
        .Q(rx_axis_tdata[159]),
        .R(1'b0));
  FDRE \axis_tdata_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[119]),
        .Q(rx_axis_tdata[15]),
        .R(1'b0));
  FDRE \axis_tdata_reg[160] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[216]),
        .Q(rx_axis_tdata[160]),
        .R(1'b0));
  FDRE \axis_tdata_reg[161] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[217]),
        .Q(rx_axis_tdata[161]),
        .R(1'b0));
  FDRE \axis_tdata_reg[162] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[218]),
        .Q(rx_axis_tdata[162]),
        .R(1'b0));
  FDRE \axis_tdata_reg[163] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[219]),
        .Q(rx_axis_tdata[163]),
        .R(1'b0));
  FDRE \axis_tdata_reg[164] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[220]),
        .Q(rx_axis_tdata[164]),
        .R(1'b0));
  FDRE \axis_tdata_reg[165] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[221]),
        .Q(rx_axis_tdata[165]),
        .R(1'b0));
  FDRE \axis_tdata_reg[166] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[222]),
        .Q(rx_axis_tdata[166]),
        .R(1'b0));
  FDRE \axis_tdata_reg[167] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[223]),
        .Q(rx_axis_tdata[167]),
        .R(1'b0));
  FDRE \axis_tdata_reg[168] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[208]),
        .Q(rx_axis_tdata[168]),
        .R(1'b0));
  FDRE \axis_tdata_reg[169] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[209]),
        .Q(rx_axis_tdata[169]),
        .R(1'b0));
  FDRE \axis_tdata_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[104]),
        .Q(rx_axis_tdata[16]),
        .R(1'b0));
  FDRE \axis_tdata_reg[170] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[210]),
        .Q(rx_axis_tdata[170]),
        .R(1'b0));
  FDRE \axis_tdata_reg[171] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[211]),
        .Q(rx_axis_tdata[171]),
        .R(1'b0));
  FDRE \axis_tdata_reg[172] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[212]),
        .Q(rx_axis_tdata[172]),
        .R(1'b0));
  FDRE \axis_tdata_reg[173] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[213]),
        .Q(rx_axis_tdata[173]),
        .R(1'b0));
  FDRE \axis_tdata_reg[174] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[214]),
        .Q(rx_axis_tdata[174]),
        .R(1'b0));
  FDRE \axis_tdata_reg[175] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[215]),
        .Q(rx_axis_tdata[175]),
        .R(1'b0));
  FDRE \axis_tdata_reg[176] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[200]),
        .Q(rx_axis_tdata[176]),
        .R(1'b0));
  FDRE \axis_tdata_reg[177] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[201]),
        .Q(rx_axis_tdata[177]),
        .R(1'b0));
  FDRE \axis_tdata_reg[178] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[202]),
        .Q(rx_axis_tdata[178]),
        .R(1'b0));
  FDRE \axis_tdata_reg[179] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[203]),
        .Q(rx_axis_tdata[179]),
        .R(1'b0));
  FDRE \axis_tdata_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[105]),
        .Q(rx_axis_tdata[17]),
        .R(1'b0));
  FDRE \axis_tdata_reg[180] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[204]),
        .Q(rx_axis_tdata[180]),
        .R(1'b0));
  FDRE \axis_tdata_reg[181] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[205]),
        .Q(rx_axis_tdata[181]),
        .R(1'b0));
  FDRE \axis_tdata_reg[182] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[206]),
        .Q(rx_axis_tdata[182]),
        .R(1'b0));
  FDRE \axis_tdata_reg[183] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[207]),
        .Q(rx_axis_tdata[183]),
        .R(1'b0));
  FDRE \axis_tdata_reg[184] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[192]),
        .Q(rx_axis_tdata[184]),
        .R(1'b0));
  FDRE \axis_tdata_reg[185] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[193]),
        .Q(rx_axis_tdata[185]),
        .R(1'b0));
  FDRE \axis_tdata_reg[186] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[194]),
        .Q(rx_axis_tdata[186]),
        .R(1'b0));
  FDRE \axis_tdata_reg[187] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[195]),
        .Q(rx_axis_tdata[187]),
        .R(1'b0));
  FDRE \axis_tdata_reg[188] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[196]),
        .Q(rx_axis_tdata[188]),
        .R(1'b0));
  FDRE \axis_tdata_reg[189] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[197]),
        .Q(rx_axis_tdata[189]),
        .R(1'b0));
  FDRE \axis_tdata_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[106]),
        .Q(rx_axis_tdata[18]),
        .R(1'b0));
  FDRE \axis_tdata_reg[190] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[198]),
        .Q(rx_axis_tdata[190]),
        .R(1'b0));
  FDRE \axis_tdata_reg[191] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[199]),
        .Q(rx_axis_tdata[191]),
        .R(1'b0));
  FDRE \axis_tdata_reg[192] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[184]),
        .Q(rx_axis_tdata[192]),
        .R(1'b0));
  FDRE \axis_tdata_reg[193] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[185]),
        .Q(rx_axis_tdata[193]),
        .R(1'b0));
  FDRE \axis_tdata_reg[194] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[186]),
        .Q(rx_axis_tdata[194]),
        .R(1'b0));
  FDRE \axis_tdata_reg[195] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[187]),
        .Q(rx_axis_tdata[195]),
        .R(1'b0));
  FDRE \axis_tdata_reg[196] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[188]),
        .Q(rx_axis_tdata[196]),
        .R(1'b0));
  FDRE \axis_tdata_reg[197] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[189]),
        .Q(rx_axis_tdata[197]),
        .R(1'b0));
  FDRE \axis_tdata_reg[198] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[190]),
        .Q(rx_axis_tdata[198]),
        .R(1'b0));
  FDRE \axis_tdata_reg[199] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[191]),
        .Q(rx_axis_tdata[199]),
        .R(1'b0));
  FDRE \axis_tdata_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[107]),
        .Q(rx_axis_tdata[19]),
        .R(1'b0));
  FDRE \axis_tdata_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[121]),
        .Q(rx_axis_tdata[1]),
        .R(1'b0));
  FDRE \axis_tdata_reg[200] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[176]),
        .Q(rx_axis_tdata[200]),
        .R(1'b0));
  FDRE \axis_tdata_reg[201] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[177]),
        .Q(rx_axis_tdata[201]),
        .R(1'b0));
  FDRE \axis_tdata_reg[202] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[178]),
        .Q(rx_axis_tdata[202]),
        .R(1'b0));
  FDRE \axis_tdata_reg[203] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[179]),
        .Q(rx_axis_tdata[203]),
        .R(1'b0));
  FDRE \axis_tdata_reg[204] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[180]),
        .Q(rx_axis_tdata[204]),
        .R(1'b0));
  FDRE \axis_tdata_reg[205] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[181]),
        .Q(rx_axis_tdata[205]),
        .R(1'b0));
  FDRE \axis_tdata_reg[206] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[182]),
        .Q(rx_axis_tdata[206]),
        .R(1'b0));
  FDRE \axis_tdata_reg[207] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[183]),
        .Q(rx_axis_tdata[207]),
        .R(1'b0));
  FDRE \axis_tdata_reg[208] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[168]),
        .Q(rx_axis_tdata[208]),
        .R(1'b0));
  FDRE \axis_tdata_reg[209] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[169]),
        .Q(rx_axis_tdata[209]),
        .R(1'b0));
  FDRE \axis_tdata_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[108]),
        .Q(rx_axis_tdata[20]),
        .R(1'b0));
  FDRE \axis_tdata_reg[210] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[170]),
        .Q(rx_axis_tdata[210]),
        .R(1'b0));
  FDRE \axis_tdata_reg[211] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[171]),
        .Q(rx_axis_tdata[211]),
        .R(1'b0));
  FDRE \axis_tdata_reg[212] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[172]),
        .Q(rx_axis_tdata[212]),
        .R(1'b0));
  FDRE \axis_tdata_reg[213] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[173]),
        .Q(rx_axis_tdata[213]),
        .R(1'b0));
  FDRE \axis_tdata_reg[214] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[174]),
        .Q(rx_axis_tdata[214]),
        .R(1'b0));
  FDRE \axis_tdata_reg[215] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[175]),
        .Q(rx_axis_tdata[215]),
        .R(1'b0));
  FDRE \axis_tdata_reg[216] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[160]),
        .Q(rx_axis_tdata[216]),
        .R(1'b0));
  FDRE \axis_tdata_reg[217] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[161]),
        .Q(rx_axis_tdata[217]),
        .R(1'b0));
  FDRE \axis_tdata_reg[218] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[162]),
        .Q(rx_axis_tdata[218]),
        .R(1'b0));
  FDRE \axis_tdata_reg[219] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[163]),
        .Q(rx_axis_tdata[219]),
        .R(1'b0));
  FDRE \axis_tdata_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[109]),
        .Q(rx_axis_tdata[21]),
        .R(1'b0));
  FDRE \axis_tdata_reg[220] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[164]),
        .Q(rx_axis_tdata[220]),
        .R(1'b0));
  FDRE \axis_tdata_reg[221] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[165]),
        .Q(rx_axis_tdata[221]),
        .R(1'b0));
  FDRE \axis_tdata_reg[222] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[166]),
        .Q(rx_axis_tdata[222]),
        .R(1'b0));
  FDRE \axis_tdata_reg[223] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[167]),
        .Q(rx_axis_tdata[223]),
        .R(1'b0));
  FDRE \axis_tdata_reg[224] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[152]),
        .Q(rx_axis_tdata[224]),
        .R(1'b0));
  FDRE \axis_tdata_reg[225] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[153]),
        .Q(rx_axis_tdata[225]),
        .R(1'b0));
  FDRE \axis_tdata_reg[226] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[154]),
        .Q(rx_axis_tdata[226]),
        .R(1'b0));
  FDRE \axis_tdata_reg[227] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[155]),
        .Q(rx_axis_tdata[227]),
        .R(1'b0));
  FDRE \axis_tdata_reg[228] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[156]),
        .Q(rx_axis_tdata[228]),
        .R(1'b0));
  FDRE \axis_tdata_reg[229] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[157]),
        .Q(rx_axis_tdata[229]),
        .R(1'b0));
  FDRE \axis_tdata_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[110]),
        .Q(rx_axis_tdata[22]),
        .R(1'b0));
  FDRE \axis_tdata_reg[230] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[158]),
        .Q(rx_axis_tdata[230]),
        .R(1'b0));
  FDRE \axis_tdata_reg[231] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[159]),
        .Q(rx_axis_tdata[231]),
        .R(1'b0));
  FDRE \axis_tdata_reg[232] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[144]),
        .Q(rx_axis_tdata[232]),
        .R(1'b0));
  FDRE \axis_tdata_reg[233] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[145]),
        .Q(rx_axis_tdata[233]),
        .R(1'b0));
  FDRE \axis_tdata_reg[234] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[146]),
        .Q(rx_axis_tdata[234]),
        .R(1'b0));
  FDRE \axis_tdata_reg[235] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[147]),
        .Q(rx_axis_tdata[235]),
        .R(1'b0));
  FDRE \axis_tdata_reg[236] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[148]),
        .Q(rx_axis_tdata[236]),
        .R(1'b0));
  FDRE \axis_tdata_reg[237] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[149]),
        .Q(rx_axis_tdata[237]),
        .R(1'b0));
  FDRE \axis_tdata_reg[238] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[150]),
        .Q(rx_axis_tdata[238]),
        .R(1'b0));
  FDRE \axis_tdata_reg[239] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[151]),
        .Q(rx_axis_tdata[239]),
        .R(1'b0));
  FDRE \axis_tdata_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[111]),
        .Q(rx_axis_tdata[23]),
        .R(1'b0));
  FDRE \axis_tdata_reg[240] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[136]),
        .Q(rx_axis_tdata[240]),
        .R(1'b0));
  FDRE \axis_tdata_reg[241] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[137]),
        .Q(rx_axis_tdata[241]),
        .R(1'b0));
  FDRE \axis_tdata_reg[242] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[138]),
        .Q(rx_axis_tdata[242]),
        .R(1'b0));
  FDRE \axis_tdata_reg[243] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[139]),
        .Q(rx_axis_tdata[243]),
        .R(1'b0));
  FDRE \axis_tdata_reg[244] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[140]),
        .Q(rx_axis_tdata[244]),
        .R(1'b0));
  FDRE \axis_tdata_reg[245] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[141]),
        .Q(rx_axis_tdata[245]),
        .R(1'b0));
  FDRE \axis_tdata_reg[246] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[142]),
        .Q(rx_axis_tdata[246]),
        .R(1'b0));
  FDRE \axis_tdata_reg[247] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[143]),
        .Q(rx_axis_tdata[247]),
        .R(1'b0));
  FDRE \axis_tdata_reg[248] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[128]),
        .Q(rx_axis_tdata[248]),
        .R(1'b0));
  FDRE \axis_tdata_reg[249] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[129]),
        .Q(rx_axis_tdata[249]),
        .R(1'b0));
  FDRE \axis_tdata_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[96]),
        .Q(rx_axis_tdata[24]),
        .R(1'b0));
  FDRE \axis_tdata_reg[250] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[130]),
        .Q(rx_axis_tdata[250]),
        .R(1'b0));
  FDRE \axis_tdata_reg[251] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[131]),
        .Q(rx_axis_tdata[251]),
        .R(1'b0));
  FDRE \axis_tdata_reg[252] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[132]),
        .Q(rx_axis_tdata[252]),
        .R(1'b0));
  FDRE \axis_tdata_reg[253] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[133]),
        .Q(rx_axis_tdata[253]),
        .R(1'b0));
  FDRE \axis_tdata_reg[254] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[134]),
        .Q(rx_axis_tdata[254]),
        .R(1'b0));
  FDRE \axis_tdata_reg[255] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[135]),
        .Q(rx_axis_tdata[255]),
        .R(1'b0));
  FDRE \axis_tdata_reg[256] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[376]),
        .Q(rx_axis_tdata[256]),
        .R(1'b0));
  FDRE \axis_tdata_reg[257] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[377]),
        .Q(rx_axis_tdata[257]),
        .R(1'b0));
  FDRE \axis_tdata_reg[258] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[378]),
        .Q(rx_axis_tdata[258]),
        .R(1'b0));
  FDRE \axis_tdata_reg[259] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[379]),
        .Q(rx_axis_tdata[259]),
        .R(1'b0));
  FDRE \axis_tdata_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[97]),
        .Q(rx_axis_tdata[25]),
        .R(1'b0));
  FDRE \axis_tdata_reg[260] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[380]),
        .Q(rx_axis_tdata[260]),
        .R(1'b0));
  FDRE \axis_tdata_reg[261] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[381]),
        .Q(rx_axis_tdata[261]),
        .R(1'b0));
  FDRE \axis_tdata_reg[262] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[382]),
        .Q(rx_axis_tdata[262]),
        .R(1'b0));
  FDRE \axis_tdata_reg[263] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[383]),
        .Q(rx_axis_tdata[263]),
        .R(1'b0));
  FDRE \axis_tdata_reg[264] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[368]),
        .Q(rx_axis_tdata[264]),
        .R(1'b0));
  FDRE \axis_tdata_reg[265] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[369]),
        .Q(rx_axis_tdata[265]),
        .R(1'b0));
  FDRE \axis_tdata_reg[266] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[370]),
        .Q(rx_axis_tdata[266]),
        .R(1'b0));
  FDRE \axis_tdata_reg[267] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[371]),
        .Q(rx_axis_tdata[267]),
        .R(1'b0));
  FDRE \axis_tdata_reg[268] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[372]),
        .Q(rx_axis_tdata[268]),
        .R(1'b0));
  FDRE \axis_tdata_reg[269] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[373]),
        .Q(rx_axis_tdata[269]),
        .R(1'b0));
  FDRE \axis_tdata_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[98]),
        .Q(rx_axis_tdata[26]),
        .R(1'b0));
  FDRE \axis_tdata_reg[270] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[374]),
        .Q(rx_axis_tdata[270]),
        .R(1'b0));
  FDRE \axis_tdata_reg[271] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[375]),
        .Q(rx_axis_tdata[271]),
        .R(1'b0));
  FDRE \axis_tdata_reg[272] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[360]),
        .Q(rx_axis_tdata[272]),
        .R(1'b0));
  FDRE \axis_tdata_reg[273] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[361]),
        .Q(rx_axis_tdata[273]),
        .R(1'b0));
  FDRE \axis_tdata_reg[274] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[362]),
        .Q(rx_axis_tdata[274]),
        .R(1'b0));
  FDRE \axis_tdata_reg[275] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[363]),
        .Q(rx_axis_tdata[275]),
        .R(1'b0));
  FDRE \axis_tdata_reg[276] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[364]),
        .Q(rx_axis_tdata[276]),
        .R(1'b0));
  FDRE \axis_tdata_reg[277] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[365]),
        .Q(rx_axis_tdata[277]),
        .R(1'b0));
  FDRE \axis_tdata_reg[278] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[366]),
        .Q(rx_axis_tdata[278]),
        .R(1'b0));
  FDRE \axis_tdata_reg[279] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[367]),
        .Q(rx_axis_tdata[279]),
        .R(1'b0));
  FDRE \axis_tdata_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[99]),
        .Q(rx_axis_tdata[27]),
        .R(1'b0));
  FDRE \axis_tdata_reg[280] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[352]),
        .Q(rx_axis_tdata[280]),
        .R(1'b0));
  FDRE \axis_tdata_reg[281] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[353]),
        .Q(rx_axis_tdata[281]),
        .R(1'b0));
  FDRE \axis_tdata_reg[282] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[354]),
        .Q(rx_axis_tdata[282]),
        .R(1'b0));
  FDRE \axis_tdata_reg[283] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[355]),
        .Q(rx_axis_tdata[283]),
        .R(1'b0));
  FDRE \axis_tdata_reg[284] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[356]),
        .Q(rx_axis_tdata[284]),
        .R(1'b0));
  FDRE \axis_tdata_reg[285] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[357]),
        .Q(rx_axis_tdata[285]),
        .R(1'b0));
  FDRE \axis_tdata_reg[286] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[358]),
        .Q(rx_axis_tdata[286]),
        .R(1'b0));
  FDRE \axis_tdata_reg[287] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[359]),
        .Q(rx_axis_tdata[287]),
        .R(1'b0));
  FDRE \axis_tdata_reg[288] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[344]),
        .Q(rx_axis_tdata[288]),
        .R(1'b0));
  FDRE \axis_tdata_reg[289] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[345]),
        .Q(rx_axis_tdata[289]),
        .R(1'b0));
  FDRE \axis_tdata_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[100]),
        .Q(rx_axis_tdata[28]),
        .R(1'b0));
  FDRE \axis_tdata_reg[290] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[346]),
        .Q(rx_axis_tdata[290]),
        .R(1'b0));
  FDRE \axis_tdata_reg[291] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[347]),
        .Q(rx_axis_tdata[291]),
        .R(1'b0));
  FDRE \axis_tdata_reg[292] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[348]),
        .Q(rx_axis_tdata[292]),
        .R(1'b0));
  FDRE \axis_tdata_reg[293] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[349]),
        .Q(rx_axis_tdata[293]),
        .R(1'b0));
  FDRE \axis_tdata_reg[294] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[350]),
        .Q(rx_axis_tdata[294]),
        .R(1'b0));
  FDRE \axis_tdata_reg[295] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[351]),
        .Q(rx_axis_tdata[295]),
        .R(1'b0));
  FDRE \axis_tdata_reg[296] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[336]),
        .Q(rx_axis_tdata[296]),
        .R(1'b0));
  FDRE \axis_tdata_reg[297] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[337]),
        .Q(rx_axis_tdata[297]),
        .R(1'b0));
  FDRE \axis_tdata_reg[298] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[338]),
        .Q(rx_axis_tdata[298]),
        .R(1'b0));
  FDRE \axis_tdata_reg[299] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[339]),
        .Q(rx_axis_tdata[299]),
        .R(1'b0));
  FDRE \axis_tdata_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[101]),
        .Q(rx_axis_tdata[29]),
        .R(1'b0));
  FDRE \axis_tdata_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[122]),
        .Q(rx_axis_tdata[2]),
        .R(1'b0));
  FDRE \axis_tdata_reg[300] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[340]),
        .Q(rx_axis_tdata[300]),
        .R(1'b0));
  FDRE \axis_tdata_reg[301] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[341]),
        .Q(rx_axis_tdata[301]),
        .R(1'b0));
  FDRE \axis_tdata_reg[302] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[342]),
        .Q(rx_axis_tdata[302]),
        .R(1'b0));
  FDRE \axis_tdata_reg[303] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[343]),
        .Q(rx_axis_tdata[303]),
        .R(1'b0));
  FDRE \axis_tdata_reg[304] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[328]),
        .Q(rx_axis_tdata[304]),
        .R(1'b0));
  FDRE \axis_tdata_reg[305] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[329]),
        .Q(rx_axis_tdata[305]),
        .R(1'b0));
  FDRE \axis_tdata_reg[306] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[330]),
        .Q(rx_axis_tdata[306]),
        .R(1'b0));
  FDRE \axis_tdata_reg[307] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[331]),
        .Q(rx_axis_tdata[307]),
        .R(1'b0));
  FDRE \axis_tdata_reg[308] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[332]),
        .Q(rx_axis_tdata[308]),
        .R(1'b0));
  FDRE \axis_tdata_reg[309] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[333]),
        .Q(rx_axis_tdata[309]),
        .R(1'b0));
  FDRE \axis_tdata_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[102]),
        .Q(rx_axis_tdata[30]),
        .R(1'b0));
  FDRE \axis_tdata_reg[310] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[334]),
        .Q(rx_axis_tdata[310]),
        .R(1'b0));
  FDRE \axis_tdata_reg[311] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[335]),
        .Q(rx_axis_tdata[311]),
        .R(1'b0));
  FDRE \axis_tdata_reg[312] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[320]),
        .Q(rx_axis_tdata[312]),
        .R(1'b0));
  FDRE \axis_tdata_reg[313] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[321]),
        .Q(rx_axis_tdata[313]),
        .R(1'b0));
  FDRE \axis_tdata_reg[314] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[322]),
        .Q(rx_axis_tdata[314]),
        .R(1'b0));
  FDRE \axis_tdata_reg[315] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[323]),
        .Q(rx_axis_tdata[315]),
        .R(1'b0));
  FDRE \axis_tdata_reg[316] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[324]),
        .Q(rx_axis_tdata[316]),
        .R(1'b0));
  FDRE \axis_tdata_reg[317] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[325]),
        .Q(rx_axis_tdata[317]),
        .R(1'b0));
  FDRE \axis_tdata_reg[318] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[326]),
        .Q(rx_axis_tdata[318]),
        .R(1'b0));
  FDRE \axis_tdata_reg[319] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[327]),
        .Q(rx_axis_tdata[319]),
        .R(1'b0));
  FDRE \axis_tdata_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[103]),
        .Q(rx_axis_tdata[31]),
        .R(1'b0));
  FDRE \axis_tdata_reg[320] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[312]),
        .Q(rx_axis_tdata[320]),
        .R(1'b0));
  FDRE \axis_tdata_reg[321] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[313]),
        .Q(rx_axis_tdata[321]),
        .R(1'b0));
  FDRE \axis_tdata_reg[322] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[314]),
        .Q(rx_axis_tdata[322]),
        .R(1'b0));
  FDRE \axis_tdata_reg[323] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[315]),
        .Q(rx_axis_tdata[323]),
        .R(1'b0));
  FDRE \axis_tdata_reg[324] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[316]),
        .Q(rx_axis_tdata[324]),
        .R(1'b0));
  FDRE \axis_tdata_reg[325] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[317]),
        .Q(rx_axis_tdata[325]),
        .R(1'b0));
  FDRE \axis_tdata_reg[326] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[318]),
        .Q(rx_axis_tdata[326]),
        .R(1'b0));
  FDRE \axis_tdata_reg[327] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[319]),
        .Q(rx_axis_tdata[327]),
        .R(1'b0));
  FDRE \axis_tdata_reg[328] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[304]),
        .Q(rx_axis_tdata[328]),
        .R(1'b0));
  FDRE \axis_tdata_reg[329] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[305]),
        .Q(rx_axis_tdata[329]),
        .R(1'b0));
  FDRE \axis_tdata_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[88]),
        .Q(rx_axis_tdata[32]),
        .R(1'b0));
  FDRE \axis_tdata_reg[330] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[306]),
        .Q(rx_axis_tdata[330]),
        .R(1'b0));
  FDRE \axis_tdata_reg[331] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[307]),
        .Q(rx_axis_tdata[331]),
        .R(1'b0));
  FDRE \axis_tdata_reg[332] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[308]),
        .Q(rx_axis_tdata[332]),
        .R(1'b0));
  FDRE \axis_tdata_reg[333] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[309]),
        .Q(rx_axis_tdata[333]),
        .R(1'b0));
  FDRE \axis_tdata_reg[334] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[310]),
        .Q(rx_axis_tdata[334]),
        .R(1'b0));
  FDRE \axis_tdata_reg[335] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[311]),
        .Q(rx_axis_tdata[335]),
        .R(1'b0));
  FDRE \axis_tdata_reg[336] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[296]),
        .Q(rx_axis_tdata[336]),
        .R(1'b0));
  FDRE \axis_tdata_reg[337] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[297]),
        .Q(rx_axis_tdata[337]),
        .R(1'b0));
  FDRE \axis_tdata_reg[338] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[298]),
        .Q(rx_axis_tdata[338]),
        .R(1'b0));
  FDRE \axis_tdata_reg[339] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[299]),
        .Q(rx_axis_tdata[339]),
        .R(1'b0));
  FDRE \axis_tdata_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[89]),
        .Q(rx_axis_tdata[33]),
        .R(1'b0));
  FDRE \axis_tdata_reg[340] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[300]),
        .Q(rx_axis_tdata[340]),
        .R(1'b0));
  FDRE \axis_tdata_reg[341] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[301]),
        .Q(rx_axis_tdata[341]),
        .R(1'b0));
  FDRE \axis_tdata_reg[342] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[302]),
        .Q(rx_axis_tdata[342]),
        .R(1'b0));
  FDRE \axis_tdata_reg[343] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[303]),
        .Q(rx_axis_tdata[343]),
        .R(1'b0));
  FDRE \axis_tdata_reg[344] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[288]),
        .Q(rx_axis_tdata[344]),
        .R(1'b0));
  FDRE \axis_tdata_reg[345] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[289]),
        .Q(rx_axis_tdata[345]),
        .R(1'b0));
  FDRE \axis_tdata_reg[346] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[290]),
        .Q(rx_axis_tdata[346]),
        .R(1'b0));
  FDRE \axis_tdata_reg[347] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[291]),
        .Q(rx_axis_tdata[347]),
        .R(1'b0));
  FDRE \axis_tdata_reg[348] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[292]),
        .Q(rx_axis_tdata[348]),
        .R(1'b0));
  FDRE \axis_tdata_reg[349] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[293]),
        .Q(rx_axis_tdata[349]),
        .R(1'b0));
  FDRE \axis_tdata_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[90]),
        .Q(rx_axis_tdata[34]),
        .R(1'b0));
  FDRE \axis_tdata_reg[350] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[294]),
        .Q(rx_axis_tdata[350]),
        .R(1'b0));
  FDRE \axis_tdata_reg[351] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[295]),
        .Q(rx_axis_tdata[351]),
        .R(1'b0));
  FDRE \axis_tdata_reg[352] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[280]),
        .Q(rx_axis_tdata[352]),
        .R(1'b0));
  FDRE \axis_tdata_reg[353] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[281]),
        .Q(rx_axis_tdata[353]),
        .R(1'b0));
  FDRE \axis_tdata_reg[354] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[282]),
        .Q(rx_axis_tdata[354]),
        .R(1'b0));
  FDRE \axis_tdata_reg[355] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[283]),
        .Q(rx_axis_tdata[355]),
        .R(1'b0));
  FDRE \axis_tdata_reg[356] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[284]),
        .Q(rx_axis_tdata[356]),
        .R(1'b0));
  FDRE \axis_tdata_reg[357] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[285]),
        .Q(rx_axis_tdata[357]),
        .R(1'b0));
  FDRE \axis_tdata_reg[358] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[286]),
        .Q(rx_axis_tdata[358]),
        .R(1'b0));
  FDRE \axis_tdata_reg[359] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[287]),
        .Q(rx_axis_tdata[359]),
        .R(1'b0));
  FDRE \axis_tdata_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[91]),
        .Q(rx_axis_tdata[35]),
        .R(1'b0));
  FDRE \axis_tdata_reg[360] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[272]),
        .Q(rx_axis_tdata[360]),
        .R(1'b0));
  FDRE \axis_tdata_reg[361] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[273]),
        .Q(rx_axis_tdata[361]),
        .R(1'b0));
  FDRE \axis_tdata_reg[362] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[274]),
        .Q(rx_axis_tdata[362]),
        .R(1'b0));
  FDRE \axis_tdata_reg[363] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[275]),
        .Q(rx_axis_tdata[363]),
        .R(1'b0));
  FDRE \axis_tdata_reg[364] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[276]),
        .Q(rx_axis_tdata[364]),
        .R(1'b0));
  FDRE \axis_tdata_reg[365] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[277]),
        .Q(rx_axis_tdata[365]),
        .R(1'b0));
  FDRE \axis_tdata_reg[366] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[278]),
        .Q(rx_axis_tdata[366]),
        .R(1'b0));
  FDRE \axis_tdata_reg[367] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[279]),
        .Q(rx_axis_tdata[367]),
        .R(1'b0));
  FDRE \axis_tdata_reg[368] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[264]),
        .Q(rx_axis_tdata[368]),
        .R(1'b0));
  FDRE \axis_tdata_reg[369] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[265]),
        .Q(rx_axis_tdata[369]),
        .R(1'b0));
  FDRE \axis_tdata_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[92]),
        .Q(rx_axis_tdata[36]),
        .R(1'b0));
  FDRE \axis_tdata_reg[370] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[266]),
        .Q(rx_axis_tdata[370]),
        .R(1'b0));
  FDRE \axis_tdata_reg[371] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[267]),
        .Q(rx_axis_tdata[371]),
        .R(1'b0));
  FDRE \axis_tdata_reg[372] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[268]),
        .Q(rx_axis_tdata[372]),
        .R(1'b0));
  FDRE \axis_tdata_reg[373] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[269]),
        .Q(rx_axis_tdata[373]),
        .R(1'b0));
  FDRE \axis_tdata_reg[374] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[270]),
        .Q(rx_axis_tdata[374]),
        .R(1'b0));
  FDRE \axis_tdata_reg[375] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[271]),
        .Q(rx_axis_tdata[375]),
        .R(1'b0));
  FDRE \axis_tdata_reg[376] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[256]),
        .Q(rx_axis_tdata[376]),
        .R(1'b0));
  FDRE \axis_tdata_reg[377] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[257]),
        .Q(rx_axis_tdata[377]),
        .R(1'b0));
  FDRE \axis_tdata_reg[378] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[258]),
        .Q(rx_axis_tdata[378]),
        .R(1'b0));
  FDRE \axis_tdata_reg[379] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[259]),
        .Q(rx_axis_tdata[379]),
        .R(1'b0));
  FDRE \axis_tdata_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[93]),
        .Q(rx_axis_tdata[37]),
        .R(1'b0));
  FDRE \axis_tdata_reg[380] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[260]),
        .Q(rx_axis_tdata[380]),
        .R(1'b0));
  FDRE \axis_tdata_reg[381] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[261]),
        .Q(rx_axis_tdata[381]),
        .R(1'b0));
  FDRE \axis_tdata_reg[382] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[262]),
        .Q(rx_axis_tdata[382]),
        .R(1'b0));
  FDRE \axis_tdata_reg[383] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[263]),
        .Q(rx_axis_tdata[383]),
        .R(1'b0));
  FDRE \axis_tdata_reg[384] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[504]),
        .Q(rx_axis_tdata[384]),
        .R(1'b0));
  FDRE \axis_tdata_reg[385] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[505]),
        .Q(rx_axis_tdata[385]),
        .R(1'b0));
  FDRE \axis_tdata_reg[386] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[506]),
        .Q(rx_axis_tdata[386]),
        .R(1'b0));
  FDRE \axis_tdata_reg[387] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[507]),
        .Q(rx_axis_tdata[387]),
        .R(1'b0));
  FDRE \axis_tdata_reg[388] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[508]),
        .Q(rx_axis_tdata[388]),
        .R(1'b0));
  FDRE \axis_tdata_reg[389] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[509]),
        .Q(rx_axis_tdata[389]),
        .R(1'b0));
  FDRE \axis_tdata_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[94]),
        .Q(rx_axis_tdata[38]),
        .R(1'b0));
  FDRE \axis_tdata_reg[390] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[510]),
        .Q(rx_axis_tdata[390]),
        .R(1'b0));
  FDRE \axis_tdata_reg[391] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[511]),
        .Q(rx_axis_tdata[391]),
        .R(1'b0));
  FDRE \axis_tdata_reg[392] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[496]),
        .Q(rx_axis_tdata[392]),
        .R(1'b0));
  FDRE \axis_tdata_reg[393] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[497]),
        .Q(rx_axis_tdata[393]),
        .R(1'b0));
  FDRE \axis_tdata_reg[394] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[498]),
        .Q(rx_axis_tdata[394]),
        .R(1'b0));
  FDRE \axis_tdata_reg[395] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[499]),
        .Q(rx_axis_tdata[395]),
        .R(1'b0));
  FDRE \axis_tdata_reg[396] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[500]),
        .Q(rx_axis_tdata[396]),
        .R(1'b0));
  FDRE \axis_tdata_reg[397] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[501]),
        .Q(rx_axis_tdata[397]),
        .R(1'b0));
  FDRE \axis_tdata_reg[398] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[502]),
        .Q(rx_axis_tdata[398]),
        .R(1'b0));
  FDRE \axis_tdata_reg[399] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[503]),
        .Q(rx_axis_tdata[399]),
        .R(1'b0));
  FDRE \axis_tdata_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[95]),
        .Q(rx_axis_tdata[39]),
        .R(1'b0));
  FDRE \axis_tdata_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[123]),
        .Q(rx_axis_tdata[3]),
        .R(1'b0));
  FDRE \axis_tdata_reg[400] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[488]),
        .Q(rx_axis_tdata[400]),
        .R(1'b0));
  FDRE \axis_tdata_reg[401] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[489]),
        .Q(rx_axis_tdata[401]),
        .R(1'b0));
  FDRE \axis_tdata_reg[402] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[490]),
        .Q(rx_axis_tdata[402]),
        .R(1'b0));
  FDRE \axis_tdata_reg[403] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[491]),
        .Q(rx_axis_tdata[403]),
        .R(1'b0));
  FDRE \axis_tdata_reg[404] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[492]),
        .Q(rx_axis_tdata[404]),
        .R(1'b0));
  FDRE \axis_tdata_reg[405] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[493]),
        .Q(rx_axis_tdata[405]),
        .R(1'b0));
  FDRE \axis_tdata_reg[406] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[494]),
        .Q(rx_axis_tdata[406]),
        .R(1'b0));
  FDRE \axis_tdata_reg[407] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[495]),
        .Q(rx_axis_tdata[407]),
        .R(1'b0));
  FDRE \axis_tdata_reg[408] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[480]),
        .Q(rx_axis_tdata[408]),
        .R(1'b0));
  FDRE \axis_tdata_reg[409] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[481]),
        .Q(rx_axis_tdata[409]),
        .R(1'b0));
  FDRE \axis_tdata_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[80]),
        .Q(rx_axis_tdata[40]),
        .R(1'b0));
  FDRE \axis_tdata_reg[410] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[482]),
        .Q(rx_axis_tdata[410]),
        .R(1'b0));
  FDRE \axis_tdata_reg[411] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[483]),
        .Q(rx_axis_tdata[411]),
        .R(1'b0));
  FDRE \axis_tdata_reg[412] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[484]),
        .Q(rx_axis_tdata[412]),
        .R(1'b0));
  FDRE \axis_tdata_reg[413] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[485]),
        .Q(rx_axis_tdata[413]),
        .R(1'b0));
  FDRE \axis_tdata_reg[414] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[486]),
        .Q(rx_axis_tdata[414]),
        .R(1'b0));
  FDRE \axis_tdata_reg[415] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[487]),
        .Q(rx_axis_tdata[415]),
        .R(1'b0));
  FDRE \axis_tdata_reg[416] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[472]),
        .Q(rx_axis_tdata[416]),
        .R(1'b0));
  FDRE \axis_tdata_reg[417] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[473]),
        .Q(rx_axis_tdata[417]),
        .R(1'b0));
  FDRE \axis_tdata_reg[418] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[474]),
        .Q(rx_axis_tdata[418]),
        .R(1'b0));
  FDRE \axis_tdata_reg[419] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[475]),
        .Q(rx_axis_tdata[419]),
        .R(1'b0));
  FDRE \axis_tdata_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[81]),
        .Q(rx_axis_tdata[41]),
        .R(1'b0));
  FDRE \axis_tdata_reg[420] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[476]),
        .Q(rx_axis_tdata[420]),
        .R(1'b0));
  FDRE \axis_tdata_reg[421] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[477]),
        .Q(rx_axis_tdata[421]),
        .R(1'b0));
  FDRE \axis_tdata_reg[422] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[478]),
        .Q(rx_axis_tdata[422]),
        .R(1'b0));
  FDRE \axis_tdata_reg[423] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[479]),
        .Q(rx_axis_tdata[423]),
        .R(1'b0));
  FDRE \axis_tdata_reg[424] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[464]),
        .Q(rx_axis_tdata[424]),
        .R(1'b0));
  FDRE \axis_tdata_reg[425] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[465]),
        .Q(rx_axis_tdata[425]),
        .R(1'b0));
  FDRE \axis_tdata_reg[426] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[466]),
        .Q(rx_axis_tdata[426]),
        .R(1'b0));
  FDRE \axis_tdata_reg[427] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[467]),
        .Q(rx_axis_tdata[427]),
        .R(1'b0));
  FDRE \axis_tdata_reg[428] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[468]),
        .Q(rx_axis_tdata[428]),
        .R(1'b0));
  FDRE \axis_tdata_reg[429] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[469]),
        .Q(rx_axis_tdata[429]),
        .R(1'b0));
  FDRE \axis_tdata_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[82]),
        .Q(rx_axis_tdata[42]),
        .R(1'b0));
  FDRE \axis_tdata_reg[430] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[470]),
        .Q(rx_axis_tdata[430]),
        .R(1'b0));
  FDRE \axis_tdata_reg[431] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[471]),
        .Q(rx_axis_tdata[431]),
        .R(1'b0));
  FDRE \axis_tdata_reg[432] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[456]),
        .Q(rx_axis_tdata[432]),
        .R(1'b0));
  FDRE \axis_tdata_reg[433] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[457]),
        .Q(rx_axis_tdata[433]),
        .R(1'b0));
  FDRE \axis_tdata_reg[434] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[458]),
        .Q(rx_axis_tdata[434]),
        .R(1'b0));
  FDRE \axis_tdata_reg[435] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[459]),
        .Q(rx_axis_tdata[435]),
        .R(1'b0));
  FDRE \axis_tdata_reg[436] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[460]),
        .Q(rx_axis_tdata[436]),
        .R(1'b0));
  FDRE \axis_tdata_reg[437] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[461]),
        .Q(rx_axis_tdata[437]),
        .R(1'b0));
  FDRE \axis_tdata_reg[438] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[462]),
        .Q(rx_axis_tdata[438]),
        .R(1'b0));
  FDRE \axis_tdata_reg[439] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[463]),
        .Q(rx_axis_tdata[439]),
        .R(1'b0));
  FDRE \axis_tdata_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[83]),
        .Q(rx_axis_tdata[43]),
        .R(1'b0));
  FDRE \axis_tdata_reg[440] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[448]),
        .Q(rx_axis_tdata[440]),
        .R(1'b0));
  FDRE \axis_tdata_reg[441] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[449]),
        .Q(rx_axis_tdata[441]),
        .R(1'b0));
  FDRE \axis_tdata_reg[442] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[450]),
        .Q(rx_axis_tdata[442]),
        .R(1'b0));
  FDRE \axis_tdata_reg[443] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[451]),
        .Q(rx_axis_tdata[443]),
        .R(1'b0));
  FDRE \axis_tdata_reg[444] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[452]),
        .Q(rx_axis_tdata[444]),
        .R(1'b0));
  FDRE \axis_tdata_reg[445] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[453]),
        .Q(rx_axis_tdata[445]),
        .R(1'b0));
  FDRE \axis_tdata_reg[446] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[454]),
        .Q(rx_axis_tdata[446]),
        .R(1'b0));
  FDRE \axis_tdata_reg[447] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[455]),
        .Q(rx_axis_tdata[447]),
        .R(1'b0));
  FDRE \axis_tdata_reg[448] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[440]),
        .Q(rx_axis_tdata[448]),
        .R(1'b0));
  FDRE \axis_tdata_reg[449] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[441]),
        .Q(rx_axis_tdata[449]),
        .R(1'b0));
  FDRE \axis_tdata_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[84]),
        .Q(rx_axis_tdata[44]),
        .R(1'b0));
  FDRE \axis_tdata_reg[450] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[442]),
        .Q(rx_axis_tdata[450]),
        .R(1'b0));
  FDRE \axis_tdata_reg[451] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[443]),
        .Q(rx_axis_tdata[451]),
        .R(1'b0));
  FDRE \axis_tdata_reg[452] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[444]),
        .Q(rx_axis_tdata[452]),
        .R(1'b0));
  FDRE \axis_tdata_reg[453] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[445]),
        .Q(rx_axis_tdata[453]),
        .R(1'b0));
  FDRE \axis_tdata_reg[454] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[446]),
        .Q(rx_axis_tdata[454]),
        .R(1'b0));
  FDRE \axis_tdata_reg[455] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[447]),
        .Q(rx_axis_tdata[455]),
        .R(1'b0));
  FDRE \axis_tdata_reg[456] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[432]),
        .Q(rx_axis_tdata[456]),
        .R(1'b0));
  FDRE \axis_tdata_reg[457] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[433]),
        .Q(rx_axis_tdata[457]),
        .R(1'b0));
  FDRE \axis_tdata_reg[458] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[434]),
        .Q(rx_axis_tdata[458]),
        .R(1'b0));
  FDRE \axis_tdata_reg[459] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[435]),
        .Q(rx_axis_tdata[459]),
        .R(1'b0));
  FDRE \axis_tdata_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[85]),
        .Q(rx_axis_tdata[45]),
        .R(1'b0));
  FDRE \axis_tdata_reg[460] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[436]),
        .Q(rx_axis_tdata[460]),
        .R(1'b0));
  FDRE \axis_tdata_reg[461] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[437]),
        .Q(rx_axis_tdata[461]),
        .R(1'b0));
  FDRE \axis_tdata_reg[462] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[438]),
        .Q(rx_axis_tdata[462]),
        .R(1'b0));
  FDRE \axis_tdata_reg[463] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[439]),
        .Q(rx_axis_tdata[463]),
        .R(1'b0));
  FDRE \axis_tdata_reg[464] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[424]),
        .Q(rx_axis_tdata[464]),
        .R(1'b0));
  FDRE \axis_tdata_reg[465] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[425]),
        .Q(rx_axis_tdata[465]),
        .R(1'b0));
  FDRE \axis_tdata_reg[466] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[426]),
        .Q(rx_axis_tdata[466]),
        .R(1'b0));
  FDRE \axis_tdata_reg[467] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[427]),
        .Q(rx_axis_tdata[467]),
        .R(1'b0));
  FDRE \axis_tdata_reg[468] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[428]),
        .Q(rx_axis_tdata[468]),
        .R(1'b0));
  FDRE \axis_tdata_reg[469] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[429]),
        .Q(rx_axis_tdata[469]),
        .R(1'b0));
  FDRE \axis_tdata_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[86]),
        .Q(rx_axis_tdata[46]),
        .R(1'b0));
  FDRE \axis_tdata_reg[470] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[430]),
        .Q(rx_axis_tdata[470]),
        .R(1'b0));
  FDRE \axis_tdata_reg[471] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[431]),
        .Q(rx_axis_tdata[471]),
        .R(1'b0));
  FDRE \axis_tdata_reg[472] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[416]),
        .Q(rx_axis_tdata[472]),
        .R(1'b0));
  FDRE \axis_tdata_reg[473] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[417]),
        .Q(rx_axis_tdata[473]),
        .R(1'b0));
  FDRE \axis_tdata_reg[474] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[418]),
        .Q(rx_axis_tdata[474]),
        .R(1'b0));
  FDRE \axis_tdata_reg[475] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[419]),
        .Q(rx_axis_tdata[475]),
        .R(1'b0));
  FDRE \axis_tdata_reg[476] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[420]),
        .Q(rx_axis_tdata[476]),
        .R(1'b0));
  FDRE \axis_tdata_reg[477] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[421]),
        .Q(rx_axis_tdata[477]),
        .R(1'b0));
  FDRE \axis_tdata_reg[478] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[422]),
        .Q(rx_axis_tdata[478]),
        .R(1'b0));
  FDRE \axis_tdata_reg[479] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[423]),
        .Q(rx_axis_tdata[479]),
        .R(1'b0));
  FDRE \axis_tdata_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[87]),
        .Q(rx_axis_tdata[47]),
        .R(1'b0));
  FDRE \axis_tdata_reg[480] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[408]),
        .Q(rx_axis_tdata[480]),
        .R(1'b0));
  FDRE \axis_tdata_reg[481] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[409]),
        .Q(rx_axis_tdata[481]),
        .R(1'b0));
  FDRE \axis_tdata_reg[482] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[410]),
        .Q(rx_axis_tdata[482]),
        .R(1'b0));
  FDRE \axis_tdata_reg[483] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[411]),
        .Q(rx_axis_tdata[483]),
        .R(1'b0));
  FDRE \axis_tdata_reg[484] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[412]),
        .Q(rx_axis_tdata[484]),
        .R(1'b0));
  FDRE \axis_tdata_reg[485] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[413]),
        .Q(rx_axis_tdata[485]),
        .R(1'b0));
  FDRE \axis_tdata_reg[486] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[414]),
        .Q(rx_axis_tdata[486]),
        .R(1'b0));
  FDRE \axis_tdata_reg[487] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[415]),
        .Q(rx_axis_tdata[487]),
        .R(1'b0));
  FDRE \axis_tdata_reg[488] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[400]),
        .Q(rx_axis_tdata[488]),
        .R(1'b0));
  FDRE \axis_tdata_reg[489] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[401]),
        .Q(rx_axis_tdata[489]),
        .R(1'b0));
  FDRE \axis_tdata_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[72]),
        .Q(rx_axis_tdata[48]),
        .R(1'b0));
  FDRE \axis_tdata_reg[490] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[402]),
        .Q(rx_axis_tdata[490]),
        .R(1'b0));
  FDRE \axis_tdata_reg[491] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[403]),
        .Q(rx_axis_tdata[491]),
        .R(1'b0));
  FDRE \axis_tdata_reg[492] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[404]),
        .Q(rx_axis_tdata[492]),
        .R(1'b0));
  FDRE \axis_tdata_reg[493] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[405]),
        .Q(rx_axis_tdata[493]),
        .R(1'b0));
  FDRE \axis_tdata_reg[494] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[406]),
        .Q(rx_axis_tdata[494]),
        .R(1'b0));
  FDRE \axis_tdata_reg[495] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[407]),
        .Q(rx_axis_tdata[495]),
        .R(1'b0));
  FDRE \axis_tdata_reg[496] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[392]),
        .Q(rx_axis_tdata[496]),
        .R(1'b0));
  FDRE \axis_tdata_reg[497] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[393]),
        .Q(rx_axis_tdata[497]),
        .R(1'b0));
  FDRE \axis_tdata_reg[498] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[394]),
        .Q(rx_axis_tdata[498]),
        .R(1'b0));
  FDRE \axis_tdata_reg[499] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[395]),
        .Q(rx_axis_tdata[499]),
        .R(1'b0));
  FDRE \axis_tdata_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[73]),
        .Q(rx_axis_tdata[49]),
        .R(1'b0));
  FDRE \axis_tdata_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[124]),
        .Q(rx_axis_tdata[4]),
        .R(1'b0));
  FDRE \axis_tdata_reg[500] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[396]),
        .Q(rx_axis_tdata[500]),
        .R(1'b0));
  FDRE \axis_tdata_reg[501] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[397]),
        .Q(rx_axis_tdata[501]),
        .R(1'b0));
  FDRE \axis_tdata_reg[502] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[398]),
        .Q(rx_axis_tdata[502]),
        .R(1'b0));
  FDRE \axis_tdata_reg[503] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[399]),
        .Q(rx_axis_tdata[503]),
        .R(1'b0));
  FDRE \axis_tdata_reg[504] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[384]),
        .Q(rx_axis_tdata[504]),
        .R(1'b0));
  FDRE \axis_tdata_reg[505] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[385]),
        .Q(rx_axis_tdata[505]),
        .R(1'b0));
  FDRE \axis_tdata_reg[506] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[386]),
        .Q(rx_axis_tdata[506]),
        .R(1'b0));
  FDRE \axis_tdata_reg[507] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[387]),
        .Q(rx_axis_tdata[507]),
        .R(1'b0));
  FDRE \axis_tdata_reg[508] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[388]),
        .Q(rx_axis_tdata[508]),
        .R(1'b0));
  FDRE \axis_tdata_reg[509] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[389]),
        .Q(rx_axis_tdata[509]),
        .R(1'b0));
  FDRE \axis_tdata_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[74]),
        .Q(rx_axis_tdata[50]),
        .R(1'b0));
  FDRE \axis_tdata_reg[510] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[390]),
        .Q(rx_axis_tdata[510]),
        .R(1'b0));
  FDRE \axis_tdata_reg[511] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[391]),
        .Q(rx_axis_tdata[511]),
        .R(1'b0));
  FDRE \axis_tdata_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[75]),
        .Q(rx_axis_tdata[51]),
        .R(1'b0));
  FDRE \axis_tdata_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[76]),
        .Q(rx_axis_tdata[52]),
        .R(1'b0));
  FDRE \axis_tdata_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[77]),
        .Q(rx_axis_tdata[53]),
        .R(1'b0));
  FDRE \axis_tdata_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[78]),
        .Q(rx_axis_tdata[54]),
        .R(1'b0));
  FDRE \axis_tdata_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[79]),
        .Q(rx_axis_tdata[55]),
        .R(1'b0));
  FDRE \axis_tdata_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[64]),
        .Q(rx_axis_tdata[56]),
        .R(1'b0));
  FDRE \axis_tdata_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[65]),
        .Q(rx_axis_tdata[57]),
        .R(1'b0));
  FDRE \axis_tdata_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[66]),
        .Q(rx_axis_tdata[58]),
        .R(1'b0));
  FDRE \axis_tdata_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[67]),
        .Q(rx_axis_tdata[59]),
        .R(1'b0));
  FDRE \axis_tdata_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[125]),
        .Q(rx_axis_tdata[5]),
        .R(1'b0));
  FDRE \axis_tdata_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[68]),
        .Q(rx_axis_tdata[60]),
        .R(1'b0));
  FDRE \axis_tdata_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[69]),
        .Q(rx_axis_tdata[61]),
        .R(1'b0));
  FDRE \axis_tdata_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[70]),
        .Q(rx_axis_tdata[62]),
        .R(1'b0));
  FDRE \axis_tdata_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[71]),
        .Q(rx_axis_tdata[63]),
        .R(1'b0));
  FDRE \axis_tdata_reg[64] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[56]),
        .Q(rx_axis_tdata[64]),
        .R(1'b0));
  FDRE \axis_tdata_reg[65] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[57]),
        .Q(rx_axis_tdata[65]),
        .R(1'b0));
  FDRE \axis_tdata_reg[66] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[58]),
        .Q(rx_axis_tdata[66]),
        .R(1'b0));
  FDRE \axis_tdata_reg[67] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[59]),
        .Q(rx_axis_tdata[67]),
        .R(1'b0));
  FDRE \axis_tdata_reg[68] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[60]),
        .Q(rx_axis_tdata[68]),
        .R(1'b0));
  FDRE \axis_tdata_reg[69] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[61]),
        .Q(rx_axis_tdata[69]),
        .R(1'b0));
  FDRE \axis_tdata_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[126]),
        .Q(rx_axis_tdata[6]),
        .R(1'b0));
  FDRE \axis_tdata_reg[70] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[62]),
        .Q(rx_axis_tdata[70]),
        .R(1'b0));
  FDRE \axis_tdata_reg[71] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[63]),
        .Q(rx_axis_tdata[71]),
        .R(1'b0));
  FDRE \axis_tdata_reg[72] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[48]),
        .Q(rx_axis_tdata[72]),
        .R(1'b0));
  FDRE \axis_tdata_reg[73] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[49]),
        .Q(rx_axis_tdata[73]),
        .R(1'b0));
  FDRE \axis_tdata_reg[74] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[50]),
        .Q(rx_axis_tdata[74]),
        .R(1'b0));
  FDRE \axis_tdata_reg[75] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[51]),
        .Q(rx_axis_tdata[75]),
        .R(1'b0));
  FDRE \axis_tdata_reg[76] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[52]),
        .Q(rx_axis_tdata[76]),
        .R(1'b0));
  FDRE \axis_tdata_reg[77] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[53]),
        .Q(rx_axis_tdata[77]),
        .R(1'b0));
  FDRE \axis_tdata_reg[78] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[54]),
        .Q(rx_axis_tdata[78]),
        .R(1'b0));
  FDRE \axis_tdata_reg[79] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[55]),
        .Q(rx_axis_tdata[79]),
        .R(1'b0));
  FDRE \axis_tdata_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[127]),
        .Q(rx_axis_tdata[7]),
        .R(1'b0));
  FDRE \axis_tdata_reg[80] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[40]),
        .Q(rx_axis_tdata[80]),
        .R(1'b0));
  FDRE \axis_tdata_reg[81] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[41]),
        .Q(rx_axis_tdata[81]),
        .R(1'b0));
  FDRE \axis_tdata_reg[82] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[42]),
        .Q(rx_axis_tdata[82]),
        .R(1'b0));
  FDRE \axis_tdata_reg[83] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[43]),
        .Q(rx_axis_tdata[83]),
        .R(1'b0));
  FDRE \axis_tdata_reg[84] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[44]),
        .Q(rx_axis_tdata[84]),
        .R(1'b0));
  FDRE \axis_tdata_reg[85] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[45]),
        .Q(rx_axis_tdata[85]),
        .R(1'b0));
  FDRE \axis_tdata_reg[86] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[46]),
        .Q(rx_axis_tdata[86]),
        .R(1'b0));
  FDRE \axis_tdata_reg[87] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[47]),
        .Q(rx_axis_tdata[87]),
        .R(1'b0));
  FDRE \axis_tdata_reg[88] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[32]),
        .Q(rx_axis_tdata[88]),
        .R(1'b0));
  FDRE \axis_tdata_reg[89] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[33]),
        .Q(rx_axis_tdata[89]),
        .R(1'b0));
  FDRE \axis_tdata_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[112]),
        .Q(rx_axis_tdata[8]),
        .R(1'b0));
  FDRE \axis_tdata_reg[90] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[34]),
        .Q(rx_axis_tdata[90]),
        .R(1'b0));
  FDRE \axis_tdata_reg[91] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[35]),
        .Q(rx_axis_tdata[91]),
        .R(1'b0));
  FDRE \axis_tdata_reg[92] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[36]),
        .Q(rx_axis_tdata[92]),
        .R(1'b0));
  FDRE \axis_tdata_reg[93] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[37]),
        .Q(rx_axis_tdata[93]),
        .R(1'b0));
  FDRE \axis_tdata_reg[94] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[38]),
        .Q(rx_axis_tdata[94]),
        .R(1'b0));
  FDRE \axis_tdata_reg[95] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[39]),
        .Q(rx_axis_tdata[95]),
        .R(1'b0));
  FDRE \axis_tdata_reg[96] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[24]),
        .Q(rx_axis_tdata[96]),
        .R(1'b0));
  FDRE \axis_tdata_reg[97] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[25]),
        .Q(rx_axis_tdata[97]),
        .R(1'b0));
  FDRE \axis_tdata_reg[98] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[26]),
        .Q(rx_axis_tdata[98]),
        .R(1'b0));
  FDRE \axis_tdata_reg[99] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[27]),
        .Q(rx_axis_tdata[99]),
        .R(1'b0));
  FDRE \axis_tdata_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[113]),
        .Q(rx_axis_tdata[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \axis_tkeep[10]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \axis_tkeep[11]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[12]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[13]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[14]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_10 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_1 [129]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[129]),
        .O(\axis_tkeep[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[15]_i_2 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[15]));
  LUT5 #(
    .INIT(32'hFFF0E0F0)) 
    \axis_tkeep[15]_i_3 
       (.I0(\rot_reg[0]_3 ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[1]_9 ),
        .I3(\rot_reg[1]_11 ),
        .I4(\rot_reg[1]_10 ),
        .O(\rot_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h048C159D26AE37BF)) 
    \axis_tkeep[15]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .I4(dout[133]),
        .I5(\axis_tkeep_reg[47]_2 [133]),
        .O(\rot_reg[0]_3 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[15]_i_5 
       (.I0(dout[130]),
        .I1(\rot_reg[0]_11 ),
        .I2(\rot_reg[1]_12 ),
        .I3(\axis_tkeep_reg[47]_2 [130]),
        .I4(\axis_tkeep[15]_i_8_n_0 ),
        .O(\axis_tkeep[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[15]_i_6 
       (.I0(dout[128]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_2 [128]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[15]_i_9_n_0 ),
        .O(\axis_tkeep[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[15]_i_7 
       (.I0(\axis_tkeep_reg[47]_2 [129]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[15]_i_10_n_0 ),
        .O(\axis_tkeep[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_8 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_1 [130]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [130]),
        .O(\axis_tkeep[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_9 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [128]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_1 [128]),
        .O(\axis_tkeep[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[17]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[18]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[19]_i_1 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[1]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[20]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[21]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_5_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[22]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[23]_i_1 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[24]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_0 [131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[24]_i_2_n_0 ),
        .O(mty_to_tkeep0_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[24]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [131]),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[131]),
        .O(\axis_tkeep[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[25]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[26]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[27]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .I3(\axis_tkeep[31]_i_5_n_0 ),
        .O(mty_to_tkeep0_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[28]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[29]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[2]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[30]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_10 
       (.I0(\rot_reg[0]_12 ),
        .I1(dout[129]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [129]),
        .O(\axis_tkeep[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_11 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [130]),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[130]),
        .O(\axis_tkeep[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[31]_i_2 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[15]));
  LUT5 #(
    .INIT(32'hD7D7D700)) 
    \axis_tkeep[31]_i_3 
       (.I0(\rot_reg[1]_11 ),
        .I1(\rot_reg[1]_10 ),
        .I2(\rot_reg[1]_9 ),
        .I3(\rot_reg[0]_4 ),
        .I4(\rot_reg[0]_3 ),
        .O(\rot_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[31]_i_4 
       (.I0(\axis_tkeep_reg[47]_1 [133]),
        .I1(\rot_reg[0]_10 ),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[133]),
        .I4(\rot_reg[1]_2 ),
        .O(rx_clk_0));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[31]_i_5 
       (.I0(\axis_tkeep_reg[47]_2 [128]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_0 [128]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[31]_i_9_n_0 ),
        .O(\axis_tkeep[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[31]_i_6 
       (.I0(\axis_tkeep_reg[47]_0 [129]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[31]_i_10_n_0 ),
        .O(\axis_tkeep[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[31]_i_7 
       (.I0(\axis_tkeep_reg[47]_2 [130]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_0 [130]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[31]_i_11_n_0 ),
        .O(\axis_tkeep[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[31]_i_8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_0 [133]),
        .I3(\axis_tkeep_reg[47]_2 [133]),
        .O(\rot_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_9 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [128]),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[128]),
        .O(\axis_tkeep[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[33]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[34]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[35]_i_1 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[36]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[37]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_5_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[38]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[39]_i_1 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \axis_tkeep[3]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[3]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[40]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_1 [131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[40]_i_2_n_0 ),
        .O(mty_to_tkeep1_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[40]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[131]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_2 [131]),
        .O(\axis_tkeep[40]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[41]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[42]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[43]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .I3(\axis_tkeep[47]_i_5_n_0 ),
        .O(mty_to_tkeep1_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[44]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[45]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[46]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_10 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[130]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_2 [130]),
        .O(\axis_tkeep[47]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[47]_i_2 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[15]));
  LUT5 #(
    .INIT(32'hE000E0E0)) 
    \axis_tkeep[47]_i_3 
       (.I0(\rot_reg[0]_3 ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[1]_9 ),
        .I3(\rot_reg[1]_10 ),
        .I4(\rot_reg[1]_11 ),
        .O(\rot_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h084C195D2A6E3B7F)) 
    \axis_tkeep[47]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_2 [133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .I4(\axis_tkeep_reg[47]_0 [133]),
        .I5(dout[133]),
        .O(\rot_reg[1]_8 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[47]_i_5 
       (.I0(\axis_tkeep_reg[47]_1 [128]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [128]),
        .I3(\rot_reg[0]_12 ),
        .I4(\axis_tkeep[47]_i_8_n_0 ),
        .O(\axis_tkeep[47]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[47]_i_6 
       (.I0(\axis_tkeep_reg[47]_1 [129]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[47]_i_9_n_0 ),
        .O(\axis_tkeep[47]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[47]_i_7 
       (.I0(\axis_tkeep_reg[47]_0 [130]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_1 [130]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[47]_i_10_n_0 ),
        .O(\axis_tkeep[47]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_8 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[128]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [128]),
        .O(\axis_tkeep[47]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_9 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_2 [129]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [129]),
        .O(\axis_tkeep[47]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[49]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[4]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[50]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[51]_i_1 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[52]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[53]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_7_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[54]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[55]_i_1 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[56]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(dout[131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[56]_i_3_n_0 ),
        .O(mty_to_tkeep2_return[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[56]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[56]_i_3 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_0 [131]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [131]),
        .O(\axis_tkeep[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[56]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[57]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[58]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[59]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .I3(\axis_tkeep[63]_i_7_n_0 ),
        .O(mty_to_tkeep2_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEEEC)) 
    \axis_tkeep[5]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(mty_to_tkeep_return[8]),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[60]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[61]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[62]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_14 
       (.I0(\rot_reg[1]_2 ),
        .I1(\axis_tkeep[63]_i_27_n_0 ),
        .I2(\rot_reg[1]_3 ),
        .I3(\rot_reg[0]_1 ),
        .O(\rot_reg[1]_9 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \axis_tkeep[63]_i_15 
       (.I0(\rot_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_30_n_0 ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rot_reg[0]_0 ),
        .O(\rot_reg[1]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_16 
       (.I0(\rot_reg[1]_5 ),
        .I1(\axis_tkeep[63]_i_34_n_0 ),
        .I2(\rot_reg[0]_2 ),
        .I3(\rot_reg[1]_4 ),
        .O(\rot_reg[1]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[63]_i_2 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_23 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_0 [128]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [128]),
        .O(\axis_tkeep[63]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_24 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_0 [129]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [129]),
        .O(\axis_tkeep[63]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_25 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [130]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_0 [130]),
        .O(\axis_tkeep[63]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hC840)) 
    \axis_tkeep[63]_i_26 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[0] ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_27 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\axis_tkeep[63]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_28 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_29 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\rot_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_30 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [133]),
        .I3(\axis_tkeep_reg[47]_2 [133]),
        .O(\axis_tkeep[63]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_31 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_32 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \axis_tkeep[63]_i_33 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_2 [133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\rot_reg[1]_5 ));
  LUT4 #(
    .INIT(16'hAEBF)) 
    \axis_tkeep[63]_i_34 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_0 [133]),
        .O(\axis_tkeep[63]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \axis_tkeep[63]_i_35 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(dout[132]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hAEBF)) 
    \axis_tkeep[63]_i_36 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_1 [132]),
        .I3(\axis_tkeep_reg[47]_0 [132]),
        .O(\rot_reg[1]_4 ));
  LUT4 #(
    .INIT(16'hAEBF)) 
    \axis_tkeep[63]_i_37 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(dout[132]),
        .O(\rot_reg[1] ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \axis_tkeep[63]_i_4 
       (.I0(\rot_reg[1]_9 ),
        .I1(\rot_reg[1]_10 ),
        .I2(\rot_reg[1]_11 ),
        .I3(\rot_reg[0]_3 ),
        .I4(\rot_reg[0]_4 ),
        .O(\rot_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    \axis_tkeep[63]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .I4(\axis_tkeep_reg[47]_2 [133]),
        .I5(\axis_tkeep_reg[47]_0 [133]),
        .O(\rot_reg[1]_6 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_7 
       (.I0(dout[128]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [128]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[63]_i_23_n_0 ),
        .O(\axis_tkeep[63]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_8 
       (.I0(dout[129]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[63]_i_24_n_0 ),
        .O(\axis_tkeep[63]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_9 
       (.I0(\axis_tkeep_reg[47]_1 [130]),
        .I1(\rot_reg[0]_11 ),
        .I2(dout[130]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[63]_i_25_n_0 ),
        .O(\axis_tkeep[63]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[6]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \axis_tkeep[7]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_6_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .I3(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[8]_i_1 
       (.I0(dout[131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_2 [131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[8]_i_2_n_0 ),
        .O(mty_to_tkeep_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[8]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [131]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_1 [131]),
        .O(\axis_tkeep[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \axis_tkeep[9]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_6_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[9]));
  FDRE \axis_tkeep_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[0]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[10]),
        .Q(rx_axis_tkeep[10]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[11]),
        .Q(rx_axis_tkeep[11]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[12]),
        .Q(rx_axis_tkeep[12]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[13]),
        .Q(rx_axis_tkeep[13]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[14]),
        .Q(rx_axis_tkeep[14]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[15]),
        .Q(rx_axis_tkeep[15]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[16]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[1]),
        .Q(rx_axis_tkeep[17]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[2]),
        .Q(rx_axis_tkeep[18]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[3]),
        .Q(rx_axis_tkeep[19]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[1]),
        .Q(rx_axis_tkeep[1]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[4]),
        .Q(rx_axis_tkeep[20]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[5]),
        .Q(rx_axis_tkeep[21]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[6]),
        .Q(rx_axis_tkeep[22]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[7]),
        .Q(rx_axis_tkeep[23]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[8]),
        .Q(rx_axis_tkeep[24]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[9]),
        .Q(rx_axis_tkeep[25]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[10]),
        .Q(rx_axis_tkeep[26]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[11]),
        .Q(rx_axis_tkeep[27]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[12]),
        .Q(rx_axis_tkeep[28]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[13]),
        .Q(rx_axis_tkeep[29]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[2]),
        .Q(rx_axis_tkeep[2]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[14]),
        .Q(rx_axis_tkeep[30]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[15]),
        .Q(rx_axis_tkeep[31]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[32]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[1]),
        .Q(rx_axis_tkeep[33]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[2]),
        .Q(rx_axis_tkeep[34]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[3]),
        .Q(rx_axis_tkeep[35]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[4]),
        .Q(rx_axis_tkeep[36]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[5]),
        .Q(rx_axis_tkeep[37]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[6]),
        .Q(rx_axis_tkeep[38]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[7]),
        .Q(rx_axis_tkeep[39]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[3]),
        .Q(rx_axis_tkeep[3]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[8]),
        .Q(rx_axis_tkeep[40]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[9]),
        .Q(rx_axis_tkeep[41]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[10]),
        .Q(rx_axis_tkeep[42]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[11]),
        .Q(rx_axis_tkeep[43]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[12]),
        .Q(rx_axis_tkeep[44]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[13]),
        .Q(rx_axis_tkeep[45]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[14]),
        .Q(rx_axis_tkeep[46]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[15]),
        .Q(rx_axis_tkeep[47]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[48]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[1]),
        .Q(rx_axis_tkeep[49]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[4]),
        .Q(rx_axis_tkeep[4]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[2]),
        .Q(rx_axis_tkeep[50]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[3]),
        .Q(rx_axis_tkeep[51]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[4]),
        .Q(rx_axis_tkeep[52]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[5]),
        .Q(rx_axis_tkeep[53]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[6]),
        .Q(rx_axis_tkeep[54]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[7]),
        .Q(rx_axis_tkeep[55]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[8]),
        .Q(rx_axis_tkeep[56]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[9]),
        .Q(rx_axis_tkeep[57]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[10]),
        .Q(rx_axis_tkeep[58]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[11]),
        .Q(rx_axis_tkeep[59]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[5]),
        .Q(rx_axis_tkeep[5]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[12]),
        .Q(rx_axis_tkeep[60]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[13]),
        .Q(rx_axis_tkeep[61]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[14]),
        .Q(rx_axis_tkeep[62]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[15]),
        .Q(rx_axis_tkeep[63]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[6]),
        .Q(rx_axis_tkeep[6]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[7]),
        .Q(rx_axis_tkeep[7]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[8]),
        .Q(rx_axis_tkeep[8]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[9]),
        .Q(rx_axis_tkeep[9]),
        .R(SR[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tlast_i_1
       (.I0(axis_tlast_i_2_n_0),
        .I1(\rot_reg[0]_5 ),
        .I2(\rot_reg[0]_4 ),
        .I3(\rot_reg[1]_7 ),
        .O(axis_tlast_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_2
       (.I0(\axis_tkeep_reg[47]_1 [132]),
        .I1(\rot_reg[0]_10 ),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[132]),
        .I4(\rot_reg[1]_3 ),
        .O(axis_tlast_i_2_n_0));
  LUT6 #(
    .INIT(64'h084C195D2A6E3B7F)) 
    axis_tlast_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(dout[132]),
        .I4(\axis_tkeep_reg[47]_0 [132]),
        .I5(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h048C159D26AE37BF)) 
    axis_tlast_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .I4(dout[132]),
        .I5(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    axis_tlast_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .I4(\axis_tkeep_reg[47]_2 [132]),
        .I5(\axis_tkeep_reg[47]_0 [132]),
        .O(\rot_reg[1]_7 ));
  LUT4 #(
    .INIT(16'h5140)) 
    axis_tlast_i_6
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[1]_3 ));
  FDRE axis_tlast_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tlast_i_1_n_0),
        .Q(rx_axis_tlast),
        .R(1'b0));
  FDRE axis_tuser_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tuser_reg_0),
        .Q(rx_axis_tuser),
        .R(1'b0));
  FDRE axis_tvalid_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rx_axis_tvalid),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[0]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[0]),
        .Q(\rx_preambleout_2d_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[10]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[10]),
        .Q(\rx_preambleout_2d_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[11]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[11]),
        .Q(\rx_preambleout_2d_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[12]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[12]),
        .Q(\rx_preambleout_2d_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[13]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[13]),
        .Q(\rx_preambleout_2d_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[14]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[14]),
        .Q(\rx_preambleout_2d_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[15]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[15]),
        .Q(\rx_preambleout_2d_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[16]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[16]),
        .Q(\rx_preambleout_2d_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[17]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[17]),
        .Q(\rx_preambleout_2d_reg[17]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[18]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[18]),
        .Q(\rx_preambleout_2d_reg[18]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[19]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[19]),
        .Q(\rx_preambleout_2d_reg[19]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[1]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[1]),
        .Q(\rx_preambleout_2d_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[20]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[20]),
        .Q(\rx_preambleout_2d_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[21]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[21]),
        .Q(\rx_preambleout_2d_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[22]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[22]),
        .Q(\rx_preambleout_2d_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[23]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[23]),
        .Q(\rx_preambleout_2d_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[24]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[24]),
        .Q(\rx_preambleout_2d_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[25]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[25]),
        .Q(\rx_preambleout_2d_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[26]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[26]),
        .Q(\rx_preambleout_2d_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[27]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[27]),
        .Q(\rx_preambleout_2d_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[28]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[28]),
        .Q(\rx_preambleout_2d_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[29]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[29]),
        .Q(\rx_preambleout_2d_reg[29]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[2]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[2]),
        .Q(\rx_preambleout_2d_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[30]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[30]),
        .Q(\rx_preambleout_2d_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[31]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[31]),
        .Q(\rx_preambleout_2d_reg[31]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[32]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[32]),
        .Q(\rx_preambleout_2d_reg[32]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[33]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[33]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[33]),
        .Q(\rx_preambleout_2d_reg[33]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[34]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[34]),
        .Q(\rx_preambleout_2d_reg[34]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[35]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[35]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[35]),
        .Q(\rx_preambleout_2d_reg[35]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[36]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[36]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[36]),
        .Q(\rx_preambleout_2d_reg[36]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[37]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[37]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[37]),
        .Q(\rx_preambleout_2d_reg[37]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[38]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[38]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[38]),
        .Q(\rx_preambleout_2d_reg[38]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[39]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[39]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[39]),
        .Q(\rx_preambleout_2d_reg[39]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[3]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[3]),
        .Q(\rx_preambleout_2d_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[40]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[40]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[40]),
        .Q(\rx_preambleout_2d_reg[40]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[41]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[41]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[41]),
        .Q(\rx_preambleout_2d_reg[41]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[42]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[42]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[42]),
        .Q(\rx_preambleout_2d_reg[42]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[43]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[43]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[43]),
        .Q(\rx_preambleout_2d_reg[43]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[44]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[44]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[44]),
        .Q(\rx_preambleout_2d_reg[44]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[45]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[45]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[45]),
        .Q(\rx_preambleout_2d_reg[45]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[46]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[46]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[46]),
        .Q(\rx_preambleout_2d_reg[46]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[47]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[47]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[47]),
        .Q(\rx_preambleout_2d_reg[47]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[48]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[48]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[48]),
        .Q(\rx_preambleout_2d_reg[48]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[49]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[49]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[49]),
        .Q(\rx_preambleout_2d_reg[49]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[4]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[4]),
        .Q(\rx_preambleout_2d_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[50]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[50]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[50]),
        .Q(\rx_preambleout_2d_reg[50]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[51]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[51]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[51]),
        .Q(\rx_preambleout_2d_reg[51]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[52]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[52]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[52]),
        .Q(\rx_preambleout_2d_reg[52]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[53]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[53]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[53]),
        .Q(\rx_preambleout_2d_reg[53]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[54]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[54]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[54]),
        .Q(\rx_preambleout_2d_reg[54]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[55]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[55]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[55]),
        .Q(\rx_preambleout_2d_reg[55]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[5]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[5]),
        .Q(\rx_preambleout_2d_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[6]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[6]),
        .Q(\rx_preambleout_2d_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[7]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[7]),
        .Q(\rx_preambleout_2d_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[8]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[8]),
        .Q(\rx_preambleout_2d_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_0_0_lbus2axis/i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[9]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[9]),
        .Q(\rx_preambleout_2d_reg[9]_srl2_n_0 ));
  FDRE \rx_preambleout_o_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[0]_srl2_n_0 ),
        .Q(rx_preambleout[0]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[10]_srl2_n_0 ),
        .Q(rx_preambleout[10]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[11]_srl2_n_0 ),
        .Q(rx_preambleout[11]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[12]_srl2_n_0 ),
        .Q(rx_preambleout[12]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[13]_srl2_n_0 ),
        .Q(rx_preambleout[13]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[14]_srl2_n_0 ),
        .Q(rx_preambleout[14]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[15]_srl2_n_0 ),
        .Q(rx_preambleout[15]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[16]_srl2_n_0 ),
        .Q(rx_preambleout[16]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[17]_srl2_n_0 ),
        .Q(rx_preambleout[17]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[18]_srl2_n_0 ),
        .Q(rx_preambleout[18]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[19]_srl2_n_0 ),
        .Q(rx_preambleout[19]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[1]_srl2_n_0 ),
        .Q(rx_preambleout[1]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[20]_srl2_n_0 ),
        .Q(rx_preambleout[20]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[21]_srl2_n_0 ),
        .Q(rx_preambleout[21]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[22]_srl2_n_0 ),
        .Q(rx_preambleout[22]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[23]_srl2_n_0 ),
        .Q(rx_preambleout[23]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[24]_srl2_n_0 ),
        .Q(rx_preambleout[24]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[25]_srl2_n_0 ),
        .Q(rx_preambleout[25]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[26]_srl2_n_0 ),
        .Q(rx_preambleout[26]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[27]_srl2_n_0 ),
        .Q(rx_preambleout[27]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[28]_srl2_n_0 ),
        .Q(rx_preambleout[28]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[29]_srl2_n_0 ),
        .Q(rx_preambleout[29]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[2]_srl2_n_0 ),
        .Q(rx_preambleout[2]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[30]_srl2_n_0 ),
        .Q(rx_preambleout[30]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[31]_srl2_n_0 ),
        .Q(rx_preambleout[31]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[32]_srl2_n_0 ),
        .Q(rx_preambleout[32]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[33]_srl2_n_0 ),
        .Q(rx_preambleout[33]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[34]_srl2_n_0 ),
        .Q(rx_preambleout[34]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[35]_srl2_n_0 ),
        .Q(rx_preambleout[35]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[36]_srl2_n_0 ),
        .Q(rx_preambleout[36]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[37]_srl2_n_0 ),
        .Q(rx_preambleout[37]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[38]_srl2_n_0 ),
        .Q(rx_preambleout[38]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[39]_srl2_n_0 ),
        .Q(rx_preambleout[39]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[3]_srl2_n_0 ),
        .Q(rx_preambleout[3]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[40]_srl2_n_0 ),
        .Q(rx_preambleout[40]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[41]_srl2_n_0 ),
        .Q(rx_preambleout[41]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[42]_srl2_n_0 ),
        .Q(rx_preambleout[42]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[43]_srl2_n_0 ),
        .Q(rx_preambleout[43]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[44]_srl2_n_0 ),
        .Q(rx_preambleout[44]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[45]_srl2_n_0 ),
        .Q(rx_preambleout[45]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[46]_srl2_n_0 ),
        .Q(rx_preambleout[46]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[47]_srl2_n_0 ),
        .Q(rx_preambleout[47]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[48]_srl2_n_0 ),
        .Q(rx_preambleout[48]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[49]_srl2_n_0 ),
        .Q(rx_preambleout[49]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[4]_srl2_n_0 ),
        .Q(rx_preambleout[4]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[50]_srl2_n_0 ),
        .Q(rx_preambleout[50]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[51]_srl2_n_0 ),
        .Q(rx_preambleout[51]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[52]_srl2_n_0 ),
        .Q(rx_preambleout[52]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[53]_srl2_n_0 ),
        .Q(rx_preambleout[53]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[54]_srl2_n_0 ),
        .Q(rx_preambleout[54]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[55]_srl2_n_0 ),
        .Q(rx_preambleout[55]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[5]_srl2_n_0 ),
        .Q(rx_preambleout[5]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[6]_srl2_n_0 ),
        .Q(rx_preambleout[6]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[7]_srl2_n_0 ),
        .Q(rx_preambleout[7]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[8]_srl2_n_0 ),
        .Q(rx_preambleout[8]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[9]_srl2_n_0 ),
        .Q(rx_preambleout[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_lbus2axis_segmented_top
   (rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    rx_preambleout,
    Q,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \wr_ptr_reg[2] ,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_2 ,
    \wr_ptr_reg[2]_1 ,
    rx_axis_tdata,
    rx_axis_tkeep,
    rx_clk,
    rx_preout,
    dout,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    SR,
    din);
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output [55:0]rx_preambleout;
  output [2:0]Q;
  output [2:0]\rd_ptr_reg[2] ;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output [2:0]\rd_ptr_reg[2]_1 ;
  output [2:0]\wr_ptr_reg[2] ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output [2:0]\rd_ptr_reg[2]_2 ;
  output [2:0]\wr_ptr_reg[2]_1 ;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  input rx_clk;
  input [55:0]rx_preout;
  input [135:0]dout;
  input [135:0]\rd_ptr_reg[2]_3 ;
  input [135:0]\rd_ptr_reg[2]_4 ;
  input [135:0]\rd_ptr_reg[2]_5 ;
  input [0:0]SR;
  input [0:0]din;

  wire [2:0]Q;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_3 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_9 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_12 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_13 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_3 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_5 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_9 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_12 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_9 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_2 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_5 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_8 ;
  wire [0:0]SR;
  wire axis_tkeep_w0;
  wire [0:0]din;
  wire [135:0]dout;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_59;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_60;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_61;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_62;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_63;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_64;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_65;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_66;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_67;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_68;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_69;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_70;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_71;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_72;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_73;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_74;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_75;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_76;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_80;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_81;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_82;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_85;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_86;
  wire i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_87;
  wire [1:1]p_0_in;
  wire p_0_in_0;
  wire [2:0]\rd_ptr_reg[2] ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire [2:0]\rd_ptr_reg[2]_1 ;
  wire [2:0]\rd_ptr_reg[2]_2 ;
  wire [135:0]\rd_ptr_reg[2]_3 ;
  wire [135:0]\rd_ptr_reg[2]_4 ;
  wire [135:0]\rd_ptr_reg[2]_5 ;
  wire [1:0]rot_reg;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preout;
  wire sel;
  wire [2:0]\wr_ptr_reg[2] ;
  wire [2:0]\wr_ptr_reg[2]_0 ;
  wire [2:0]\wr_ptr_reg[2]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_fifo \SEG_LOOP3[0].fifo_sync_inst 
       (.D(\SEG_LOOP3[0].fifo_sync_inst_n_3 ),
        .E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(\rd_ptr_reg[2]_0 ),
        .SR(SR),
        .\axis_tkeep[63]_i_21 ({\rd_ptr_reg[2]_5 [135],\rd_ptr_reg[2]_5 [132]}),
        .\axis_tkeep[63]_i_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_67),
        .\axis_tkeep[63]_i_3_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_86),
        .\axis_tkeep[63]_i_3_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83),
        .\axis_tkeep[63]_i_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_61),
        .\axis_tkeep[63]_i_6_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_63),
        .\axis_tkeep[63]_i_6_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_59),
        .\axis_tkeep[63]_i_6_2 (\SEG_LOOP3[3].fifo_sync_inst_n_6 ),
        .dout({dout[135],dout[133]}),
        .\rd_ptr[2]_i_4__1 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [132]}),
        .\rd_ptr[2]_i_4__1_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_71),
        .\rd_ptr_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_15 ),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\rd_ptr_reg[2]_0 (rot_reg),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77),
        .\rd_ptr_reg[2]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78),
        .\rot[1]_i_5 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [133]}),
        .\rot[1]_i_5_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_66),
        .\rot[1]_i_6_0 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ),
        .\rot[1]_i_6_1 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\rot[1]_i_6_2 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\rot_reg[0] (\SEG_LOOP3[0].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_7 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_9 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_11 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_10 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[1].fifo_sync_inst_n_13 ),
        .\rot_reg[0]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_85),
        .\rot_reg[0]_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84),
        .\rot_reg[0]_8 (\SEG_LOOP3[3].fifo_sync_inst_n_0 ),
        .\rot_reg[1] (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .rx_clk(rx_clk),
        .rx_clk_0(\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_fifo_16 \SEG_LOOP3[1].fifo_sync_inst 
       (.E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(\rd_ptr_reg[2] ),
        .SR(\SEG_LOOP3[1].fifo_sync_inst_n_5 ),
        .\axis_tkeep[63]_i_17 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\axis_tkeep[63]_i_17_0 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_17_1 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ),
        .\axis_tkeep[63]_i_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_69),
        .\axis_tkeep[63]_i_6_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_85),
        .\axis_tkeep[63]_i_6_1 (\rd_ptr_reg[2]_5 [135]),
        .\axis_tkeep_reg[15] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_82),
        .\axis_tkeep_reg[15]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_70),
        .\axis_tkeep_reg[31] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_80),
        .\axis_tkeep_reg[31]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_87),
        .\axis_tkeep_reg[47] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_81),
        .\axis_tkeep_reg[47]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_75),
        .\axis_tkeep_reg[63] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_76),
        .\axis_tkeep_reg[63]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_73),
        .dout({dout[135],dout[132]}),
        .p_0_in(p_0_in_0),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_10 (\SEG_LOOP3[3].fifo_sync_inst_n_8 ),
        .\rd_ptr_reg[2]_11 (\SEG_LOOP3[0].fifo_sync_inst_n_11 ),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_3 [135]),
        .\rd_ptr_reg[2]_3 (rot_reg),
        .\rd_ptr_reg[2]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78),
        .\rd_ptr_reg[2]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77),
        .\rd_ptr_reg[2]_7 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rd_ptr_reg[2]_8 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_72),
        .\rd_ptr_reg[2]_9 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_74),
        .\rot_reg[0] (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_11 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_12 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_13 ),
        .\rot_reg[1] ({\SEG_LOOP3[1].fifo_sync_inst_n_7 ,\SEG_LOOP3[1].fifo_sync_inst_n_8 ,\SEG_LOOP3[1].fifo_sync_inst_n_9 ,axis_tkeep_w0}),
        .\rot_reg[1]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_8 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_9 ),
        .\rot_reg[1]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_7 ),
        .\rot_reg[1]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[1]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_2 ),
        .\rot_reg[1]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84),
        .\rot_reg[1]_7 (\rd_ptr_reg[2]_4 [132]),
        .rx_clk(rx_clk),
        .sel(sel),
        .\wr_ptr_reg[0]_0 (SR),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[2]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_fifo_17 \SEG_LOOP3[2].fifo_sync_inst 
       (.E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(Q),
        .SR(SR),
        .\axis_tkeep[63]_i_22 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\axis_tkeep[63]_i_3 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_3_0 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\axis_tkeep[63]_i_3_1 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\axis_tkeep[63]_i_6_0 ({\rd_ptr_reg[2]_3 [135:134],\rd_ptr_reg[2]_3 [132]}),
        .\axis_tkeep[63]_i_6_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_64),
        .\axis_tkeep[63]_i_6_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_86),
        .\axis_tkeep[63]_i_6_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_60),
        .\axis_tkeep[63]_i_6_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_65),
        .\axis_tkeep[63]_i_6_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_68),
        .\axis_tkeep[63]_i_6_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_62),
        .axis_tuser_reg(\rd_ptr_reg[2]_4 [134]),
        .dout({dout[134],dout[132]}),
        .\rd_ptr_reg[0]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_11 ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_10 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_11 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_5 [135:134]),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_9 ),
        .\rd_ptr_reg[2]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_12 ),
        .\rd_ptr_reg[2]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_6 (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .\rd_ptr_reg[2]_7 (rot_reg),
        .\rd_ptr_reg[2]_8 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rd_ptr_reg[2]_9 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77),
        .\rot_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_9 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_10 ),
        .\rot_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_8 ),
        .\rot_reg[1]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_73),
        .\rot_reg[1]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_11 ),
        .\rot_reg[1]_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_75),
        .\rot_reg[1]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_1 ),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[1]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84),
        .rx_clk(rx_clk),
        .rx_clk_0(\SEG_LOOP3[2].fifo_sync_inst_n_12 ),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_fifo_18 \SEG_LOOP3[3].fifo_sync_inst 
       (.D(p_0_in),
        .E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(rot_reg),
        .SR(SR),
        .\axis_tkeep[63]_i_18 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\axis_tkeep[63]_i_18_0 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ),
        .\axis_tkeep[63]_i_18_1 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_85),
        .\axis_tkeep[63]_i_3_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_59),
        .din(din),
        .dout({dout[135],dout[133:132]}),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_2 ),
        .\rd_ptr_reg[2]_1 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [132]}),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77),
        .\rd_ptr_reg[2]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78),
        .\rd_ptr_reg[2]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_7 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rot[1]_i_5 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [133:132]}),
        .\rot[1]_i_5_0 (\SEG_LOOP3[0].fifo_sync_inst_n_7 ),
        .\rot_reg[0] (\SEG_LOOP3[3].fifo_sync_inst_n_0 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_1 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_2 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_6 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_7 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_8 ),
        .\rot_reg[1] (\rd_ptr_reg[2]_5 [132]),
        .\rot_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_4 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_13 ),
        .\rot_reg[1]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_10 ),
        .\rot_reg[1]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84),
        .rx_clk(rx_clk),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[2]_1 ),
        .\wr_ptr_reg[2]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\wr_ptr_reg[2]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_11 ),
        .\wr_ptr_reg[2]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_15 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic
       (.Q(rot_reg),
        .SR({\SEG_LOOP3[1].fifo_sync_inst_n_7 ,\SEG_LOOP3[1].fifo_sync_inst_n_8 ,\SEG_LOOP3[1].fifo_sync_inst_n_9 ,axis_tkeep_w0}),
        .\axis_tkeep_reg[47]_0 ({\rd_ptr_reg[2]_5 [135],\rd_ptr_reg[2]_5 [133],\rd_ptr_reg[2]_5 [131:0]}),
        .\axis_tkeep_reg[47]_1 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [133],\rd_ptr_reg[2]_4 [131:0]}),
        .\axis_tkeep_reg[47]_2 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [133],\rd_ptr_reg[2]_3 [131:0]}),
        .axis_tuser_reg_0(\SEG_LOOP3[2].fifo_sync_inst_n_12 ),
        .dout({dout[135],dout[133],dout[131:0]}),
        .p_0_in(p_0_in_0),
        .\rot_reg[0] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_59),
        .\rot_reg[0]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_60),
        .\rot_reg[0]_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_61),
        .\rot_reg[0]_10 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[0]_11 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_85),
        .\rot_reg[0]_12 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_86),
        .\rot_reg[0]_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_62),
        .\rot_reg[0]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_70),
        .\rot_reg[0]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_71),
        .\rot_reg[0]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_72),
        .\rot_reg[0]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_76),
        .\rot_reg[0]_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_80),
        .\rot_reg[0]_8 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_81),
        .\rot_reg[0]_9 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_82),
        .\rot_reg[1] (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_63),
        .\rot_reg[1]_0 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[1]_1 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_65),
        .\rot_reg[1]_10 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_78),
        .\rot_reg[1]_11 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_79),
        .\rot_reg[1]_12 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_84),
        .\rot_reg[1]_2 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_66),
        .\rot_reg[1]_3 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_67),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_68),
        .\rot_reg[1]_5 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_69),
        .\rot_reg[1]_6 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_73),
        .\rot_reg[1]_7 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_74),
        .\rot_reg[1]_8 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_75),
        .\rot_reg[1]_9 (i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_77),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_clk_0(i_design_1_cmac_usplus_0_0_lbus2axis_segmented_corelogic_n_87),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preout));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[0] 
       (.C(rx_clk),
        .CE(sel),
        .D(\SEG_LOOP3[0].fifo_sync_inst_n_3 ),
        .Q(rot_reg[0]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[1] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in),
        .Q(rot_reg[1]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_16bit_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_16bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_16bit_sync_10
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_16bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_16bit_sync_11
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_16bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_16bit_sync_12
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_64bit_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_64bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_64bit_sync_13
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_64bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_64bit_sync_14
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_0_0_rx_64bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_64bit_sync_15
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_tx_sync
   (Q,
    \ctrl0_out_reg[55]_0 ,
    \ctrl1_out_reg[55]_0 ,
    D,
    \ctrl1_out_reg[55]_1 ,
    \ctrl0_in_d1_reg[55]_0 ,
    \ctrl1_in_d1_reg[55]_0 );
  output [255:0]Q;
  output [31:0]\ctrl0_out_reg[55]_0 ;
  output [31:0]\ctrl1_out_reg[55]_0 ;
  input [255:0]D;
  input \ctrl1_out_reg[55]_1 ;
  input [31:0]\ctrl0_in_d1_reg[55]_0 ;
  input [31:0]\ctrl1_in_d1_reg[55]_0 ;

  wire [255:0]D;
  wire [255:0]Q;
  wire [55:0]ctrl0_in_d1;
  wire [31:0]\ctrl0_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl0_out_reg[55]_0 ;
  wire [55:0]ctrl1_in_d1;
  wire [31:0]\ctrl1_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl1_out_reg[55]_0 ;
  wire \ctrl1_out_reg[55]_1 ;
  wire [447:0]data_in_d1;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [0]),
        .Q(ctrl0_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [8]),
        .Q(ctrl0_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [9]),
        .Q(ctrl0_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [10]),
        .Q(ctrl0_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [11]),
        .Q(ctrl0_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [1]),
        .Q(ctrl0_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [12]),
        .Q(ctrl0_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [13]),
        .Q(ctrl0_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [14]),
        .Q(ctrl0_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [15]),
        .Q(ctrl0_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [2]),
        .Q(ctrl0_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [16]),
        .Q(ctrl0_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [17]),
        .Q(ctrl0_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [18]),
        .Q(ctrl0_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [19]),
        .Q(ctrl0_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [20]),
        .Q(ctrl0_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [21]),
        .Q(ctrl0_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [22]),
        .Q(ctrl0_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [23]),
        .Q(ctrl0_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [3]),
        .Q(ctrl0_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [24]),
        .Q(ctrl0_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [25]),
        .Q(ctrl0_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [4]),
        .Q(ctrl0_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [26]),
        .Q(ctrl0_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [27]),
        .Q(ctrl0_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [28]),
        .Q(ctrl0_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [29]),
        .Q(ctrl0_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [30]),
        .Q(ctrl0_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [31]),
        .Q(ctrl0_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [5]),
        .Q(ctrl0_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [6]),
        .Q(ctrl0_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [7]),
        .Q(ctrl0_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[0]),
        .Q(\ctrl0_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[16]),
        .Q(\ctrl0_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[17]),
        .Q(\ctrl0_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[18]),
        .Q(\ctrl0_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[19]),
        .Q(\ctrl0_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[1]),
        .Q(\ctrl0_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[20]),
        .Q(\ctrl0_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[21]),
        .Q(\ctrl0_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[22]),
        .Q(\ctrl0_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[23]),
        .Q(\ctrl0_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[2]),
        .Q(\ctrl0_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[32]),
        .Q(\ctrl0_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[33]),
        .Q(\ctrl0_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[34]),
        .Q(\ctrl0_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[35]),
        .Q(\ctrl0_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[36]),
        .Q(\ctrl0_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[37]),
        .Q(\ctrl0_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[38]),
        .Q(\ctrl0_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[39]),
        .Q(\ctrl0_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[3]),
        .Q(\ctrl0_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[48]),
        .Q(\ctrl0_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[49]),
        .Q(\ctrl0_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[4]),
        .Q(\ctrl0_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[50]),
        .Q(\ctrl0_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[51]),
        .Q(\ctrl0_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[52]),
        .Q(\ctrl0_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[53]),
        .Q(\ctrl0_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[54]),
        .Q(\ctrl0_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[55]),
        .Q(\ctrl0_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[5]),
        .Q(\ctrl0_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[6]),
        .Q(\ctrl0_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[7]),
        .Q(\ctrl0_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [0]),
        .Q(ctrl1_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [8]),
        .Q(ctrl1_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [9]),
        .Q(ctrl1_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [10]),
        .Q(ctrl1_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [11]),
        .Q(ctrl1_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [1]),
        .Q(ctrl1_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [12]),
        .Q(ctrl1_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [13]),
        .Q(ctrl1_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [14]),
        .Q(ctrl1_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [15]),
        .Q(ctrl1_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [2]),
        .Q(ctrl1_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [16]),
        .Q(ctrl1_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [17]),
        .Q(ctrl1_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [18]),
        .Q(ctrl1_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [19]),
        .Q(ctrl1_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [20]),
        .Q(ctrl1_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [21]),
        .Q(ctrl1_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [22]),
        .Q(ctrl1_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [23]),
        .Q(ctrl1_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [3]),
        .Q(ctrl1_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [24]),
        .Q(ctrl1_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [25]),
        .Q(ctrl1_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [4]),
        .Q(ctrl1_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [26]),
        .Q(ctrl1_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [27]),
        .Q(ctrl1_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [28]),
        .Q(ctrl1_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [29]),
        .Q(ctrl1_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [30]),
        .Q(ctrl1_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [31]),
        .Q(ctrl1_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [5]),
        .Q(ctrl1_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [6]),
        .Q(ctrl1_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [7]),
        .Q(ctrl1_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[0]),
        .Q(\ctrl1_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[16]),
        .Q(\ctrl1_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[17]),
        .Q(\ctrl1_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[18]),
        .Q(\ctrl1_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[19]),
        .Q(\ctrl1_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[1]),
        .Q(\ctrl1_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[20]),
        .Q(\ctrl1_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[21]),
        .Q(\ctrl1_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[22]),
        .Q(\ctrl1_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[23]),
        .Q(\ctrl1_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[2]),
        .Q(\ctrl1_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[32]),
        .Q(\ctrl1_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[33]),
        .Q(\ctrl1_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[34]),
        .Q(\ctrl1_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[35]),
        .Q(\ctrl1_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[36]),
        .Q(\ctrl1_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[37]),
        .Q(\ctrl1_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[38]),
        .Q(\ctrl1_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[39]),
        .Q(\ctrl1_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[3]),
        .Q(\ctrl1_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[48]),
        .Q(\ctrl1_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[49]),
        .Q(\ctrl1_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[4]),
        .Q(\ctrl1_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[50]),
        .Q(\ctrl1_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[51]),
        .Q(\ctrl1_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[52]),
        .Q(\ctrl1_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[53]),
        .Q(\ctrl1_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[54]),
        .Q(\ctrl1_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[55]),
        .Q(\ctrl1_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[5]),
        .Q(\ctrl1_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[6]),
        .Q(\ctrl1_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[7]),
        .Q(\ctrl1_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_in_d1[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_in_d1[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[128] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[64]),
        .Q(data_in_d1[128]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[129] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[65]),
        .Q(data_in_d1[129]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_in_d1[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[130] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[66]),
        .Q(data_in_d1[130]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[131] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[67]),
        .Q(data_in_d1[131]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[132] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[68]),
        .Q(data_in_d1[132]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[133] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[69]),
        .Q(data_in_d1[133]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[134] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[70]),
        .Q(data_in_d1[134]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[135] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[71]),
        .Q(data_in_d1[135]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[136] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[72]),
        .Q(data_in_d1[136]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[137] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[73]),
        .Q(data_in_d1[137]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[138] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[74]),
        .Q(data_in_d1[138]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[139] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[75]),
        .Q(data_in_d1[139]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_in_d1[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[140] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[76]),
        .Q(data_in_d1[140]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[141] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[77]),
        .Q(data_in_d1[141]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[142] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[78]),
        .Q(data_in_d1[142]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[143] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[79]),
        .Q(data_in_d1[143]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[144] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[80]),
        .Q(data_in_d1[144]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[145] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[81]),
        .Q(data_in_d1[145]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[146] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[82]),
        .Q(data_in_d1[146]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[147] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[83]),
        .Q(data_in_d1[147]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[148] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[84]),
        .Q(data_in_d1[148]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[149] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[85]),
        .Q(data_in_d1[149]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_in_d1[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[150] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[86]),
        .Q(data_in_d1[150]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[151] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[87]),
        .Q(data_in_d1[151]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[152] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[88]),
        .Q(data_in_d1[152]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[153] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[89]),
        .Q(data_in_d1[153]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[154] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[90]),
        .Q(data_in_d1[154]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[155] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[91]),
        .Q(data_in_d1[155]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[156] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[92]),
        .Q(data_in_d1[156]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[157] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[93]),
        .Q(data_in_d1[157]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[158] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[94]),
        .Q(data_in_d1[158]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[159] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[95]),
        .Q(data_in_d1[159]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_in_d1[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[160] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[96]),
        .Q(data_in_d1[160]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[161] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[97]),
        .Q(data_in_d1[161]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[162] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[98]),
        .Q(data_in_d1[162]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[163] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[99]),
        .Q(data_in_d1[163]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[164] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[100]),
        .Q(data_in_d1[164]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[165] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[101]),
        .Q(data_in_d1[165]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[166] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[102]),
        .Q(data_in_d1[166]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[167] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[103]),
        .Q(data_in_d1[167]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[168] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[104]),
        .Q(data_in_d1[168]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[169] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[105]),
        .Q(data_in_d1[169]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[170] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[106]),
        .Q(data_in_d1[170]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[171] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[107]),
        .Q(data_in_d1[171]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[172] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[108]),
        .Q(data_in_d1[172]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[173] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[109]),
        .Q(data_in_d1[173]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[174] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[110]),
        .Q(data_in_d1[174]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[175] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[111]),
        .Q(data_in_d1[175]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[176] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[112]),
        .Q(data_in_d1[176]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[177] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[113]),
        .Q(data_in_d1[177]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[178] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[114]),
        .Q(data_in_d1[178]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[179] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[115]),
        .Q(data_in_d1[179]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[180] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[116]),
        .Q(data_in_d1[180]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[181] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[117]),
        .Q(data_in_d1[181]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[182] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[118]),
        .Q(data_in_d1[182]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[183] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[119]),
        .Q(data_in_d1[183]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[184] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[120]),
        .Q(data_in_d1[184]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[185] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[121]),
        .Q(data_in_d1[185]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[186] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[122]),
        .Q(data_in_d1[186]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[187] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[123]),
        .Q(data_in_d1[187]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[188] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[124]),
        .Q(data_in_d1[188]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[189] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[125]),
        .Q(data_in_d1[189]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[190] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[126]),
        .Q(data_in_d1[190]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[191] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[127]),
        .Q(data_in_d1[191]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[24]),
        .Q(data_in_d1[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[256] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[128]),
        .Q(data_in_d1[256]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[257] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[129]),
        .Q(data_in_d1[257]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[258] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[130]),
        .Q(data_in_d1[258]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[259] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[131]),
        .Q(data_in_d1[259]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[25]),
        .Q(data_in_d1[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[260] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[132]),
        .Q(data_in_d1[260]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[261] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[133]),
        .Q(data_in_d1[261]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[262] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[134]),
        .Q(data_in_d1[262]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[263] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[135]),
        .Q(data_in_d1[263]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[264] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[136]),
        .Q(data_in_d1[264]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[265] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[137]),
        .Q(data_in_d1[265]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[266] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[138]),
        .Q(data_in_d1[266]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[267] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[139]),
        .Q(data_in_d1[267]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[268] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[140]),
        .Q(data_in_d1[268]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[269] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[141]),
        .Q(data_in_d1[269]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[26]),
        .Q(data_in_d1[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[270] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[142]),
        .Q(data_in_d1[270]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[271] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[143]),
        .Q(data_in_d1[271]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[272] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[144]),
        .Q(data_in_d1[272]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[273] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[145]),
        .Q(data_in_d1[273]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[274] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[146]),
        .Q(data_in_d1[274]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[275] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[147]),
        .Q(data_in_d1[275]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[276] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[148]),
        .Q(data_in_d1[276]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[277] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[149]),
        .Q(data_in_d1[277]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[278] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[150]),
        .Q(data_in_d1[278]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[279] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[151]),
        .Q(data_in_d1[279]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[27]),
        .Q(data_in_d1[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[280] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[152]),
        .Q(data_in_d1[280]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[281] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[153]),
        .Q(data_in_d1[281]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[282] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[154]),
        .Q(data_in_d1[282]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[283] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[155]),
        .Q(data_in_d1[283]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[284] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[156]),
        .Q(data_in_d1[284]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[285] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[157]),
        .Q(data_in_d1[285]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[286] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[158]),
        .Q(data_in_d1[286]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[287] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[159]),
        .Q(data_in_d1[287]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[288] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[160]),
        .Q(data_in_d1[288]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[289] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[161]),
        .Q(data_in_d1[289]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[28]),
        .Q(data_in_d1[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[290] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[162]),
        .Q(data_in_d1[290]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[291] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[163]),
        .Q(data_in_d1[291]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[292] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[164]),
        .Q(data_in_d1[292]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[293] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[165]),
        .Q(data_in_d1[293]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[294] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[166]),
        .Q(data_in_d1[294]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[295] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[167]),
        .Q(data_in_d1[295]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[296] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[168]),
        .Q(data_in_d1[296]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[297] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[169]),
        .Q(data_in_d1[297]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[298] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[170]),
        .Q(data_in_d1[298]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[299] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[171]),
        .Q(data_in_d1[299]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[29]),
        .Q(data_in_d1[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[300] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[172]),
        .Q(data_in_d1[300]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[301] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[173]),
        .Q(data_in_d1[301]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[302] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[174]),
        .Q(data_in_d1[302]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[303] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[175]),
        .Q(data_in_d1[303]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[304] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[176]),
        .Q(data_in_d1[304]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[305] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[177]),
        .Q(data_in_d1[305]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[306] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[178]),
        .Q(data_in_d1[306]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[307] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[179]),
        .Q(data_in_d1[307]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[308] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[180]),
        .Q(data_in_d1[308]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[309] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[181]),
        .Q(data_in_d1[309]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[30]),
        .Q(data_in_d1[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[310] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[182]),
        .Q(data_in_d1[310]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[311] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[183]),
        .Q(data_in_d1[311]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[312] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[184]),
        .Q(data_in_d1[312]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[313] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[185]),
        .Q(data_in_d1[313]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[314] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[186]),
        .Q(data_in_d1[314]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[315] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[187]),
        .Q(data_in_d1[315]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[316] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[188]),
        .Q(data_in_d1[316]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[317] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[189]),
        .Q(data_in_d1[317]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[318] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[190]),
        .Q(data_in_d1[318]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[319] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[191]),
        .Q(data_in_d1[319]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[31]),
        .Q(data_in_d1[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[32]),
        .Q(data_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[33]),
        .Q(data_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[34]),
        .Q(data_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[35]),
        .Q(data_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[36]),
        .Q(data_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[37]),
        .Q(data_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[384] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[192]),
        .Q(data_in_d1[384]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[385] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[193]),
        .Q(data_in_d1[385]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[386] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[194]),
        .Q(data_in_d1[386]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[387] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[195]),
        .Q(data_in_d1[387]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[388] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[196]),
        .Q(data_in_d1[388]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[389] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[197]),
        .Q(data_in_d1[389]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[38]),
        .Q(data_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[390] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[198]),
        .Q(data_in_d1[390]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[391] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[199]),
        .Q(data_in_d1[391]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[392] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[200]),
        .Q(data_in_d1[392]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[393] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[201]),
        .Q(data_in_d1[393]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[394] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[202]),
        .Q(data_in_d1[394]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[395] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[203]),
        .Q(data_in_d1[395]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[396] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[204]),
        .Q(data_in_d1[396]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[397] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[205]),
        .Q(data_in_d1[397]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[398] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[206]),
        .Q(data_in_d1[398]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[399] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[207]),
        .Q(data_in_d1[399]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[39]),
        .Q(data_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[400] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[208]),
        .Q(data_in_d1[400]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[401] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[209]),
        .Q(data_in_d1[401]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[402] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[210]),
        .Q(data_in_d1[402]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[403] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[211]),
        .Q(data_in_d1[403]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[404] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[212]),
        .Q(data_in_d1[404]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[405] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[213]),
        .Q(data_in_d1[405]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[406] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[214]),
        .Q(data_in_d1[406]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[407] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[215]),
        .Q(data_in_d1[407]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[408] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[216]),
        .Q(data_in_d1[408]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[409] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[217]),
        .Q(data_in_d1[409]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[40]),
        .Q(data_in_d1[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[410] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[218]),
        .Q(data_in_d1[410]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[411] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[219]),
        .Q(data_in_d1[411]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[412] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[220]),
        .Q(data_in_d1[412]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[413] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[221]),
        .Q(data_in_d1[413]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[414] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[222]),
        .Q(data_in_d1[414]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[415] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[223]),
        .Q(data_in_d1[415]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[416] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[224]),
        .Q(data_in_d1[416]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[417] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[225]),
        .Q(data_in_d1[417]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[418] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[226]),
        .Q(data_in_d1[418]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[419] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[227]),
        .Q(data_in_d1[419]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[41]),
        .Q(data_in_d1[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[420] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[228]),
        .Q(data_in_d1[420]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[421] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[229]),
        .Q(data_in_d1[421]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[422] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[230]),
        .Q(data_in_d1[422]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[423] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[231]),
        .Q(data_in_d1[423]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[424] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[232]),
        .Q(data_in_d1[424]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[425] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[233]),
        .Q(data_in_d1[425]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[426] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[234]),
        .Q(data_in_d1[426]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[427] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[235]),
        .Q(data_in_d1[427]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[428] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[236]),
        .Q(data_in_d1[428]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[429] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[237]),
        .Q(data_in_d1[429]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[42]),
        .Q(data_in_d1[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[430] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[238]),
        .Q(data_in_d1[430]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[431] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[239]),
        .Q(data_in_d1[431]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[432] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[240]),
        .Q(data_in_d1[432]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[433] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[241]),
        .Q(data_in_d1[433]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[434] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[242]),
        .Q(data_in_d1[434]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[435] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[243]),
        .Q(data_in_d1[435]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[436] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[244]),
        .Q(data_in_d1[436]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[437] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[245]),
        .Q(data_in_d1[437]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[438] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[246]),
        .Q(data_in_d1[438]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[439] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[247]),
        .Q(data_in_d1[439]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[43]),
        .Q(data_in_d1[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[440] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[248]),
        .Q(data_in_d1[440]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[441] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[249]),
        .Q(data_in_d1[441]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[442] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[250]),
        .Q(data_in_d1[442]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[443] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[251]),
        .Q(data_in_d1[443]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[444] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[252]),
        .Q(data_in_d1[444]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[445] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[253]),
        .Q(data_in_d1[445]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[446] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[254]),
        .Q(data_in_d1[446]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[447] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[255]),
        .Q(data_in_d1[447]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[44]),
        .Q(data_in_d1[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[45]),
        .Q(data_in_d1[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[46]),
        .Q(data_in_d1[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[47]),
        .Q(data_in_d1[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[48]),
        .Q(data_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[49]),
        .Q(data_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[50]),
        .Q(data_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[51]),
        .Q(data_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[52]),
        .Q(data_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[53]),
        .Q(data_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[54]),
        .Q(data_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[55]),
        .Q(data_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[56]),
        .Q(data_in_d1[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[57]),
        .Q(data_in_d1[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[58]),
        .Q(data_in_d1[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[59]),
        .Q(data_in_d1[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[60]),
        .Q(data_in_d1[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[61]),
        .Q(data_in_d1[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[62]),
        .Q(data_in_d1[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[63]),
        .Q(data_in_d1[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_in_d1[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_in_d1[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_in_d1[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[128]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[129]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[130]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[131]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[132]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[133]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[134]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[135]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[136]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[137]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[138]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[139]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[140]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[141]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[142]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[143]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[144]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[145]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[146]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[147]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[148]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[149]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[150]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[151]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[152]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[153]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[154]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[155]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[156]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[157]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[158]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[159]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[160]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[161]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[162]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[163]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[164]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[165]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[166]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[167]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[168]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[169]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[170]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[171]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[172]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[173]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[174]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[175]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[176]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[177]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[178]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[179]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[180]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[181]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[182]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[183]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[184]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[185]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[186]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[187]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[188]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[189]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[190]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[191]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[256]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[257]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[258]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[259]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[260]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[261]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[262]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[263]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[264]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[265]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[266]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[267]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[268]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[269]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[270]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[271]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[272]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[273]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[274]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[275]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[276]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[277]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[278]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[279]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[280]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[281]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[282]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[283]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[284]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[285]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[286]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[287]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[288]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[289]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[290]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[291]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[292]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[293]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[294]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[295]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[296]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[297]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[298]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[299]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[300]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[301]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[302]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[303]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[304]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[305]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[306]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[307]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[308]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[309]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[310]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[311]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[312]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[313]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[314]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[315]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[316]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[317]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[318]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[319]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[384]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[385]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[386]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[387]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[388]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[389]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[390]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[391]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[392]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[393]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[394]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[395]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[396]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[397]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[398]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[399]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[400]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[401]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[402]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[403]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[404]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[405]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[406]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[407]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[408]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[409]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[410]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[411]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[412]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[413]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[414]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[415]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[416]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[417]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[418]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[419]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[420]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[421]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[422]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[423]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[424]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[425]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[426]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[427]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[428]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[429]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[430]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[431]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[432]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[433]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[434]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[435]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[436]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[437]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[438]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[439]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[440]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[441]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[442]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[443]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[444]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[445]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[446]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[447]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_ultrascale_rx_userclk
   (CLK,
    out,
    rxoutclk_out,
    rxpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output CLK;
  output out;
  input [0:0]rxoutclk_out;
  input [3:0]rxpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire CLK;
  wire \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  assign out = \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(CLK));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(rxpmaresetdone_out[1]),
        .I1(rxpmaresetdone_out[0]),
        .I2(rxpmaresetdone_out[3]),
        .I3(rxpmaresetdone_out[2]),
        .O(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_ultrascale_tx_userclk
   (gtrxreset_out_reg,
    out,
    txoutclk_out,
    txprgdivresetdone_out,
    txpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gtrxreset_out_reg;
  output out;
  input [0:0]txoutclk_out;
  input [3:0]txprgdivresetdone_out;
  input [3:0]txpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire cmac_gtwiz_userclk_tx_reset_in;
  wire cmac_gtwiz_userclk_tx_reset_in1;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  wire gtrxreset_out_reg;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = cmac_gtwiz_userclk_tx_reset_in;
  assign out = \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(gtrxreset_out_reg));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(txprgdivresetdone_out[2]),
        .I1(txprgdivresetdone_out[3]),
        .I2(txprgdivresetdone_out[0]),
        .I3(txprgdivresetdone_out[1]),
        .I4(cmac_gtwiz_userclk_tx_reset_in1),
        .O(cmac_gtwiz_userclk_tx_reset_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2 
       (.I0(txpmaresetdone_out[1]),
        .I1(txpmaresetdone_out[0]),
        .I2(txpmaresetdone_out[3]),
        .I3(txpmaresetdone_out[2]),
        .O(cmac_gtwiz_userclk_tx_reset_in1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ));
endmodule

(* C_ADD_GT_CNRL_STS_PORTS = "0" *) (* C_CLOCKING_MODE = "Asynchronous" *) (* C_CMAC_CAUI4_MODE = "1" *) 
(* C_CMAC_CORE_SELECT = "CMACE4_X0Y5" *) (* C_ENABLE_PIPELINE_REG = "0" *) (* C_GT_DRP_CLK = "100.00" *) 
(* C_GT_REF_CLK_FREQ = "156.250000" *) (* C_GT_RX_BUFFER_BYPASS = "0" *) (* C_GT_TYPE = "GTY" *) 
(* C_INCLUDE_SHARED_LOGIC = "2" *) (* C_INS_LOSS_NYQ = "12" *) (* C_LANE10_GT_LOC = "NA" *) 
(* C_LANE1_GT_LOC = "X0Y40" *) (* C_LANE2_GT_LOC = "X0Y41" *) (* C_LANE3_GT_LOC = "X0Y42" *) 
(* C_LANE4_GT_LOC = "X0Y43" *) (* C_LANE5_GT_LOC = "NA" *) (* C_LANE6_GT_LOC = "NA" *) 
(* C_LANE7_GT_LOC = "NA" *) (* C_LANE8_GT_LOC = "NA" *) (* C_LANE9_GT_LOC = "NA" *) 
(* C_LINE_RATE = "25.781250" *) (* C_NUM_LANES = "4" *) (* C_OPERATING_MODE = "3" *) 
(* C_PLL_TYPE = "QPLL0" *) (* C_PTP_TRANSPCLK_MODE = "0" *) (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
(* C_RS_FEC_TRANSCODE_BYPASS = "0" *) (* C_RX_CHECK_ACK = "1" *) (* C_RX_CHECK_PREAMBLE = "0" *) 
(* C_RX_CHECK_SFD = "0" *) (* C_RX_DELETE_FCS = "1" *) (* C_RX_EQ_MODE = "AUTO" *) 
(* C_RX_ETYPE_GCP = "16'b1000100000001000" *) (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
(* C_RX_ETYPE_PPP = "16'b1000100000001000" *) (* C_RX_FLOW_CONTROL = "0" *) (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
(* C_RX_GT_BUFFER = "1" *) (* C_RX_IGNORE_FCS = "0" *) (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
(* C_RX_MIN_PACKET_LEN = "8'b01000000" *) (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
(* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
(* C_RX_OPCODE_PPP = "16'b0000000100000001" *) (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
(* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) (* C_RX_PROCESS_LFI = "0" *) (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
(* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
(* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) (* C_TX_FCS_INS_ENABLE = "1" *) 
(* C_TX_FLOW_CONTROL = "0" *) (* C_TX_IGNORE_FCS = "1" *) (* C_TX_IPG_VALUE = "4'b1100" *) 
(* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
(* C_TX_PTP_1STEP_ENABLE = "0" *) (* C_TX_PTP_LATENCY_ADJUST = "0" *) (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
(* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_USER_INTERFACE = "AXIS" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* MASTER_WATCHDOG_TIMER_RESET = "29'b00100011110000110100011000000" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_wrapper
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gt_eyescanreset,
    gt_eyescantrigger,
    gt_rxcdrhold,
    gt_rxpolarity,
    gt_rxrate,
    gt_txdiffctrl,
    gt_txpolarity,
    gt_txinhibit,
    gt_txpippmen,
    gt_txpippmsel,
    gt_txpostcursor,
    gt_txprbsforceerr,
    gt_txprecursor,
    gt_eyescandataerror,
    gt_txbufstatus,
    gt_rxdfelpmreset,
    gt_rxlpmen,
    gt_rxprbscntreset,
    gt_rxprbserr,
    gt_rxprbssel,
    gt_rxresetdone,
    gt_txprbssel,
    gt_txresetdone,
    gt_rxbufstatus,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    gt_drpclk,
    gt0_drpaddr,
    gt0_drpen,
    gt0_drpdi,
    gt0_drpdo,
    gt0_drprdy,
    gt0_drpwe,
    gt1_drpaddr,
    gt1_drpen,
    gt1_drpdi,
    gt1_drpdo,
    gt1_drprdy,
    gt1_drpwe,
    gt2_drpaddr,
    gt2_drpen,
    gt2_drpdi,
    gt2_drpdo,
    gt2_drprdy,
    gt2_drpwe,
    gt3_drpaddr,
    gt3_drpen,
    gt3_drpdi,
    gt3_drpdo,
    gt3_drprdy,
    gt3_drpwe,
    sys_reset,
    gt_txusrclk2,
    gt_rxusrclk2,
    usr_tx_reset,
    usr_rx_reset,
    core_tx_reset,
    core_rx_reset,
    core_drp_reset,
    rx_clk,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_qpll1reset_out,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    drp_do,
    drp_rdy,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    rx_ptp_pcslane_out,
    rx_ptp_tstamp_out,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_lane0_vlm_bip7,
    stat_rx_lane0_vlm_bip7_valid,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    stat_rx_pause,
    stat_rx_pause_quanta0,
    stat_rx_pause_quanta1,
    stat_rx_pause_quanta2,
    stat_rx_pause_quanta3,
    stat_rx_pause_quanta4,
    stat_rx_pause_quanta5,
    stat_rx_pause_quanta6,
    stat_rx_pause_quanta7,
    stat_rx_pause_quanta8,
    stat_rx_pause_req,
    stat_rx_pause_valid,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_rsvd,
    stat_rx_rsfec_uncorrected_cw_inc,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_user_pause,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_pause,
    stat_tx_pause_valid,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_user_pause,
    stat_tx_vlan,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_valid_out,
    common0_drpaddr,
    common0_drpdi,
    common0_drpwe,
    common0_drpen,
    common0_drprdy,
    common0_drpdo,
    gt_drp_done,
    ctl_rx_systemtimerin,
    ctl_tx_systemtimerin,
    ctl_tx_ptp_vlane_adjust_mode,
    ctl_caui4_mode,
    ctl_tx_send_idle,
    ctl_tx_send_lfi,
    ctl_tx_send_rfi,
    ctl_rx_check_etype_gcp,
    ctl_rx_check_etype_gpp,
    ctl_rx_check_etype_pcp,
    ctl_rx_check_etype_ppp,
    ctl_rx_check_mcast_gcp,
    ctl_rx_check_mcast_gpp,
    ctl_rx_check_mcast_pcp,
    ctl_rx_check_mcast_ppp,
    ctl_rx_check_opcode_gcp,
    ctl_rx_check_opcode_gpp,
    ctl_rx_check_opcode_pcp,
    ctl_rx_check_opcode_ppp,
    ctl_rx_check_sa_gcp,
    ctl_rx_check_sa_gpp,
    ctl_rx_check_sa_pcp,
    ctl_rx_check_sa_ppp,
    ctl_rx_check_ucast_gcp,
    ctl_rx_check_ucast_gpp,
    ctl_rx_check_ucast_pcp,
    ctl_rx_check_ucast_ppp,
    ctl_rx_enable,
    ctl_rx_enable_gcp,
    ctl_rx_enable_gpp,
    ctl_rx_enable_pcp,
    ctl_rx_enable_ppp,
    ctl_rx_force_resync,
    ctl_rx_pause_ack,
    ctl_rx_pause_enable,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    ctl_rx_test_pattern,
    ctl_tx_enable,
    ctl_tx_lane0_vlm_bip7_override,
    ctl_tx_lane0_vlm_bip7_override_value,
    ctl_tx_pause_enable,
    ctl_tx_pause_quanta0,
    ctl_tx_pause_quanta1,
    ctl_tx_pause_quanta2,
    ctl_tx_pause_quanta3,
    ctl_tx_pause_quanta4,
    ctl_tx_pause_quanta5,
    ctl_tx_pause_quanta6,
    ctl_tx_pause_quanta7,
    ctl_tx_pause_quanta8,
    ctl_tx_pause_refresh_timer0,
    ctl_tx_pause_refresh_timer1,
    ctl_tx_pause_refresh_timer2,
    ctl_tx_pause_refresh_timer3,
    ctl_tx_pause_refresh_timer4,
    ctl_tx_pause_refresh_timer5,
    ctl_tx_pause_refresh_timer6,
    ctl_tx_pause_refresh_timer7,
    ctl_tx_pause_refresh_timer8,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_pause_req,
    ctl_tx_resend_pause,
    drp_addr,
    drp_clk,
    drp_di,
    drp_en,
    drp_we,
    tx_preamblein,
    tx_ptp_1588op_in,
    tx_ptp_chksum_offset_in,
    tx_ptp_rxtstamp_in,
    tx_ptp_tag_field_in,
    tx_ptp_tstamp_offset_in,
    tx_ptp_upd_chksum_in);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input [3:0]gt_eyescanreset;
  input [3:0]gt_eyescantrigger;
  input [3:0]gt_rxcdrhold;
  input [3:0]gt_rxpolarity;
  input [11:0]gt_rxrate;
  input [19:0]gt_txdiffctrl;
  input [3:0]gt_txpolarity;
  input [3:0]gt_txinhibit;
  input [3:0]gt_txpippmen;
  input [3:0]gt_txpippmsel;
  input [19:0]gt_txpostcursor;
  input [3:0]gt_txprbsforceerr;
  input [19:0]gt_txprecursor;
  output [3:0]gt_eyescandataerror;
  output [7:0]gt_txbufstatus;
  input [3:0]gt_rxdfelpmreset;
  input [3:0]gt_rxlpmen;
  input [3:0]gt_rxprbscntreset;
  output [3:0]gt_rxprbserr;
  input [15:0]gt_rxprbssel;
  output [3:0]gt_rxresetdone;
  input [15:0]gt_txprbssel;
  output [3:0]gt_txresetdone;
  output [11:0]gt_rxbufstatus;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input gt_drpclk;
  input [9:0]gt0_drpaddr;
  input gt0_drpen;
  input [15:0]gt0_drpdi;
  output [15:0]gt0_drpdo;
  output gt0_drprdy;
  input gt0_drpwe;
  input [9:0]gt1_drpaddr;
  input gt1_drpen;
  input [15:0]gt1_drpdi;
  output [15:0]gt1_drpdo;
  output gt1_drprdy;
  input gt1_drpwe;
  input [9:0]gt2_drpaddr;
  input gt2_drpen;
  input [15:0]gt2_drpdi;
  output [15:0]gt2_drpdo;
  output gt2_drprdy;
  input gt2_drpwe;
  input [9:0]gt3_drpaddr;
  input gt3_drpen;
  input [15:0]gt3_drpdi;
  output [15:0]gt3_drpdo;
  output gt3_drprdy;
  input gt3_drpwe;
  input sys_reset;
  output gt_txusrclk2;
  output gt_rxusrclk2;
  output usr_tx_reset;
  output usr_rx_reset;
  input core_tx_reset;
  input core_rx_reset;
  input core_drp_reset;
  input rx_clk;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1refclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_qpll1reset_out;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  output [15:0]drp_do;
  output drp_rdy;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output [4:0]rx_ptp_pcslane_out;
  output [79:0]rx_ptp_tstamp_out;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output [7:0]stat_rx_lane0_vlm_bip7;
  output stat_rx_lane0_vlm_bip7_valid;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  output stat_rx_pause;
  output [15:0]stat_rx_pause_quanta0;
  output [15:0]stat_rx_pause_quanta1;
  output [15:0]stat_rx_pause_quanta2;
  output [15:0]stat_rx_pause_quanta3;
  output [15:0]stat_rx_pause_quanta4;
  output [15:0]stat_rx_pause_quanta5;
  output [15:0]stat_rx_pause_quanta6;
  output [15:0]stat_rx_pause_quanta7;
  output [15:0]stat_rx_pause_quanta8;
  output [8:0]stat_rx_pause_req;
  output [8:0]stat_rx_pause_valid;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output [31:0]stat_rx_rsfec_rsvd;
  output stat_rx_rsfec_uncorrected_cw_inc;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_user_pause;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output stat_tx_pause;
  output [8:0]stat_tx_pause_valid;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_user_pause;
  output stat_tx_vlan;
  output [4:0]tx_ptp_pcslane_out;
  output [79:0]tx_ptp_tstamp_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output tx_ptp_tstamp_valid_out;
  input [15:0]common0_drpaddr;
  input [15:0]common0_drpdi;
  input common0_drpwe;
  input common0_drpen;
  output common0_drprdy;
  output [15:0]common0_drpdo;
  input gt_drp_done;
  input [79:0]ctl_rx_systemtimerin;
  input [79:0]ctl_tx_systemtimerin;
  input ctl_tx_ptp_vlane_adjust_mode;
  input ctl_caui4_mode;
  input ctl_tx_send_idle;
  input ctl_tx_send_lfi;
  input ctl_tx_send_rfi;
  input ctl_rx_check_etype_gcp;
  input ctl_rx_check_etype_gpp;
  input ctl_rx_check_etype_pcp;
  input ctl_rx_check_etype_ppp;
  input ctl_rx_check_mcast_gcp;
  input ctl_rx_check_mcast_gpp;
  input ctl_rx_check_mcast_pcp;
  input ctl_rx_check_mcast_ppp;
  input ctl_rx_check_opcode_gcp;
  input ctl_rx_check_opcode_gpp;
  input ctl_rx_check_opcode_pcp;
  input ctl_rx_check_opcode_ppp;
  input ctl_rx_check_sa_gcp;
  input ctl_rx_check_sa_gpp;
  input ctl_rx_check_sa_pcp;
  input ctl_rx_check_sa_ppp;
  input ctl_rx_check_ucast_gcp;
  input ctl_rx_check_ucast_gpp;
  input ctl_rx_check_ucast_pcp;
  input ctl_rx_check_ucast_ppp;
  input ctl_rx_enable;
  input ctl_rx_enable_gcp;
  input ctl_rx_enable_gpp;
  input ctl_rx_enable_pcp;
  input ctl_rx_enable_ppp;
  input ctl_rx_force_resync;
  input [8:0]ctl_rx_pause_ack;
  input [8:0]ctl_rx_pause_enable;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input ctl_rx_test_pattern;
  input ctl_tx_enable;
  input ctl_tx_lane0_vlm_bip7_override;
  input [7:0]ctl_tx_lane0_vlm_bip7_override_value;
  input [8:0]ctl_tx_pause_enable;
  input [15:0]ctl_tx_pause_quanta0;
  input [15:0]ctl_tx_pause_quanta1;
  input [15:0]ctl_tx_pause_quanta2;
  input [15:0]ctl_tx_pause_quanta3;
  input [15:0]ctl_tx_pause_quanta4;
  input [15:0]ctl_tx_pause_quanta5;
  input [15:0]ctl_tx_pause_quanta6;
  input [15:0]ctl_tx_pause_quanta7;
  input [15:0]ctl_tx_pause_quanta8;
  input [15:0]ctl_tx_pause_refresh_timer0;
  input [15:0]ctl_tx_pause_refresh_timer1;
  input [15:0]ctl_tx_pause_refresh_timer2;
  input [15:0]ctl_tx_pause_refresh_timer3;
  input [15:0]ctl_tx_pause_refresh_timer4;
  input [15:0]ctl_tx_pause_refresh_timer5;
  input [15:0]ctl_tx_pause_refresh_timer6;
  input [15:0]ctl_tx_pause_refresh_timer7;
  input [15:0]ctl_tx_pause_refresh_timer8;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input [8:0]ctl_tx_pause_req;
  input ctl_tx_resend_pause;
  input [9:0]drp_addr;
  input drp_clk;
  input [15:0]drp_di;
  input drp_en;
  input drp_we;
  input [55:0]tx_preamblein;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_chksum_offset_in;
  input [63:0]tx_ptp_rxtstamp_in;
  input [15:0]tx_ptp_tag_field_in;
  input [15:0]tx_ptp_tstamp_offset_in;
  input tx_ptp_upd_chksum_in;

  wire \<const0> ;
  wire [2:0]\SEG_LOOP3[0].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[0].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[1].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[1].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[2].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[2].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[3].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[3].fifo_sync_inst/wr_ptr ;
  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire ctl_tx_test_pattern;
  wire [135:0]\dout[0]_0 ;
  wire [135:0]\dout[1]_1 ;
  wire [135:0]\dout[2]_2 ;
  wire [135:0]\dout[3]_3 ;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_int;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire gt_rx_reset_done_inv;
  wire gt_rx_reset_done_inv_reg;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtpowergood_int;
  wire gtrefclk00_int;
  wire gtwiz_reset_all_in;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_rx_done_int;
  wire gtwiz_reset_tx_datapath;
  wire gtwiz_reset_tx_done_int;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_tx_active_in;
  wire init_clk;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire master_watchdog0;
  wire \master_watchdog[0]_i_10_n_0 ;
  wire \master_watchdog[0]_i_3_n_0 ;
  wire \master_watchdog[0]_i_4_n_0 ;
  wire \master_watchdog[0]_i_5_n_0 ;
  wire \master_watchdog[0]_i_6_n_0 ;
  wire \master_watchdog[0]_i_7_n_0 ;
  wire \master_watchdog[0]_i_8_n_0 ;
  wire \master_watchdog[0]_i_9_n_0 ;
  wire \master_watchdog[16]_i_2_n_0 ;
  wire \master_watchdog[16]_i_3_n_0 ;
  wire \master_watchdog[16]_i_4_n_0 ;
  wire \master_watchdog[16]_i_5_n_0 ;
  wire \master_watchdog[16]_i_6_n_0 ;
  wire \master_watchdog[16]_i_7_n_0 ;
  wire \master_watchdog[16]_i_8_n_0 ;
  wire \master_watchdog[16]_i_9_n_0 ;
  wire \master_watchdog[24]_i_2_n_0 ;
  wire \master_watchdog[24]_i_3_n_0 ;
  wire \master_watchdog[24]_i_4_n_0 ;
  wire \master_watchdog[24]_i_5_n_0 ;
  wire \master_watchdog[24]_i_6_n_0 ;
  wire \master_watchdog[8]_i_2_n_0 ;
  wire \master_watchdog[8]_i_3_n_0 ;
  wire \master_watchdog[8]_i_4_n_0 ;
  wire \master_watchdog[8]_i_5_n_0 ;
  wire \master_watchdog[8]_i_6_n_0 ;
  wire \master_watchdog[8]_i_7_n_0 ;
  wire \master_watchdog[8]_i_8_n_0 ;
  wire \master_watchdog[8]_i_9_n_0 ;
  wire master_watchdog_barking_i_1_n_0;
  wire master_watchdog_barking_i_2_n_0;
  wire master_watchdog_barking_i_3_n_0;
  wire master_watchdog_barking_i_4_n_0;
  wire master_watchdog_barking_i_5_n_0;
  wire master_watchdog_barking_i_6_n_0;
  wire master_watchdog_barking_reg_n_0;
  wire [28:0]master_watchdog_reg;
  wire \master_watchdog_reg[0]_i_2_n_0 ;
  wire \master_watchdog_reg[0]_i_2_n_1 ;
  wire \master_watchdog_reg[0]_i_2_n_10 ;
  wire \master_watchdog_reg[0]_i_2_n_11 ;
  wire \master_watchdog_reg[0]_i_2_n_12 ;
  wire \master_watchdog_reg[0]_i_2_n_13 ;
  wire \master_watchdog_reg[0]_i_2_n_14 ;
  wire \master_watchdog_reg[0]_i_2_n_15 ;
  wire \master_watchdog_reg[0]_i_2_n_2 ;
  wire \master_watchdog_reg[0]_i_2_n_3 ;
  wire \master_watchdog_reg[0]_i_2_n_4 ;
  wire \master_watchdog_reg[0]_i_2_n_5 ;
  wire \master_watchdog_reg[0]_i_2_n_6 ;
  wire \master_watchdog_reg[0]_i_2_n_7 ;
  wire \master_watchdog_reg[0]_i_2_n_8 ;
  wire \master_watchdog_reg[0]_i_2_n_9 ;
  wire \master_watchdog_reg[16]_i_1_n_0 ;
  wire \master_watchdog_reg[16]_i_1_n_1 ;
  wire \master_watchdog_reg[16]_i_1_n_10 ;
  wire \master_watchdog_reg[16]_i_1_n_11 ;
  wire \master_watchdog_reg[16]_i_1_n_12 ;
  wire \master_watchdog_reg[16]_i_1_n_13 ;
  wire \master_watchdog_reg[16]_i_1_n_14 ;
  wire \master_watchdog_reg[16]_i_1_n_15 ;
  wire \master_watchdog_reg[16]_i_1_n_2 ;
  wire \master_watchdog_reg[16]_i_1_n_3 ;
  wire \master_watchdog_reg[16]_i_1_n_4 ;
  wire \master_watchdog_reg[16]_i_1_n_5 ;
  wire \master_watchdog_reg[16]_i_1_n_6 ;
  wire \master_watchdog_reg[16]_i_1_n_7 ;
  wire \master_watchdog_reg[16]_i_1_n_8 ;
  wire \master_watchdog_reg[16]_i_1_n_9 ;
  wire \master_watchdog_reg[24]_i_1_n_11 ;
  wire \master_watchdog_reg[24]_i_1_n_12 ;
  wire \master_watchdog_reg[24]_i_1_n_13 ;
  wire \master_watchdog_reg[24]_i_1_n_14 ;
  wire \master_watchdog_reg[24]_i_1_n_15 ;
  wire \master_watchdog_reg[24]_i_1_n_4 ;
  wire \master_watchdog_reg[24]_i_1_n_5 ;
  wire \master_watchdog_reg[24]_i_1_n_6 ;
  wire \master_watchdog_reg[24]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_0 ;
  wire \master_watchdog_reg[8]_i_1_n_1 ;
  wire \master_watchdog_reg[8]_i_1_n_10 ;
  wire \master_watchdog_reg[8]_i_1_n_11 ;
  wire \master_watchdog_reg[8]_i_1_n_12 ;
  wire \master_watchdog_reg[8]_i_1_n_13 ;
  wire \master_watchdog_reg[8]_i_1_n_14 ;
  wire \master_watchdog_reg[8]_i_1_n_15 ;
  wire \master_watchdog_reg[8]_i_1_n_2 ;
  wire \master_watchdog_reg[8]_i_1_n_3 ;
  wire \master_watchdog_reg[8]_i_1_n_4 ;
  wire \master_watchdog_reg[8]_i_1_n_5 ;
  wire \master_watchdog_reg[8]_i_1_n_6 ;
  wire \master_watchdog_reg[8]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_8 ;
  wire \master_watchdog_reg[8]_i_1_n_9 ;
  wire reset_done_async;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [127:0]rx_dataout0;
  wire [127:0]rx_dataout1;
  wire [127:0]rx_dataout2;
  wire [127:0]rx_dataout3;
  wire rx_enaout0;
  wire rx_enaout1;
  wire rx_enaout2;
  wire rx_enaout3;
  wire rx_eopout0;
  wire rx_eopout1;
  wire rx_eopout2;
  wire rx_eopout3;
  wire rx_errout0;
  wire rx_errout1;
  wire rx_errout2;
  wire rx_errout3;
  wire [3:0]rx_mtyout0;
  wire [3:0]rx_mtyout1;
  wire [3:0]rx_mtyout2;
  wire [3:0]rx_mtyout3;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preambleout_int;
  wire [15:0]rx_serdes_alt_data0_2d;
  wire [15:0]rx_serdes_alt_data1_2d;
  wire [15:0]rx_serdes_alt_data2_2d;
  wire [15:0]rx_serdes_alt_data3_2d;
  wire [63:0]rx_serdes_data0_2d;
  wire [63:0]rx_serdes_data1_2d;
  wire [63:0]rx_serdes_data2_2d;
  wire [63:0]rx_serdes_data3_2d;
  wire rx_sopout0;
  wire rx_sopout1;
  wire rx_sopout2;
  wire rx_sopout3;
  wire [55:0]rxctrl0_out;
  wire [55:0]rxctrl1_out;
  wire [447:0]rxdata_out;
  wire rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_5;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_6;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_7;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_8;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_9;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire [127:0]tx_datain0;
  wire [127:0]tx_datain1;
  wire [127:0]tx_datain2;
  wire [127:0]tx_datain3;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [3:0]tx_mtyin0;
  wire [3:0]tx_mtyin1;
  wire [3:0]tx_mtyin2;
  wire [3:0]tx_mtyin3;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [55:0]tx_preamblein_int;
  wire tx_rdyout;
  wire [15:0]tx_serdes_alt_data0;
  wire [15:0]tx_serdes_alt_data1;
  wire [15:0]tx_serdes_alt_data2;
  wire [15:0]tx_serdes_alt_data3;
  wire [63:0]tx_serdes_data0;
  wire [63:0]tx_serdes_data1;
  wire [63:0]tx_serdes_data2;
  wire [63:0]tx_serdes_data3;
  wire tx_sopin0;
  wire tx_unfout;
  wire [55:0]txctrl0_in_int_2d;
  wire [55:0]txctrl1_in_int_2d;
  wire [447:0]txdata_in_int_2d;
  wire txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [0:0]NLW_design_1_cmac_usplus_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outrefclk_out_UNCONNECTED;
  wire [63:8]NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl1_out_UNCONNECTED;
  wire [511:64]NLW_design_1_cmac_usplus_0_0_gt_i_rxdata_out_UNCONNECTED;
  wire [3:1]NLW_design_1_cmac_usplus_0_0_gt_i_rxoutclk_out_UNCONNECTED;
  wire [3:1]NLW_design_1_cmac_usplus_0_0_gt_i_txoutclk_out_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock0_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock1_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock2_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock3_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_cw_inc_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_hi_ser_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_alignment_status_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_user_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_read_error_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_write_error_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_user_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_valid_out_UNCONNECTED;
  wire [329:0]NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_UNCONNECTED;
  wire [329:0]NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_0_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_1_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_10_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_11_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_12_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_13_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_14_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_15_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_16_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_17_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_18_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_19_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_2_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_3_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_4_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_5_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_6_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_7_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_8_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_9_UNCONNECTED;
  wire [4:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_tstamp_out_UNCONNECTED;
  wire [7:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_valid_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count0_inc_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count1_inc_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count2_inc_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count3_inc_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_0_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_1_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_2_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_3_UNCONNECTED;
  wire [7:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_mapping_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_valid_UNCONNECTED;
  wire [4:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_out_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_tag_out_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data4_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data5_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data6_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data7_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data8_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data9_UNCONNECTED;
  wire [7:4]\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED ;

  assign common0_drpdo[15] = \<const0> ;
  assign common0_drpdo[14] = \<const0> ;
  assign common0_drpdo[13] = \<const0> ;
  assign common0_drpdo[12] = \<const0> ;
  assign common0_drpdo[11] = \<const0> ;
  assign common0_drpdo[10] = \<const0> ;
  assign common0_drpdo[9] = \<const0> ;
  assign common0_drpdo[8] = \<const0> ;
  assign common0_drpdo[7] = \<const0> ;
  assign common0_drpdo[6] = \<const0> ;
  assign common0_drpdo[5] = \<const0> ;
  assign common0_drpdo[4] = \<const0> ;
  assign common0_drpdo[3] = \<const0> ;
  assign common0_drpdo[2] = \<const0> ;
  assign common0_drpdo[1] = \<const0> ;
  assign common0_drpdo[0] = \<const0> ;
  assign common0_drprdy = \<const0> ;
  assign gt0_drpdo[15] = \<const0> ;
  assign gt0_drpdo[14] = \<const0> ;
  assign gt0_drpdo[13] = \<const0> ;
  assign gt0_drpdo[12] = \<const0> ;
  assign gt0_drpdo[11] = \<const0> ;
  assign gt0_drpdo[10] = \<const0> ;
  assign gt0_drpdo[9] = \<const0> ;
  assign gt0_drpdo[8] = \<const0> ;
  assign gt0_drpdo[7] = \<const0> ;
  assign gt0_drpdo[6] = \<const0> ;
  assign gt0_drpdo[5] = \<const0> ;
  assign gt0_drpdo[4] = \<const0> ;
  assign gt0_drpdo[3] = \<const0> ;
  assign gt0_drpdo[2] = \<const0> ;
  assign gt0_drpdo[1] = \<const0> ;
  assign gt0_drpdo[0] = \<const0> ;
  assign gt0_drprdy = \<const0> ;
  assign gt1_drpdo[15] = \<const0> ;
  assign gt1_drpdo[14] = \<const0> ;
  assign gt1_drpdo[13] = \<const0> ;
  assign gt1_drpdo[12] = \<const0> ;
  assign gt1_drpdo[11] = \<const0> ;
  assign gt1_drpdo[10] = \<const0> ;
  assign gt1_drpdo[9] = \<const0> ;
  assign gt1_drpdo[8] = \<const0> ;
  assign gt1_drpdo[7] = \<const0> ;
  assign gt1_drpdo[6] = \<const0> ;
  assign gt1_drpdo[5] = \<const0> ;
  assign gt1_drpdo[4] = \<const0> ;
  assign gt1_drpdo[3] = \<const0> ;
  assign gt1_drpdo[2] = \<const0> ;
  assign gt1_drpdo[1] = \<const0> ;
  assign gt1_drpdo[0] = \<const0> ;
  assign gt1_drprdy = \<const0> ;
  assign gt2_drpdo[15] = \<const0> ;
  assign gt2_drpdo[14] = \<const0> ;
  assign gt2_drpdo[13] = \<const0> ;
  assign gt2_drpdo[12] = \<const0> ;
  assign gt2_drpdo[11] = \<const0> ;
  assign gt2_drpdo[10] = \<const0> ;
  assign gt2_drpdo[9] = \<const0> ;
  assign gt2_drpdo[8] = \<const0> ;
  assign gt2_drpdo[7] = \<const0> ;
  assign gt2_drpdo[6] = \<const0> ;
  assign gt2_drpdo[5] = \<const0> ;
  assign gt2_drpdo[4] = \<const0> ;
  assign gt2_drpdo[3] = \<const0> ;
  assign gt2_drpdo[2] = \<const0> ;
  assign gt2_drpdo[1] = \<const0> ;
  assign gt2_drpdo[0] = \<const0> ;
  assign gt2_drprdy = \<const0> ;
  assign gt3_drpdo[15] = \<const0> ;
  assign gt3_drpdo[14] = \<const0> ;
  assign gt3_drpdo[13] = \<const0> ;
  assign gt3_drpdo[12] = \<const0> ;
  assign gt3_drpdo[11] = \<const0> ;
  assign gt3_drpdo[10] = \<const0> ;
  assign gt3_drpdo[9] = \<const0> ;
  assign gt3_drpdo[8] = \<const0> ;
  assign gt3_drpdo[7] = \<const0> ;
  assign gt3_drpdo[6] = \<const0> ;
  assign gt3_drpdo[5] = \<const0> ;
  assign gt3_drpdo[4] = \<const0> ;
  assign gt3_drpdo[3] = \<const0> ;
  assign gt3_drpdo[2] = \<const0> ;
  assign gt3_drpdo[1] = \<const0> ;
  assign gt3_drpdo[0] = \<const0> ;
  assign gt3_drprdy = \<const0> ;
  assign gt_eyescandataerror[3] = \<const0> ;
  assign gt_eyescandataerror[2] = \<const0> ;
  assign gt_eyescandataerror[1] = \<const0> ;
  assign gt_eyescandataerror[0] = \<const0> ;
  assign gt_rxbufstatus[11] = \<const0> ;
  assign gt_rxbufstatus[10] = \<const0> ;
  assign gt_rxbufstatus[9] = \<const0> ;
  assign gt_rxbufstatus[8] = \<const0> ;
  assign gt_rxbufstatus[7] = \<const0> ;
  assign gt_rxbufstatus[6] = \<const0> ;
  assign gt_rxbufstatus[5] = \<const0> ;
  assign gt_rxbufstatus[4] = \<const0> ;
  assign gt_rxbufstatus[3] = \<const0> ;
  assign gt_rxbufstatus[2] = \<const0> ;
  assign gt_rxbufstatus[1] = \<const0> ;
  assign gt_rxbufstatus[0] = \<const0> ;
  assign gt_rxprbserr[3] = \<const0> ;
  assign gt_rxprbserr[2] = \<const0> ;
  assign gt_rxprbserr[1] = \<const0> ;
  assign gt_rxprbserr[0] = \<const0> ;
  assign gt_rxresetdone[3] = \<const0> ;
  assign gt_rxresetdone[2] = \<const0> ;
  assign gt_rxresetdone[1] = \<const0> ;
  assign gt_rxresetdone[0] = \<const0> ;
  assign gt_txbufstatus[7] = \<const0> ;
  assign gt_txbufstatus[6] = \<const0> ;
  assign gt_txbufstatus[5] = \<const0> ;
  assign gt_txbufstatus[4] = \<const0> ;
  assign gt_txbufstatus[3] = \<const0> ;
  assign gt_txbufstatus[2] = \<const0> ;
  assign gt_txbufstatus[1] = \<const0> ;
  assign gt_txbufstatus[0] = \<const0> ;
  assign gt_txresetdone[3] = \<const0> ;
  assign gt_txresetdone[2] = \<const0> ;
  assign gt_txresetdone[1] = \<const0> ;
  assign gt_txresetdone[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign rx_lane_aligner_fill_0[6] = \<const0> ;
  assign rx_lane_aligner_fill_0[5] = \<const0> ;
  assign rx_lane_aligner_fill_0[4] = \<const0> ;
  assign rx_lane_aligner_fill_0[3] = \<const0> ;
  assign rx_lane_aligner_fill_0[2] = \<const0> ;
  assign rx_lane_aligner_fill_0[1] = \<const0> ;
  assign rx_lane_aligner_fill_0[0] = \<const0> ;
  assign rx_lane_aligner_fill_1[6] = \<const0> ;
  assign rx_lane_aligner_fill_1[5] = \<const0> ;
  assign rx_lane_aligner_fill_1[4] = \<const0> ;
  assign rx_lane_aligner_fill_1[3] = \<const0> ;
  assign rx_lane_aligner_fill_1[2] = \<const0> ;
  assign rx_lane_aligner_fill_1[1] = \<const0> ;
  assign rx_lane_aligner_fill_1[0] = \<const0> ;
  assign rx_lane_aligner_fill_10[6] = \<const0> ;
  assign rx_lane_aligner_fill_10[5] = \<const0> ;
  assign rx_lane_aligner_fill_10[4] = \<const0> ;
  assign rx_lane_aligner_fill_10[3] = \<const0> ;
  assign rx_lane_aligner_fill_10[2] = \<const0> ;
  assign rx_lane_aligner_fill_10[1] = \<const0> ;
  assign rx_lane_aligner_fill_10[0] = \<const0> ;
  assign rx_lane_aligner_fill_11[6] = \<const0> ;
  assign rx_lane_aligner_fill_11[5] = \<const0> ;
  assign rx_lane_aligner_fill_11[4] = \<const0> ;
  assign rx_lane_aligner_fill_11[3] = \<const0> ;
  assign rx_lane_aligner_fill_11[2] = \<const0> ;
  assign rx_lane_aligner_fill_11[1] = \<const0> ;
  assign rx_lane_aligner_fill_11[0] = \<const0> ;
  assign rx_lane_aligner_fill_12[6] = \<const0> ;
  assign rx_lane_aligner_fill_12[5] = \<const0> ;
  assign rx_lane_aligner_fill_12[4] = \<const0> ;
  assign rx_lane_aligner_fill_12[3] = \<const0> ;
  assign rx_lane_aligner_fill_12[2] = \<const0> ;
  assign rx_lane_aligner_fill_12[1] = \<const0> ;
  assign rx_lane_aligner_fill_12[0] = \<const0> ;
  assign rx_lane_aligner_fill_13[6] = \<const0> ;
  assign rx_lane_aligner_fill_13[5] = \<const0> ;
  assign rx_lane_aligner_fill_13[4] = \<const0> ;
  assign rx_lane_aligner_fill_13[3] = \<const0> ;
  assign rx_lane_aligner_fill_13[2] = \<const0> ;
  assign rx_lane_aligner_fill_13[1] = \<const0> ;
  assign rx_lane_aligner_fill_13[0] = \<const0> ;
  assign rx_lane_aligner_fill_14[6] = \<const0> ;
  assign rx_lane_aligner_fill_14[5] = \<const0> ;
  assign rx_lane_aligner_fill_14[4] = \<const0> ;
  assign rx_lane_aligner_fill_14[3] = \<const0> ;
  assign rx_lane_aligner_fill_14[2] = \<const0> ;
  assign rx_lane_aligner_fill_14[1] = \<const0> ;
  assign rx_lane_aligner_fill_14[0] = \<const0> ;
  assign rx_lane_aligner_fill_15[6] = \<const0> ;
  assign rx_lane_aligner_fill_15[5] = \<const0> ;
  assign rx_lane_aligner_fill_15[4] = \<const0> ;
  assign rx_lane_aligner_fill_15[3] = \<const0> ;
  assign rx_lane_aligner_fill_15[2] = \<const0> ;
  assign rx_lane_aligner_fill_15[1] = \<const0> ;
  assign rx_lane_aligner_fill_15[0] = \<const0> ;
  assign rx_lane_aligner_fill_16[6] = \<const0> ;
  assign rx_lane_aligner_fill_16[5] = \<const0> ;
  assign rx_lane_aligner_fill_16[4] = \<const0> ;
  assign rx_lane_aligner_fill_16[3] = \<const0> ;
  assign rx_lane_aligner_fill_16[2] = \<const0> ;
  assign rx_lane_aligner_fill_16[1] = \<const0> ;
  assign rx_lane_aligner_fill_16[0] = \<const0> ;
  assign rx_lane_aligner_fill_17[6] = \<const0> ;
  assign rx_lane_aligner_fill_17[5] = \<const0> ;
  assign rx_lane_aligner_fill_17[4] = \<const0> ;
  assign rx_lane_aligner_fill_17[3] = \<const0> ;
  assign rx_lane_aligner_fill_17[2] = \<const0> ;
  assign rx_lane_aligner_fill_17[1] = \<const0> ;
  assign rx_lane_aligner_fill_17[0] = \<const0> ;
  assign rx_lane_aligner_fill_18[6] = \<const0> ;
  assign rx_lane_aligner_fill_18[5] = \<const0> ;
  assign rx_lane_aligner_fill_18[4] = \<const0> ;
  assign rx_lane_aligner_fill_18[3] = \<const0> ;
  assign rx_lane_aligner_fill_18[2] = \<const0> ;
  assign rx_lane_aligner_fill_18[1] = \<const0> ;
  assign rx_lane_aligner_fill_18[0] = \<const0> ;
  assign rx_lane_aligner_fill_19[6] = \<const0> ;
  assign rx_lane_aligner_fill_19[5] = \<const0> ;
  assign rx_lane_aligner_fill_19[4] = \<const0> ;
  assign rx_lane_aligner_fill_19[3] = \<const0> ;
  assign rx_lane_aligner_fill_19[2] = \<const0> ;
  assign rx_lane_aligner_fill_19[1] = \<const0> ;
  assign rx_lane_aligner_fill_19[0] = \<const0> ;
  assign rx_lane_aligner_fill_2[6] = \<const0> ;
  assign rx_lane_aligner_fill_2[5] = \<const0> ;
  assign rx_lane_aligner_fill_2[4] = \<const0> ;
  assign rx_lane_aligner_fill_2[3] = \<const0> ;
  assign rx_lane_aligner_fill_2[2] = \<const0> ;
  assign rx_lane_aligner_fill_2[1] = \<const0> ;
  assign rx_lane_aligner_fill_2[0] = \<const0> ;
  assign rx_lane_aligner_fill_3[6] = \<const0> ;
  assign rx_lane_aligner_fill_3[5] = \<const0> ;
  assign rx_lane_aligner_fill_3[4] = \<const0> ;
  assign rx_lane_aligner_fill_3[3] = \<const0> ;
  assign rx_lane_aligner_fill_3[2] = \<const0> ;
  assign rx_lane_aligner_fill_3[1] = \<const0> ;
  assign rx_lane_aligner_fill_3[0] = \<const0> ;
  assign rx_lane_aligner_fill_4[6] = \<const0> ;
  assign rx_lane_aligner_fill_4[5] = \<const0> ;
  assign rx_lane_aligner_fill_4[4] = \<const0> ;
  assign rx_lane_aligner_fill_4[3] = \<const0> ;
  assign rx_lane_aligner_fill_4[2] = \<const0> ;
  assign rx_lane_aligner_fill_4[1] = \<const0> ;
  assign rx_lane_aligner_fill_4[0] = \<const0> ;
  assign rx_lane_aligner_fill_5[6] = \<const0> ;
  assign rx_lane_aligner_fill_5[5] = \<const0> ;
  assign rx_lane_aligner_fill_5[4] = \<const0> ;
  assign rx_lane_aligner_fill_5[3] = \<const0> ;
  assign rx_lane_aligner_fill_5[2] = \<const0> ;
  assign rx_lane_aligner_fill_5[1] = \<const0> ;
  assign rx_lane_aligner_fill_5[0] = \<const0> ;
  assign rx_lane_aligner_fill_6[6] = \<const0> ;
  assign rx_lane_aligner_fill_6[5] = \<const0> ;
  assign rx_lane_aligner_fill_6[4] = \<const0> ;
  assign rx_lane_aligner_fill_6[3] = \<const0> ;
  assign rx_lane_aligner_fill_6[2] = \<const0> ;
  assign rx_lane_aligner_fill_6[1] = \<const0> ;
  assign rx_lane_aligner_fill_6[0] = \<const0> ;
  assign rx_lane_aligner_fill_7[6] = \<const0> ;
  assign rx_lane_aligner_fill_7[5] = \<const0> ;
  assign rx_lane_aligner_fill_7[4] = \<const0> ;
  assign rx_lane_aligner_fill_7[3] = \<const0> ;
  assign rx_lane_aligner_fill_7[2] = \<const0> ;
  assign rx_lane_aligner_fill_7[1] = \<const0> ;
  assign rx_lane_aligner_fill_7[0] = \<const0> ;
  assign rx_lane_aligner_fill_8[6] = \<const0> ;
  assign rx_lane_aligner_fill_8[5] = \<const0> ;
  assign rx_lane_aligner_fill_8[4] = \<const0> ;
  assign rx_lane_aligner_fill_8[3] = \<const0> ;
  assign rx_lane_aligner_fill_8[2] = \<const0> ;
  assign rx_lane_aligner_fill_8[1] = \<const0> ;
  assign rx_lane_aligner_fill_8[0] = \<const0> ;
  assign rx_lane_aligner_fill_9[6] = \<const0> ;
  assign rx_lane_aligner_fill_9[5] = \<const0> ;
  assign rx_lane_aligner_fill_9[4] = \<const0> ;
  assign rx_lane_aligner_fill_9[3] = \<const0> ;
  assign rx_lane_aligner_fill_9[2] = \<const0> ;
  assign rx_lane_aligner_fill_9[1] = \<const0> ;
  assign rx_lane_aligner_fill_9[0] = \<const0> ;
  assign rx_ptp_pcslane_out[4] = \<const0> ;
  assign rx_ptp_pcslane_out[3] = \<const0> ;
  assign rx_ptp_pcslane_out[2] = \<const0> ;
  assign rx_ptp_pcslane_out[1] = \<const0> ;
  assign rx_ptp_pcslane_out[0] = \<const0> ;
  assign rx_ptp_tstamp_out[79] = \<const0> ;
  assign rx_ptp_tstamp_out[78] = \<const0> ;
  assign rx_ptp_tstamp_out[77] = \<const0> ;
  assign rx_ptp_tstamp_out[76] = \<const0> ;
  assign rx_ptp_tstamp_out[75] = \<const0> ;
  assign rx_ptp_tstamp_out[74] = \<const0> ;
  assign rx_ptp_tstamp_out[73] = \<const0> ;
  assign rx_ptp_tstamp_out[72] = \<const0> ;
  assign rx_ptp_tstamp_out[71] = \<const0> ;
  assign rx_ptp_tstamp_out[70] = \<const0> ;
  assign rx_ptp_tstamp_out[69] = \<const0> ;
  assign rx_ptp_tstamp_out[68] = \<const0> ;
  assign rx_ptp_tstamp_out[67] = \<const0> ;
  assign rx_ptp_tstamp_out[66] = \<const0> ;
  assign rx_ptp_tstamp_out[65] = \<const0> ;
  assign rx_ptp_tstamp_out[64] = \<const0> ;
  assign rx_ptp_tstamp_out[63] = \<const0> ;
  assign rx_ptp_tstamp_out[62] = \<const0> ;
  assign rx_ptp_tstamp_out[61] = \<const0> ;
  assign rx_ptp_tstamp_out[60] = \<const0> ;
  assign rx_ptp_tstamp_out[59] = \<const0> ;
  assign rx_ptp_tstamp_out[58] = \<const0> ;
  assign rx_ptp_tstamp_out[57] = \<const0> ;
  assign rx_ptp_tstamp_out[56] = \<const0> ;
  assign rx_ptp_tstamp_out[55] = \<const0> ;
  assign rx_ptp_tstamp_out[54] = \<const0> ;
  assign rx_ptp_tstamp_out[53] = \<const0> ;
  assign rx_ptp_tstamp_out[52] = \<const0> ;
  assign rx_ptp_tstamp_out[51] = \<const0> ;
  assign rx_ptp_tstamp_out[50] = \<const0> ;
  assign rx_ptp_tstamp_out[49] = \<const0> ;
  assign rx_ptp_tstamp_out[48] = \<const0> ;
  assign rx_ptp_tstamp_out[47] = \<const0> ;
  assign rx_ptp_tstamp_out[46] = \<const0> ;
  assign rx_ptp_tstamp_out[45] = \<const0> ;
  assign rx_ptp_tstamp_out[44] = \<const0> ;
  assign rx_ptp_tstamp_out[43] = \<const0> ;
  assign rx_ptp_tstamp_out[42] = \<const0> ;
  assign rx_ptp_tstamp_out[41] = \<const0> ;
  assign rx_ptp_tstamp_out[40] = \<const0> ;
  assign rx_ptp_tstamp_out[39] = \<const0> ;
  assign rx_ptp_tstamp_out[38] = \<const0> ;
  assign rx_ptp_tstamp_out[37] = \<const0> ;
  assign rx_ptp_tstamp_out[36] = \<const0> ;
  assign rx_ptp_tstamp_out[35] = \<const0> ;
  assign rx_ptp_tstamp_out[34] = \<const0> ;
  assign rx_ptp_tstamp_out[33] = \<const0> ;
  assign rx_ptp_tstamp_out[32] = \<const0> ;
  assign rx_ptp_tstamp_out[31] = \<const0> ;
  assign rx_ptp_tstamp_out[30] = \<const0> ;
  assign rx_ptp_tstamp_out[29] = \<const0> ;
  assign rx_ptp_tstamp_out[28] = \<const0> ;
  assign rx_ptp_tstamp_out[27] = \<const0> ;
  assign rx_ptp_tstamp_out[26] = \<const0> ;
  assign rx_ptp_tstamp_out[25] = \<const0> ;
  assign rx_ptp_tstamp_out[24] = \<const0> ;
  assign rx_ptp_tstamp_out[23] = \<const0> ;
  assign rx_ptp_tstamp_out[22] = \<const0> ;
  assign rx_ptp_tstamp_out[21] = \<const0> ;
  assign rx_ptp_tstamp_out[20] = \<const0> ;
  assign rx_ptp_tstamp_out[19] = \<const0> ;
  assign rx_ptp_tstamp_out[18] = \<const0> ;
  assign rx_ptp_tstamp_out[17] = \<const0> ;
  assign rx_ptp_tstamp_out[16] = \<const0> ;
  assign rx_ptp_tstamp_out[15] = \<const0> ;
  assign rx_ptp_tstamp_out[14] = \<const0> ;
  assign rx_ptp_tstamp_out[13] = \<const0> ;
  assign rx_ptp_tstamp_out[12] = \<const0> ;
  assign rx_ptp_tstamp_out[11] = \<const0> ;
  assign rx_ptp_tstamp_out[10] = \<const0> ;
  assign rx_ptp_tstamp_out[9] = \<const0> ;
  assign rx_ptp_tstamp_out[8] = \<const0> ;
  assign rx_ptp_tstamp_out[7] = \<const0> ;
  assign rx_ptp_tstamp_out[6] = \<const0> ;
  assign rx_ptp_tstamp_out[5] = \<const0> ;
  assign rx_ptp_tstamp_out[4] = \<const0> ;
  assign rx_ptp_tstamp_out[3] = \<const0> ;
  assign rx_ptp_tstamp_out[2] = \<const0> ;
  assign rx_ptp_tstamp_out[1] = \<const0> ;
  assign rx_ptp_tstamp_out[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[7] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[6] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[5] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[4] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[3] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[2] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[1] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7_valid = \<const0> ;
  assign stat_rx_pause = \<const0> ;
  assign stat_rx_pause_quanta0[15] = \<const0> ;
  assign stat_rx_pause_quanta0[14] = \<const0> ;
  assign stat_rx_pause_quanta0[13] = \<const0> ;
  assign stat_rx_pause_quanta0[12] = \<const0> ;
  assign stat_rx_pause_quanta0[11] = \<const0> ;
  assign stat_rx_pause_quanta0[10] = \<const0> ;
  assign stat_rx_pause_quanta0[9] = \<const0> ;
  assign stat_rx_pause_quanta0[8] = \<const0> ;
  assign stat_rx_pause_quanta0[7] = \<const0> ;
  assign stat_rx_pause_quanta0[6] = \<const0> ;
  assign stat_rx_pause_quanta0[5] = \<const0> ;
  assign stat_rx_pause_quanta0[4] = \<const0> ;
  assign stat_rx_pause_quanta0[3] = \<const0> ;
  assign stat_rx_pause_quanta0[2] = \<const0> ;
  assign stat_rx_pause_quanta0[1] = \<const0> ;
  assign stat_rx_pause_quanta0[0] = \<const0> ;
  assign stat_rx_pause_quanta1[15] = \<const0> ;
  assign stat_rx_pause_quanta1[14] = \<const0> ;
  assign stat_rx_pause_quanta1[13] = \<const0> ;
  assign stat_rx_pause_quanta1[12] = \<const0> ;
  assign stat_rx_pause_quanta1[11] = \<const0> ;
  assign stat_rx_pause_quanta1[10] = \<const0> ;
  assign stat_rx_pause_quanta1[9] = \<const0> ;
  assign stat_rx_pause_quanta1[8] = \<const0> ;
  assign stat_rx_pause_quanta1[7] = \<const0> ;
  assign stat_rx_pause_quanta1[6] = \<const0> ;
  assign stat_rx_pause_quanta1[5] = \<const0> ;
  assign stat_rx_pause_quanta1[4] = \<const0> ;
  assign stat_rx_pause_quanta1[3] = \<const0> ;
  assign stat_rx_pause_quanta1[2] = \<const0> ;
  assign stat_rx_pause_quanta1[1] = \<const0> ;
  assign stat_rx_pause_quanta1[0] = \<const0> ;
  assign stat_rx_pause_quanta2[15] = \<const0> ;
  assign stat_rx_pause_quanta2[14] = \<const0> ;
  assign stat_rx_pause_quanta2[13] = \<const0> ;
  assign stat_rx_pause_quanta2[12] = \<const0> ;
  assign stat_rx_pause_quanta2[11] = \<const0> ;
  assign stat_rx_pause_quanta2[10] = \<const0> ;
  assign stat_rx_pause_quanta2[9] = \<const0> ;
  assign stat_rx_pause_quanta2[8] = \<const0> ;
  assign stat_rx_pause_quanta2[7] = \<const0> ;
  assign stat_rx_pause_quanta2[6] = \<const0> ;
  assign stat_rx_pause_quanta2[5] = \<const0> ;
  assign stat_rx_pause_quanta2[4] = \<const0> ;
  assign stat_rx_pause_quanta2[3] = \<const0> ;
  assign stat_rx_pause_quanta2[2] = \<const0> ;
  assign stat_rx_pause_quanta2[1] = \<const0> ;
  assign stat_rx_pause_quanta2[0] = \<const0> ;
  assign stat_rx_pause_quanta3[15] = \<const0> ;
  assign stat_rx_pause_quanta3[14] = \<const0> ;
  assign stat_rx_pause_quanta3[13] = \<const0> ;
  assign stat_rx_pause_quanta3[12] = \<const0> ;
  assign stat_rx_pause_quanta3[11] = \<const0> ;
  assign stat_rx_pause_quanta3[10] = \<const0> ;
  assign stat_rx_pause_quanta3[9] = \<const0> ;
  assign stat_rx_pause_quanta3[8] = \<const0> ;
  assign stat_rx_pause_quanta3[7] = \<const0> ;
  assign stat_rx_pause_quanta3[6] = \<const0> ;
  assign stat_rx_pause_quanta3[5] = \<const0> ;
  assign stat_rx_pause_quanta3[4] = \<const0> ;
  assign stat_rx_pause_quanta3[3] = \<const0> ;
  assign stat_rx_pause_quanta3[2] = \<const0> ;
  assign stat_rx_pause_quanta3[1] = \<const0> ;
  assign stat_rx_pause_quanta3[0] = \<const0> ;
  assign stat_rx_pause_quanta4[15] = \<const0> ;
  assign stat_rx_pause_quanta4[14] = \<const0> ;
  assign stat_rx_pause_quanta4[13] = \<const0> ;
  assign stat_rx_pause_quanta4[12] = \<const0> ;
  assign stat_rx_pause_quanta4[11] = \<const0> ;
  assign stat_rx_pause_quanta4[10] = \<const0> ;
  assign stat_rx_pause_quanta4[9] = \<const0> ;
  assign stat_rx_pause_quanta4[8] = \<const0> ;
  assign stat_rx_pause_quanta4[7] = \<const0> ;
  assign stat_rx_pause_quanta4[6] = \<const0> ;
  assign stat_rx_pause_quanta4[5] = \<const0> ;
  assign stat_rx_pause_quanta4[4] = \<const0> ;
  assign stat_rx_pause_quanta4[3] = \<const0> ;
  assign stat_rx_pause_quanta4[2] = \<const0> ;
  assign stat_rx_pause_quanta4[1] = \<const0> ;
  assign stat_rx_pause_quanta4[0] = \<const0> ;
  assign stat_rx_pause_quanta5[15] = \<const0> ;
  assign stat_rx_pause_quanta5[14] = \<const0> ;
  assign stat_rx_pause_quanta5[13] = \<const0> ;
  assign stat_rx_pause_quanta5[12] = \<const0> ;
  assign stat_rx_pause_quanta5[11] = \<const0> ;
  assign stat_rx_pause_quanta5[10] = \<const0> ;
  assign stat_rx_pause_quanta5[9] = \<const0> ;
  assign stat_rx_pause_quanta5[8] = \<const0> ;
  assign stat_rx_pause_quanta5[7] = \<const0> ;
  assign stat_rx_pause_quanta5[6] = \<const0> ;
  assign stat_rx_pause_quanta5[5] = \<const0> ;
  assign stat_rx_pause_quanta5[4] = \<const0> ;
  assign stat_rx_pause_quanta5[3] = \<const0> ;
  assign stat_rx_pause_quanta5[2] = \<const0> ;
  assign stat_rx_pause_quanta5[1] = \<const0> ;
  assign stat_rx_pause_quanta5[0] = \<const0> ;
  assign stat_rx_pause_quanta6[15] = \<const0> ;
  assign stat_rx_pause_quanta6[14] = \<const0> ;
  assign stat_rx_pause_quanta6[13] = \<const0> ;
  assign stat_rx_pause_quanta6[12] = \<const0> ;
  assign stat_rx_pause_quanta6[11] = \<const0> ;
  assign stat_rx_pause_quanta6[10] = \<const0> ;
  assign stat_rx_pause_quanta6[9] = \<const0> ;
  assign stat_rx_pause_quanta6[8] = \<const0> ;
  assign stat_rx_pause_quanta6[7] = \<const0> ;
  assign stat_rx_pause_quanta6[6] = \<const0> ;
  assign stat_rx_pause_quanta6[5] = \<const0> ;
  assign stat_rx_pause_quanta6[4] = \<const0> ;
  assign stat_rx_pause_quanta6[3] = \<const0> ;
  assign stat_rx_pause_quanta6[2] = \<const0> ;
  assign stat_rx_pause_quanta6[1] = \<const0> ;
  assign stat_rx_pause_quanta6[0] = \<const0> ;
  assign stat_rx_pause_quanta7[15] = \<const0> ;
  assign stat_rx_pause_quanta7[14] = \<const0> ;
  assign stat_rx_pause_quanta7[13] = \<const0> ;
  assign stat_rx_pause_quanta7[12] = \<const0> ;
  assign stat_rx_pause_quanta7[11] = \<const0> ;
  assign stat_rx_pause_quanta7[10] = \<const0> ;
  assign stat_rx_pause_quanta7[9] = \<const0> ;
  assign stat_rx_pause_quanta7[8] = \<const0> ;
  assign stat_rx_pause_quanta7[7] = \<const0> ;
  assign stat_rx_pause_quanta7[6] = \<const0> ;
  assign stat_rx_pause_quanta7[5] = \<const0> ;
  assign stat_rx_pause_quanta7[4] = \<const0> ;
  assign stat_rx_pause_quanta7[3] = \<const0> ;
  assign stat_rx_pause_quanta7[2] = \<const0> ;
  assign stat_rx_pause_quanta7[1] = \<const0> ;
  assign stat_rx_pause_quanta7[0] = \<const0> ;
  assign stat_rx_pause_quanta8[15] = \<const0> ;
  assign stat_rx_pause_quanta8[14] = \<const0> ;
  assign stat_rx_pause_quanta8[13] = \<const0> ;
  assign stat_rx_pause_quanta8[12] = \<const0> ;
  assign stat_rx_pause_quanta8[11] = \<const0> ;
  assign stat_rx_pause_quanta8[10] = \<const0> ;
  assign stat_rx_pause_quanta8[9] = \<const0> ;
  assign stat_rx_pause_quanta8[8] = \<const0> ;
  assign stat_rx_pause_quanta8[7] = \<const0> ;
  assign stat_rx_pause_quanta8[6] = \<const0> ;
  assign stat_rx_pause_quanta8[5] = \<const0> ;
  assign stat_rx_pause_quanta8[4] = \<const0> ;
  assign stat_rx_pause_quanta8[3] = \<const0> ;
  assign stat_rx_pause_quanta8[2] = \<const0> ;
  assign stat_rx_pause_quanta8[1] = \<const0> ;
  assign stat_rx_pause_quanta8[0] = \<const0> ;
  assign stat_rx_pause_req[8] = \<const0> ;
  assign stat_rx_pause_req[7] = \<const0> ;
  assign stat_rx_pause_req[6] = \<const0> ;
  assign stat_rx_pause_req[5] = \<const0> ;
  assign stat_rx_pause_req[4] = \<const0> ;
  assign stat_rx_pause_req[3] = \<const0> ;
  assign stat_rx_pause_req[2] = \<const0> ;
  assign stat_rx_pause_req[1] = \<const0> ;
  assign stat_rx_pause_req[0] = \<const0> ;
  assign stat_rx_pause_valid[8] = \<const0> ;
  assign stat_rx_pause_valid[7] = \<const0> ;
  assign stat_rx_pause_valid[6] = \<const0> ;
  assign stat_rx_pause_valid[5] = \<const0> ;
  assign stat_rx_pause_valid[4] = \<const0> ;
  assign stat_rx_pause_valid[3] = \<const0> ;
  assign stat_rx_pause_valid[2] = \<const0> ;
  assign stat_rx_pause_valid[1] = \<const0> ;
  assign stat_rx_pause_valid[0] = \<const0> ;
  assign stat_rx_rsfec_am_lock0 = \<const0> ;
  assign stat_rx_rsfec_am_lock1 = \<const0> ;
  assign stat_rx_rsfec_am_lock2 = \<const0> ;
  assign stat_rx_rsfec_am_lock3 = \<const0> ;
  assign stat_rx_rsfec_corrected_cw_inc = \<const0> ;
  assign stat_rx_rsfec_cw_inc = \<const0> ;
  assign stat_rx_rsfec_err_count0_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count0_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count0_inc[0] = \<const0> ;
  assign stat_rx_rsfec_err_count1_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count1_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count1_inc[0] = \<const0> ;
  assign stat_rx_rsfec_err_count2_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count2_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count2_inc[0] = \<const0> ;
  assign stat_rx_rsfec_err_count3_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count3_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count3_inc[0] = \<const0> ;
  assign stat_rx_rsfec_hi_ser = \<const0> ;
  assign stat_rx_rsfec_lane_alignment_status = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[0] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[0] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[0] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[0] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[7] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[6] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[5] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[4] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[3] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[2] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[1] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[0] = \<const0> ;
  assign stat_rx_rsfec_rsvd[31] = \<const0> ;
  assign stat_rx_rsfec_rsvd[30] = \<const0> ;
  assign stat_rx_rsfec_rsvd[29] = \<const0> ;
  assign stat_rx_rsfec_rsvd[28] = \<const0> ;
  assign stat_rx_rsfec_rsvd[27] = \<const0> ;
  assign stat_rx_rsfec_rsvd[26] = \<const0> ;
  assign stat_rx_rsfec_rsvd[25] = \<const0> ;
  assign stat_rx_rsfec_rsvd[24] = \<const0> ;
  assign stat_rx_rsfec_rsvd[23] = \<const0> ;
  assign stat_rx_rsfec_rsvd[22] = \<const0> ;
  assign stat_rx_rsfec_rsvd[21] = \<const0> ;
  assign stat_rx_rsfec_rsvd[20] = \<const0> ;
  assign stat_rx_rsfec_rsvd[19] = \<const0> ;
  assign stat_rx_rsfec_rsvd[18] = \<const0> ;
  assign stat_rx_rsfec_rsvd[17] = \<const0> ;
  assign stat_rx_rsfec_rsvd[16] = \<const0> ;
  assign stat_rx_rsfec_rsvd[15] = \<const0> ;
  assign stat_rx_rsfec_rsvd[14] = \<const0> ;
  assign stat_rx_rsfec_rsvd[13] = \<const0> ;
  assign stat_rx_rsfec_rsvd[12] = \<const0> ;
  assign stat_rx_rsfec_rsvd[11] = \<const0> ;
  assign stat_rx_rsfec_rsvd[10] = \<const0> ;
  assign stat_rx_rsfec_rsvd[9] = \<const0> ;
  assign stat_rx_rsfec_rsvd[8] = \<const0> ;
  assign stat_rx_rsfec_rsvd[7] = \<const0> ;
  assign stat_rx_rsfec_rsvd[6] = \<const0> ;
  assign stat_rx_rsfec_rsvd[5] = \<const0> ;
  assign stat_rx_rsfec_rsvd[4] = \<const0> ;
  assign stat_rx_rsfec_rsvd[3] = \<const0> ;
  assign stat_rx_rsfec_rsvd[2] = \<const0> ;
  assign stat_rx_rsfec_rsvd[1] = \<const0> ;
  assign stat_rx_rsfec_rsvd[0] = \<const0> ;
  assign stat_rx_rsfec_uncorrected_cw_inc = \<const0> ;
  assign stat_rx_user_pause = \<const0> ;
  assign stat_tx_pause = \<const0> ;
  assign stat_tx_pause_valid[8] = \<const0> ;
  assign stat_tx_pause_valid[7] = \<const0> ;
  assign stat_tx_pause_valid[6] = \<const0> ;
  assign stat_tx_pause_valid[5] = \<const0> ;
  assign stat_tx_pause_valid[4] = \<const0> ;
  assign stat_tx_pause_valid[3] = \<const0> ;
  assign stat_tx_pause_valid[2] = \<const0> ;
  assign stat_tx_pause_valid[1] = \<const0> ;
  assign stat_tx_pause_valid[0] = \<const0> ;
  assign stat_tx_ptp_fifo_read_error = \<const0> ;
  assign stat_tx_ptp_fifo_write_error = \<const0> ;
  assign stat_tx_user_pause = \<const0> ;
  assign tx_ptp_pcslane_out[4] = \<const0> ;
  assign tx_ptp_pcslane_out[3] = \<const0> ;
  assign tx_ptp_pcslane_out[2] = \<const0> ;
  assign tx_ptp_pcslane_out[1] = \<const0> ;
  assign tx_ptp_pcslane_out[0] = \<const0> ;
  assign tx_ptp_tstamp_out[79] = \<const0> ;
  assign tx_ptp_tstamp_out[78] = \<const0> ;
  assign tx_ptp_tstamp_out[77] = \<const0> ;
  assign tx_ptp_tstamp_out[76] = \<const0> ;
  assign tx_ptp_tstamp_out[75] = \<const0> ;
  assign tx_ptp_tstamp_out[74] = \<const0> ;
  assign tx_ptp_tstamp_out[73] = \<const0> ;
  assign tx_ptp_tstamp_out[72] = \<const0> ;
  assign tx_ptp_tstamp_out[71] = \<const0> ;
  assign tx_ptp_tstamp_out[70] = \<const0> ;
  assign tx_ptp_tstamp_out[69] = \<const0> ;
  assign tx_ptp_tstamp_out[68] = \<const0> ;
  assign tx_ptp_tstamp_out[67] = \<const0> ;
  assign tx_ptp_tstamp_out[66] = \<const0> ;
  assign tx_ptp_tstamp_out[65] = \<const0> ;
  assign tx_ptp_tstamp_out[64] = \<const0> ;
  assign tx_ptp_tstamp_out[63] = \<const0> ;
  assign tx_ptp_tstamp_out[62] = \<const0> ;
  assign tx_ptp_tstamp_out[61] = \<const0> ;
  assign tx_ptp_tstamp_out[60] = \<const0> ;
  assign tx_ptp_tstamp_out[59] = \<const0> ;
  assign tx_ptp_tstamp_out[58] = \<const0> ;
  assign tx_ptp_tstamp_out[57] = \<const0> ;
  assign tx_ptp_tstamp_out[56] = \<const0> ;
  assign tx_ptp_tstamp_out[55] = \<const0> ;
  assign tx_ptp_tstamp_out[54] = \<const0> ;
  assign tx_ptp_tstamp_out[53] = \<const0> ;
  assign tx_ptp_tstamp_out[52] = \<const0> ;
  assign tx_ptp_tstamp_out[51] = \<const0> ;
  assign tx_ptp_tstamp_out[50] = \<const0> ;
  assign tx_ptp_tstamp_out[49] = \<const0> ;
  assign tx_ptp_tstamp_out[48] = \<const0> ;
  assign tx_ptp_tstamp_out[47] = \<const0> ;
  assign tx_ptp_tstamp_out[46] = \<const0> ;
  assign tx_ptp_tstamp_out[45] = \<const0> ;
  assign tx_ptp_tstamp_out[44] = \<const0> ;
  assign tx_ptp_tstamp_out[43] = \<const0> ;
  assign tx_ptp_tstamp_out[42] = \<const0> ;
  assign tx_ptp_tstamp_out[41] = \<const0> ;
  assign tx_ptp_tstamp_out[40] = \<const0> ;
  assign tx_ptp_tstamp_out[39] = \<const0> ;
  assign tx_ptp_tstamp_out[38] = \<const0> ;
  assign tx_ptp_tstamp_out[37] = \<const0> ;
  assign tx_ptp_tstamp_out[36] = \<const0> ;
  assign tx_ptp_tstamp_out[35] = \<const0> ;
  assign tx_ptp_tstamp_out[34] = \<const0> ;
  assign tx_ptp_tstamp_out[33] = \<const0> ;
  assign tx_ptp_tstamp_out[32] = \<const0> ;
  assign tx_ptp_tstamp_out[31] = \<const0> ;
  assign tx_ptp_tstamp_out[30] = \<const0> ;
  assign tx_ptp_tstamp_out[29] = \<const0> ;
  assign tx_ptp_tstamp_out[28] = \<const0> ;
  assign tx_ptp_tstamp_out[27] = \<const0> ;
  assign tx_ptp_tstamp_out[26] = \<const0> ;
  assign tx_ptp_tstamp_out[25] = \<const0> ;
  assign tx_ptp_tstamp_out[24] = \<const0> ;
  assign tx_ptp_tstamp_out[23] = \<const0> ;
  assign tx_ptp_tstamp_out[22] = \<const0> ;
  assign tx_ptp_tstamp_out[21] = \<const0> ;
  assign tx_ptp_tstamp_out[20] = \<const0> ;
  assign tx_ptp_tstamp_out[19] = \<const0> ;
  assign tx_ptp_tstamp_out[18] = \<const0> ;
  assign tx_ptp_tstamp_out[17] = \<const0> ;
  assign tx_ptp_tstamp_out[16] = \<const0> ;
  assign tx_ptp_tstamp_out[15] = \<const0> ;
  assign tx_ptp_tstamp_out[14] = \<const0> ;
  assign tx_ptp_tstamp_out[13] = \<const0> ;
  assign tx_ptp_tstamp_out[12] = \<const0> ;
  assign tx_ptp_tstamp_out[11] = \<const0> ;
  assign tx_ptp_tstamp_out[10] = \<const0> ;
  assign tx_ptp_tstamp_out[9] = \<const0> ;
  assign tx_ptp_tstamp_out[8] = \<const0> ;
  assign tx_ptp_tstamp_out[7] = \<const0> ;
  assign tx_ptp_tstamp_out[6] = \<const0> ;
  assign tx_ptp_tstamp_out[5] = \<const0> ;
  assign tx_ptp_tstamp_out[4] = \<const0> ;
  assign tx_ptp_tstamp_out[3] = \<const0> ;
  assign tx_ptp_tstamp_out[2] = \<const0> ;
  assign tx_ptp_tstamp_out[1] = \<const0> ;
  assign tx_ptp_tstamp_out[0] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[15] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[14] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[13] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[12] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[11] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[10] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[9] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[8] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[7] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[6] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[5] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[4] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[3] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[2] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[1] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[0] = \<const0> ;
  assign tx_ptp_tstamp_valid_out = \<const0> ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    BUFG_GT_GTREFCLK_INST
       (.CE(xlnx_opt_),
        .CEMASK(1'b1),
        .CLR(xlnx_opt__1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gt_ref_clk_int),
        .O(gt_ref_clk_out));
  LUT4 #(
    .INIT(16'h8000)) 
    BUFG_GT_GTREFCLK_INST_i_1
       (.I0(gt_powergoodout[1]),
        .I1(gt_powergoodout[0]),
        .I2(gt_powergoodout[3]),
        .I3(gt_powergoodout[2]),
        .O(gtpowergood_int));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(gtpowergood_int),
        .CESYNC(xlnx_opt_),
        .CLK(gt_ref_clk_int),
        .CLR(1'b0),
        .CLRSYNC(xlnx_opt__1));
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_GTREFCLK_INST
       (.CEB(1'b0),
        .I(gt_ref_clk_p),
        .IB(gt_ref_clk_n),
        .O(gtrefclk00_int),
        .ODIV2(gt_ref_clk_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[1:0]),
        .DIB(rx_dataout0[3:2]),
        .DIC(rx_dataout0[5:4]),
        .DID(rx_dataout0[7:6]),
        .DIE(rx_dataout0[9:8]),
        .DIF(rx_dataout0[11:10]),
        .DIG(rx_dataout0[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [1:0]),
        .DOB(\dout[0]_0 [3:2]),
        .DOC(\dout[0]_0 [5:4]),
        .DOD(\dout[0]_0 [7:6]),
        .DOE(\dout[0]_0 [9:8]),
        .DOF(\dout[0]_0 [11:10]),
        .DOG(\dout[0]_0 [13:12]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[113:112]),
        .DIB(rx_dataout0[115:114]),
        .DIC(rx_dataout0[117:116]),
        .DID(rx_dataout0[119:118]),
        .DIE(rx_dataout0[121:120]),
        .DIF(rx_dataout0[123:122]),
        .DIG(rx_dataout0[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [113:112]),
        .DOB(\dout[0]_0 [115:114]),
        .DOC(\dout[0]_0 [117:116]),
        .DOD(\dout[0]_0 [119:118]),
        .DOE(\dout[0]_0 [121:120]),
        .DOF(\dout[0]_0 [123:122]),
        .DOG(\dout[0]_0 [125:124]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[127:126]),
        .DIB(rx_mtyout0[1:0]),
        .DIC(rx_mtyout0[3:2]),
        .DID({rx_eopout0,rx_sopout0}),
        .DIE({rx_enaout0,rx_errout0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [127:126]),
        .DOB(\dout[0]_0 [129:128]),
        .DOC(\dout[0]_0 [131:130]),
        .DOD(\dout[0]_0 [133:132]),
        .DOE(\dout[0]_0 [135:134]),
        .DOF(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[15:14]),
        .DIB(rx_dataout0[17:16]),
        .DIC(rx_dataout0[19:18]),
        .DID(rx_dataout0[21:20]),
        .DIE(rx_dataout0[23:22]),
        .DIF(rx_dataout0[25:24]),
        .DIG(rx_dataout0[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [15:14]),
        .DOB(\dout[0]_0 [17:16]),
        .DOC(\dout[0]_0 [19:18]),
        .DOD(\dout[0]_0 [21:20]),
        .DOE(\dout[0]_0 [23:22]),
        .DOF(\dout[0]_0 [25:24]),
        .DOG(\dout[0]_0 [27:26]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[29:28]),
        .DIB(rx_dataout0[31:30]),
        .DIC(rx_dataout0[33:32]),
        .DID(rx_dataout0[35:34]),
        .DIE(rx_dataout0[37:36]),
        .DIF(rx_dataout0[39:38]),
        .DIG(rx_dataout0[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [29:28]),
        .DOB(\dout[0]_0 [31:30]),
        .DOC(\dout[0]_0 [33:32]),
        .DOD(\dout[0]_0 [35:34]),
        .DOE(\dout[0]_0 [37:36]),
        .DOF(\dout[0]_0 [39:38]),
        .DOG(\dout[0]_0 [41:40]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[43:42]),
        .DIB(rx_dataout0[45:44]),
        .DIC(rx_dataout0[47:46]),
        .DID(rx_dataout0[49:48]),
        .DIE(rx_dataout0[51:50]),
        .DIF(rx_dataout0[53:52]),
        .DIG(rx_dataout0[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [43:42]),
        .DOB(\dout[0]_0 [45:44]),
        .DOC(\dout[0]_0 [47:46]),
        .DOD(\dout[0]_0 [49:48]),
        .DOE(\dout[0]_0 [51:50]),
        .DOF(\dout[0]_0 [53:52]),
        .DOG(\dout[0]_0 [55:54]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[57:56]),
        .DIB(rx_dataout0[59:58]),
        .DIC(rx_dataout0[61:60]),
        .DID(rx_dataout0[63:62]),
        .DIE(rx_dataout0[65:64]),
        .DIF(rx_dataout0[67:66]),
        .DIG(rx_dataout0[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [57:56]),
        .DOB(\dout[0]_0 [59:58]),
        .DOC(\dout[0]_0 [61:60]),
        .DOD(\dout[0]_0 [63:62]),
        .DOE(\dout[0]_0 [65:64]),
        .DOF(\dout[0]_0 [67:66]),
        .DOG(\dout[0]_0 [69:68]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[71:70]),
        .DIB(rx_dataout0[73:72]),
        .DIC(rx_dataout0[75:74]),
        .DID(rx_dataout0[77:76]),
        .DIE(rx_dataout0[79:78]),
        .DIF(rx_dataout0[81:80]),
        .DIG(rx_dataout0[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [71:70]),
        .DOB(\dout[0]_0 [73:72]),
        .DOC(\dout[0]_0 [75:74]),
        .DOD(\dout[0]_0 [77:76]),
        .DOE(\dout[0]_0 [79:78]),
        .DOF(\dout[0]_0 [81:80]),
        .DOG(\dout[0]_0 [83:82]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[85:84]),
        .DIB(rx_dataout0[87:86]),
        .DIC(rx_dataout0[89:88]),
        .DID(rx_dataout0[91:90]),
        .DIE(rx_dataout0[93:92]),
        .DIF(rx_dataout0[95:94]),
        .DIG(rx_dataout0[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [85:84]),
        .DOB(\dout[0]_0 [87:86]),
        .DOC(\dout[0]_0 [89:88]),
        .DOD(\dout[0]_0 [91:90]),
        .DOE(\dout[0]_0 [93:92]),
        .DOF(\dout[0]_0 [95:94]),
        .DOG(\dout[0]_0 [97:96]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[99:98]),
        .DIB(rx_dataout0[101:100]),
        .DIC(rx_dataout0[103:102]),
        .DID(rx_dataout0[105:104]),
        .DIE(rx_dataout0[107:106]),
        .DIF(rx_dataout0[109:108]),
        .DIG(rx_dataout0[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [99:98]),
        .DOB(\dout[0]_0 [101:100]),
        .DOC(\dout[0]_0 [103:102]),
        .DOD(\dout[0]_0 [105:104]),
        .DOE(\dout[0]_0 [107:106]),
        .DOF(\dout[0]_0 [109:108]),
        .DOG(\dout[0]_0 [111:110]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[1:0]),
        .DIB(rx_dataout1[3:2]),
        .DIC(rx_dataout1[5:4]),
        .DID(rx_dataout1[7:6]),
        .DIE(rx_dataout1[9:8]),
        .DIF(rx_dataout1[11:10]),
        .DIG(rx_dataout1[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [1:0]),
        .DOB(\dout[1]_1 [3:2]),
        .DOC(\dout[1]_1 [5:4]),
        .DOD(\dout[1]_1 [7:6]),
        .DOE(\dout[1]_1 [9:8]),
        .DOF(\dout[1]_1 [11:10]),
        .DOG(\dout[1]_1 [13:12]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[113:112]),
        .DIB(rx_dataout1[115:114]),
        .DIC(rx_dataout1[117:116]),
        .DID(rx_dataout1[119:118]),
        .DIE(rx_dataout1[121:120]),
        .DIF(rx_dataout1[123:122]),
        .DIG(rx_dataout1[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [113:112]),
        .DOB(\dout[1]_1 [115:114]),
        .DOC(\dout[1]_1 [117:116]),
        .DOD(\dout[1]_1 [119:118]),
        .DOE(\dout[1]_1 [121:120]),
        .DOF(\dout[1]_1 [123:122]),
        .DOG(\dout[1]_1 [125:124]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[127:126]),
        .DIB(rx_mtyout1[1:0]),
        .DIC(rx_mtyout1[3:2]),
        .DID({rx_eopout1,rx_sopout1}),
        .DIE({rx_enaout1,rx_errout1}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [127:126]),
        .DOB(\dout[1]_1 [129:128]),
        .DOC(\dout[1]_1 [131:130]),
        .DOD(\dout[1]_1 [133:132]),
        .DOE(\dout[1]_1 [135:134]),
        .DOF(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[15:14]),
        .DIB(rx_dataout1[17:16]),
        .DIC(rx_dataout1[19:18]),
        .DID(rx_dataout1[21:20]),
        .DIE(rx_dataout1[23:22]),
        .DIF(rx_dataout1[25:24]),
        .DIG(rx_dataout1[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [15:14]),
        .DOB(\dout[1]_1 [17:16]),
        .DOC(\dout[1]_1 [19:18]),
        .DOD(\dout[1]_1 [21:20]),
        .DOE(\dout[1]_1 [23:22]),
        .DOF(\dout[1]_1 [25:24]),
        .DOG(\dout[1]_1 [27:26]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[29:28]),
        .DIB(rx_dataout1[31:30]),
        .DIC(rx_dataout1[33:32]),
        .DID(rx_dataout1[35:34]),
        .DIE(rx_dataout1[37:36]),
        .DIF(rx_dataout1[39:38]),
        .DIG(rx_dataout1[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [29:28]),
        .DOB(\dout[1]_1 [31:30]),
        .DOC(\dout[1]_1 [33:32]),
        .DOD(\dout[1]_1 [35:34]),
        .DOE(\dout[1]_1 [37:36]),
        .DOF(\dout[1]_1 [39:38]),
        .DOG(\dout[1]_1 [41:40]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[43:42]),
        .DIB(rx_dataout1[45:44]),
        .DIC(rx_dataout1[47:46]),
        .DID(rx_dataout1[49:48]),
        .DIE(rx_dataout1[51:50]),
        .DIF(rx_dataout1[53:52]),
        .DIG(rx_dataout1[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [43:42]),
        .DOB(\dout[1]_1 [45:44]),
        .DOC(\dout[1]_1 [47:46]),
        .DOD(\dout[1]_1 [49:48]),
        .DOE(\dout[1]_1 [51:50]),
        .DOF(\dout[1]_1 [53:52]),
        .DOG(\dout[1]_1 [55:54]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[57:56]),
        .DIB(rx_dataout1[59:58]),
        .DIC(rx_dataout1[61:60]),
        .DID(rx_dataout1[63:62]),
        .DIE(rx_dataout1[65:64]),
        .DIF(rx_dataout1[67:66]),
        .DIG(rx_dataout1[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [57:56]),
        .DOB(\dout[1]_1 [59:58]),
        .DOC(\dout[1]_1 [61:60]),
        .DOD(\dout[1]_1 [63:62]),
        .DOE(\dout[1]_1 [65:64]),
        .DOF(\dout[1]_1 [67:66]),
        .DOG(\dout[1]_1 [69:68]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[71:70]),
        .DIB(rx_dataout1[73:72]),
        .DIC(rx_dataout1[75:74]),
        .DID(rx_dataout1[77:76]),
        .DIE(rx_dataout1[79:78]),
        .DIF(rx_dataout1[81:80]),
        .DIG(rx_dataout1[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [71:70]),
        .DOB(\dout[1]_1 [73:72]),
        .DOC(\dout[1]_1 [75:74]),
        .DOD(\dout[1]_1 [77:76]),
        .DOE(\dout[1]_1 [79:78]),
        .DOF(\dout[1]_1 [81:80]),
        .DOG(\dout[1]_1 [83:82]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[85:84]),
        .DIB(rx_dataout1[87:86]),
        .DIC(rx_dataout1[89:88]),
        .DID(rx_dataout1[91:90]),
        .DIE(rx_dataout1[93:92]),
        .DIF(rx_dataout1[95:94]),
        .DIG(rx_dataout1[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [85:84]),
        .DOB(\dout[1]_1 [87:86]),
        .DOC(\dout[1]_1 [89:88]),
        .DOD(\dout[1]_1 [91:90]),
        .DOE(\dout[1]_1 [93:92]),
        .DOF(\dout[1]_1 [95:94]),
        .DOG(\dout[1]_1 [97:96]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[99:98]),
        .DIB(rx_dataout1[101:100]),
        .DIC(rx_dataout1[103:102]),
        .DID(rx_dataout1[105:104]),
        .DIE(rx_dataout1[107:106]),
        .DIF(rx_dataout1[109:108]),
        .DIG(rx_dataout1[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [99:98]),
        .DOB(\dout[1]_1 [101:100]),
        .DOC(\dout[1]_1 [103:102]),
        .DOD(\dout[1]_1 [105:104]),
        .DOE(\dout[1]_1 [107:106]),
        .DOF(\dout[1]_1 [109:108]),
        .DOG(\dout[1]_1 [111:110]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[1:0]),
        .DIB(rx_dataout2[3:2]),
        .DIC(rx_dataout2[5:4]),
        .DID(rx_dataout2[7:6]),
        .DIE(rx_dataout2[9:8]),
        .DIF(rx_dataout2[11:10]),
        .DIG(rx_dataout2[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [1:0]),
        .DOB(\dout[2]_2 [3:2]),
        .DOC(\dout[2]_2 [5:4]),
        .DOD(\dout[2]_2 [7:6]),
        .DOE(\dout[2]_2 [9:8]),
        .DOF(\dout[2]_2 [11:10]),
        .DOG(\dout[2]_2 [13:12]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[113:112]),
        .DIB(rx_dataout2[115:114]),
        .DIC(rx_dataout2[117:116]),
        .DID(rx_dataout2[119:118]),
        .DIE(rx_dataout2[121:120]),
        .DIF(rx_dataout2[123:122]),
        .DIG(rx_dataout2[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [113:112]),
        .DOB(\dout[2]_2 [115:114]),
        .DOC(\dout[2]_2 [117:116]),
        .DOD(\dout[2]_2 [119:118]),
        .DOE(\dout[2]_2 [121:120]),
        .DOF(\dout[2]_2 [123:122]),
        .DOG(\dout[2]_2 [125:124]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[127:126]),
        .DIB(rx_mtyout2[1:0]),
        .DIC(rx_mtyout2[3:2]),
        .DID({rx_eopout2,rx_sopout2}),
        .DIE({rx_enaout2,rx_errout2}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [127:126]),
        .DOB(\dout[2]_2 [129:128]),
        .DOC(\dout[2]_2 [131:130]),
        .DOD(\dout[2]_2 [133:132]),
        .DOE(\dout[2]_2 [135:134]),
        .DOF(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[15:14]),
        .DIB(rx_dataout2[17:16]),
        .DIC(rx_dataout2[19:18]),
        .DID(rx_dataout2[21:20]),
        .DIE(rx_dataout2[23:22]),
        .DIF(rx_dataout2[25:24]),
        .DIG(rx_dataout2[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [15:14]),
        .DOB(\dout[2]_2 [17:16]),
        .DOC(\dout[2]_2 [19:18]),
        .DOD(\dout[2]_2 [21:20]),
        .DOE(\dout[2]_2 [23:22]),
        .DOF(\dout[2]_2 [25:24]),
        .DOG(\dout[2]_2 [27:26]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[29:28]),
        .DIB(rx_dataout2[31:30]),
        .DIC(rx_dataout2[33:32]),
        .DID(rx_dataout2[35:34]),
        .DIE(rx_dataout2[37:36]),
        .DIF(rx_dataout2[39:38]),
        .DIG(rx_dataout2[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [29:28]),
        .DOB(\dout[2]_2 [31:30]),
        .DOC(\dout[2]_2 [33:32]),
        .DOD(\dout[2]_2 [35:34]),
        .DOE(\dout[2]_2 [37:36]),
        .DOF(\dout[2]_2 [39:38]),
        .DOG(\dout[2]_2 [41:40]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[43:42]),
        .DIB(rx_dataout2[45:44]),
        .DIC(rx_dataout2[47:46]),
        .DID(rx_dataout2[49:48]),
        .DIE(rx_dataout2[51:50]),
        .DIF(rx_dataout2[53:52]),
        .DIG(rx_dataout2[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [43:42]),
        .DOB(\dout[2]_2 [45:44]),
        .DOC(\dout[2]_2 [47:46]),
        .DOD(\dout[2]_2 [49:48]),
        .DOE(\dout[2]_2 [51:50]),
        .DOF(\dout[2]_2 [53:52]),
        .DOG(\dout[2]_2 [55:54]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[57:56]),
        .DIB(rx_dataout2[59:58]),
        .DIC(rx_dataout2[61:60]),
        .DID(rx_dataout2[63:62]),
        .DIE(rx_dataout2[65:64]),
        .DIF(rx_dataout2[67:66]),
        .DIG(rx_dataout2[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [57:56]),
        .DOB(\dout[2]_2 [59:58]),
        .DOC(\dout[2]_2 [61:60]),
        .DOD(\dout[2]_2 [63:62]),
        .DOE(\dout[2]_2 [65:64]),
        .DOF(\dout[2]_2 [67:66]),
        .DOG(\dout[2]_2 [69:68]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[71:70]),
        .DIB(rx_dataout2[73:72]),
        .DIC(rx_dataout2[75:74]),
        .DID(rx_dataout2[77:76]),
        .DIE(rx_dataout2[79:78]),
        .DIF(rx_dataout2[81:80]),
        .DIG(rx_dataout2[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [71:70]),
        .DOB(\dout[2]_2 [73:72]),
        .DOC(\dout[2]_2 [75:74]),
        .DOD(\dout[2]_2 [77:76]),
        .DOE(\dout[2]_2 [79:78]),
        .DOF(\dout[2]_2 [81:80]),
        .DOG(\dout[2]_2 [83:82]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[85:84]),
        .DIB(rx_dataout2[87:86]),
        .DIC(rx_dataout2[89:88]),
        .DID(rx_dataout2[91:90]),
        .DIE(rx_dataout2[93:92]),
        .DIF(rx_dataout2[95:94]),
        .DIG(rx_dataout2[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [85:84]),
        .DOB(\dout[2]_2 [87:86]),
        .DOC(\dout[2]_2 [89:88]),
        .DOD(\dout[2]_2 [91:90]),
        .DOE(\dout[2]_2 [93:92]),
        .DOF(\dout[2]_2 [95:94]),
        .DOG(\dout[2]_2 [97:96]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[99:98]),
        .DIB(rx_dataout2[101:100]),
        .DIC(rx_dataout2[103:102]),
        .DID(rx_dataout2[105:104]),
        .DIE(rx_dataout2[107:106]),
        .DIF(rx_dataout2[109:108]),
        .DIG(rx_dataout2[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [99:98]),
        .DOB(\dout[2]_2 [101:100]),
        .DOC(\dout[2]_2 [103:102]),
        .DOD(\dout[2]_2 [105:104]),
        .DOE(\dout[2]_2 [107:106]),
        .DOF(\dout[2]_2 [109:108]),
        .DOG(\dout[2]_2 [111:110]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[1:0]),
        .DIB(rx_dataout3[3:2]),
        .DIC(rx_dataout3[5:4]),
        .DID(rx_dataout3[7:6]),
        .DIE(rx_dataout3[9:8]),
        .DIF(rx_dataout3[11:10]),
        .DIG(rx_dataout3[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [1:0]),
        .DOB(\dout[3]_3 [3:2]),
        .DOC(\dout[3]_3 [5:4]),
        .DOD(\dout[3]_3 [7:6]),
        .DOE(\dout[3]_3 [9:8]),
        .DOF(\dout[3]_3 [11:10]),
        .DOG(\dout[3]_3 [13:12]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[113:112]),
        .DIB(rx_dataout3[115:114]),
        .DIC(rx_dataout3[117:116]),
        .DID(rx_dataout3[119:118]),
        .DIE(rx_dataout3[121:120]),
        .DIF(rx_dataout3[123:122]),
        .DIG(rx_dataout3[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [113:112]),
        .DOB(\dout[3]_3 [115:114]),
        .DOC(\dout[3]_3 [117:116]),
        .DOD(\dout[3]_3 [119:118]),
        .DOE(\dout[3]_3 [121:120]),
        .DOF(\dout[3]_3 [123:122]),
        .DOG(\dout[3]_3 [125:124]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[127:126]),
        .DIB(rx_mtyout3[1:0]),
        .DIC(rx_mtyout3[3:2]),
        .DID({rx_eopout3,rx_sopout3}),
        .DIE({rx_enaout3,rx_errout3}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [127:126]),
        .DOB(\dout[3]_3 [129:128]),
        .DOC(\dout[3]_3 [131:130]),
        .DOD(\dout[3]_3 [133:132]),
        .DOE(\dout[3]_3 [135:134]),
        .DOF(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[15:14]),
        .DIB(rx_dataout3[17:16]),
        .DIC(rx_dataout3[19:18]),
        .DID(rx_dataout3[21:20]),
        .DIE(rx_dataout3[23:22]),
        .DIF(rx_dataout3[25:24]),
        .DIG(rx_dataout3[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [15:14]),
        .DOB(\dout[3]_3 [17:16]),
        .DOC(\dout[3]_3 [19:18]),
        .DOD(\dout[3]_3 [21:20]),
        .DOE(\dout[3]_3 [23:22]),
        .DOF(\dout[3]_3 [25:24]),
        .DOG(\dout[3]_3 [27:26]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[29:28]),
        .DIB(rx_dataout3[31:30]),
        .DIC(rx_dataout3[33:32]),
        .DID(rx_dataout3[35:34]),
        .DIE(rx_dataout3[37:36]),
        .DIF(rx_dataout3[39:38]),
        .DIG(rx_dataout3[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [29:28]),
        .DOB(\dout[3]_3 [31:30]),
        .DOC(\dout[3]_3 [33:32]),
        .DOD(\dout[3]_3 [35:34]),
        .DOE(\dout[3]_3 [37:36]),
        .DOF(\dout[3]_3 [39:38]),
        .DOG(\dout[3]_3 [41:40]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[43:42]),
        .DIB(rx_dataout3[45:44]),
        .DIC(rx_dataout3[47:46]),
        .DID(rx_dataout3[49:48]),
        .DIE(rx_dataout3[51:50]),
        .DIF(rx_dataout3[53:52]),
        .DIG(rx_dataout3[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [43:42]),
        .DOB(\dout[3]_3 [45:44]),
        .DOC(\dout[3]_3 [47:46]),
        .DOD(\dout[3]_3 [49:48]),
        .DOE(\dout[3]_3 [51:50]),
        .DOF(\dout[3]_3 [53:52]),
        .DOG(\dout[3]_3 [55:54]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[57:56]),
        .DIB(rx_dataout3[59:58]),
        .DIC(rx_dataout3[61:60]),
        .DID(rx_dataout3[63:62]),
        .DIE(rx_dataout3[65:64]),
        .DIF(rx_dataout3[67:66]),
        .DIG(rx_dataout3[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [57:56]),
        .DOB(\dout[3]_3 [59:58]),
        .DOC(\dout[3]_3 [61:60]),
        .DOD(\dout[3]_3 [63:62]),
        .DOE(\dout[3]_3 [65:64]),
        .DOF(\dout[3]_3 [67:66]),
        .DOG(\dout[3]_3 [69:68]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[71:70]),
        .DIB(rx_dataout3[73:72]),
        .DIC(rx_dataout3[75:74]),
        .DID(rx_dataout3[77:76]),
        .DIE(rx_dataout3[79:78]),
        .DIF(rx_dataout3[81:80]),
        .DIG(rx_dataout3[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [71:70]),
        .DOB(\dout[3]_3 [73:72]),
        .DOC(\dout[3]_3 [75:74]),
        .DOD(\dout[3]_3 [77:76]),
        .DOE(\dout[3]_3 [79:78]),
        .DOF(\dout[3]_3 [81:80]),
        .DOG(\dout[3]_3 [83:82]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[85:84]),
        .DIB(rx_dataout3[87:86]),
        .DIC(rx_dataout3[89:88]),
        .DID(rx_dataout3[91:90]),
        .DIE(rx_dataout3[93:92]),
        .DIF(rx_dataout3[95:94]),
        .DIG(rx_dataout3[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [85:84]),
        .DOB(\dout[3]_3 [87:86]),
        .DOC(\dout[3]_3 [89:88]),
        .DOD(\dout[3]_3 [91:90]),
        .DOE(\dout[3]_3 [93:92]),
        .DOF(\dout[3]_3 [95:94]),
        .DOG(\dout[3]_3 [97:96]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[99:98]),
        .DIB(rx_dataout3[101:100]),
        .DIC(rx_dataout3[103:102]),
        .DID(rx_dataout3[105:104]),
        .DIE(rx_dataout3[107:106]),
        .DIF(rx_dataout3[109:108]),
        .DIG(rx_dataout3[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [99:98]),
        .DOB(\dout[3]_3 [101:100]),
        .DOC(\dout[3]_3 [103:102]),
        .DOD(\dout[3]_3 [105:104]),
        .DOE(\dout[3]_3 [107:106]),
        .DOF(\dout[3]_3 [109:108]),
        .DOG(\dout[3]_3 [111:110]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_ultrascale_rx_userclk cmac_gtwiz_userclk_rx_inst
       (.CLK(gt_rxusrclk2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .out(gtwiz_userclk_rx_active_in),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_ultrascale_tx_userclk cmac_gtwiz_userclk_tx_inst
       (.gtrxreset_out_reg(gt_txusrclk2),
        .lopt(lopt_4),
        .lopt_1(lopt_5),
        .lopt_2(lopt_6),
        .lopt_3(lopt_7),
        .out(gtwiz_userclk_tx_active_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out));
  (* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_0_0_gt,design_1_cmac_usplus_0_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "design_1_cmac_usplus_0_0_gt_gtwizard_top,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_gt design_1_cmac_usplus_0_0_gt_i
       (.gtpowergood_out(gt_powergoodout),
        .gtrefclk00_in(gtrefclk00_int),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(init_clk),
        .gtwiz_reset_rx_cdr_stable_out(NLW_design_1_cmac_usplus_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gt_rxn_in),
        .gtyrxp_in(gt_rxp_in),
        .gtytxn_out(gt_txn_out),
        .gtytxp_out(gt_txp_out),
        .loopback_in(gt_loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_design_1_cmac_usplus_0_0_gt_i_qpll0outrefclk_out_UNCONNECTED[0]),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxctrl0_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl0_out_UNCONNECTED[63:56],rxctrl0_out}),
        .rxctrl1_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxctrl1_out_UNCONNECTED[63:56],rxctrl1_out}),
        .rxdata_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxdata_out_UNCONNECTED[511:448],rxdata_out}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_design_1_cmac_usplus_0_0_gt_i_rxoutclk_out_UNCONNECTED[3:1],rxoutclk_out}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(gt_rxrecclkout),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[7:0]}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[63:0]}),
        .txoutclk_out({NLW_design_1_cmac_usplus_0_0_gt_i_txoutclk_out_UNCONNECTED[3:1],txoutclk_out}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({gt_txusrclk2,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    design_1_cmac_usplus_0_0_gt_i_i_1
       (.I0(sys_reset),
        .I1(master_watchdog_barking_reg_n_0),
        .O(gtwiz_reset_all_in));
  FDRE gt_rx_reset_done_inv_reg_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gt_rx_reset_done_inv),
        .Q(gt_rx_reset_done_inv_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_axis2lbus_segmented_top i_design_1_cmac_usplus_0_0_axis2lbus
       (.Q(tx_preamblein_int),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127] (tx_datain0),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3] (tx_mtyin0),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255] (tx_datain1),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7] (tx_mtyin1),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383] (tx_datain2),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11] (tx_mtyin2),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511] (tx_datain3),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3] (gt_txusrclk2),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15] (tx_mtyin3),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_drp_reset_rx_clk
       (.SR(usr_rx_reset),
        .core_drp_reset(core_drp_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4),
        .s_out_d4_0(s_out_d4_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_0 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_drp_reset_tx_clk
       (.core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_4),
        .s_out_d4_0(s_out_d4_6),
        .s_out_d4_reg_0(gt_txusrclk2),
        .usr_tx_reset(usr_tx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_1 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_rx_reset
       (.core_rx_reset(core_rx_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_2 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_core_tx_reset
       (.core_tx_reset(core_tx_reset),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_3 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_rxresetdone_int
       (.gt_rx_reset_done_inv(gt_rx_reset_done_inv),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_4 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2
       (.CLK(gt_rxusrclk2),
        .in0(gt_rx_reset_done_inv_reg),
        .rx_serdes_reset(reset_done_async),
        .s_out_d4(s_out_d4_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_5 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_txresetdone_int
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_6 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_gt_txresetdone_int3
       (.CLK(gt_rxusrclk2),
        .core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_7 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_rx_reset_done_init_clk
       (.SR(usr_rx_reset),
        .init_clk(init_clk),
        .s_out_d4(s_out_d4_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_8 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_stat_rx_aligned
       (.init_clk(init_clk),
        .s_out_d4(s_out_d4_9),
        .stat_rx_aligned(stat_rx_aligned));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_cdc_sync_9 i_design_1_cmac_usplus_0_0_cmac_cdc_sync_tx_reset_done_init_clk
       (.init_clk(init_clk),
        .master_watchdog0(master_watchdog0),
        .\master_watchdog_reg[0] (master_watchdog_barking_i_1_n_0),
        .s_out_d4(s_out_d4_9),
        .s_out_d4_0(s_out_d4_8),
        .usr_tx_reset(usr_tx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_lbus2axis_segmented_top i_design_1_cmac_usplus_0_0_lbus2axis
       (.Q(\SEG_LOOP3[2].fifo_sync_inst/wr_ptr ),
        .SR(usr_rx_reset),
        .din(rx_enaout0),
        .dout(\dout[0]_0 ),
        .\rd_ptr_reg[2] (\SEG_LOOP3[1].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[0].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[3].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_3 (\dout[1]_1 ),
        .\rd_ptr_reg[2]_4 (\dout[3]_3 ),
        .\rd_ptr_reg[2]_5 (\dout[2]_2 ),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preambleout_int),
        .\wr_ptr_reg[2] (\SEG_LOOP3[0].fifo_sync_inst/wr_ptr ),
        .\wr_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst/wr_ptr ),
        .\wr_ptr_reg[2]_1 (\SEG_LOOP3[3].fifo_sync_inst/wr_ptr ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_16bit_sync i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[7],rxctrl0_out[7],rxctrl1_out[6],rxctrl0_out[6],rxctrl1_out[5],rxctrl0_out[5],rxctrl1_out[4],rxctrl0_out[4],rxctrl1_out[3],rxctrl0_out[3],rxctrl1_out[2],rxctrl0_out[2],rxctrl1_out[1],rxctrl0_out[1],rxctrl1_out[0],rxctrl0_out[0]}),
        .Q(rx_serdes_alt_data0_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_16bit_sync_10 i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[23],rxctrl0_out[23],rxctrl1_out[22],rxctrl0_out[22],rxctrl1_out[21],rxctrl0_out[21],rxctrl1_out[20],rxctrl0_out[20],rxctrl1_out[19],rxctrl0_out[19],rxctrl1_out[18],rxctrl0_out[18],rxctrl1_out[17],rxctrl0_out[17],rxctrl1_out[16],rxctrl0_out[16]}),
        .Q(rx_serdes_alt_data1_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_16bit_sync_11 i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[39],rxctrl0_out[39],rxctrl1_out[38],rxctrl0_out[38],rxctrl1_out[37],rxctrl0_out[37],rxctrl1_out[36],rxctrl0_out[36],rxctrl1_out[35],rxctrl0_out[35],rxctrl1_out[34],rxctrl0_out[34],rxctrl1_out[33],rxctrl0_out[33],rxctrl1_out[32],rxctrl0_out[32]}),
        .Q(rx_serdes_alt_data2_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_16bit_sync_12 i_design_1_cmac_usplus_0_0_rx_16bit_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[55],rxctrl0_out[55],rxctrl1_out[54],rxctrl0_out[54],rxctrl1_out[53],rxctrl0_out[53],rxctrl1_out[52],rxctrl0_out[52],rxctrl1_out[51],rxctrl0_out[51],rxctrl1_out[50],rxctrl0_out[50],rxctrl1_out[49],rxctrl0_out[49],rxctrl1_out[48],rxctrl0_out[48]}),
        .Q(rx_serdes_alt_data3_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_64bit_sync i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[63:0]),
        .Q(rx_serdes_data0_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_64bit_sync_13 i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[191:128]),
        .Q(rx_serdes_data1_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_64bit_sync_14 i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[319:256]),
        .Q(rx_serdes_data2_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_rx_64bit_sync_15 i_design_1_cmac_usplus_0_0_rx_64bit_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[447:384]),
        .Q(rx_serdes_data3_2d));
  (* CTL_PTP_TRANSPCLK_MODE = "FALSE" *) 
  (* CTL_RX_CHECK_ACK = "TRUE" *) 
  (* CTL_RX_CHECK_PREAMBLE = "FALSE" *) 
  (* CTL_RX_CHECK_SFD = "FALSE" *) 
  (* CTL_RX_DELETE_FCS = "TRUE" *) 
  (* CTL_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_RX_FORWARD_CONTROL = "FALSE" *) 
  (* CTL_RX_IGNORE_FCS = "FALSE" *) 
  (* CTL_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* CTL_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* CTL_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PROCESS_LFI = "FALSE" *) 
  (* CTL_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* CTL_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* CTL_RX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_RX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_RX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_RX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_RX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_RX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_RX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_RX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_RX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_RX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_RX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_RX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_RX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_RX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_RX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_RX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_RX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_RX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_RX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_RX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_RX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* CTL_TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* CTL_TX_CUSTOM_PREAMBLE_ENABLE = "FALSE" *) 
  (* CTL_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_TX_FCS_INS_ENABLE = "TRUE" *) 
  (* CTL_TX_IGNORE_FCS = "TRUE" *) 
  (* CTL_TX_IPG_VALUE = "4'b1100" *) 
  (* CTL_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_TX_PTP_1STEP_ENABLE = "FALSE" *) 
  (* CTL_TX_PTP_LATENCY_ADJUST = "11'b00000000000" *) 
  (* CTL_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_TX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_TX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_TX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_TX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_TX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_TX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_TX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_TX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_TX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_TX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_TX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_TX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_TX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_TX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_TX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_TX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_TX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_TX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_TX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_TX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* C_IS_EVAL = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_v3_1_2_top i_design_1_cmac_usplus_0_0_top
       (.ctl_caui4_mode_in(1'b1),
        .ctl_rsfec_enable_transcoder_bypass_mode(1'b0),
        .ctl_rsfec_ieee_error_indication_mode(1'b0),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(1'b0),
        .ctl_rx_rsfec_enable_correction(1'b0),
        .ctl_rx_rsfec_enable_indication(1'b0),
        .ctl_rx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(1'b0),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .rsfec_bypass_rx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_rx_din_cw_start(1'b0),
        .rsfec_bypass_rx_dout(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_rx_dout_cw_start(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_rx_dout_valid(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED),
        .rsfec_bypass_tx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_tx_din_cw_start(1'b0),
        .rsfec_bypass_tx_dout(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_tx_dout_cw_start(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_tx_dout_valid(NLW_i_design_1_cmac_usplus_0_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED),
        .rx_clk(rx_clk),
        .rx_dataout0(rx_dataout0),
        .rx_dataout1(rx_dataout1),
        .rx_dataout2(rx_dataout2),
        .rx_dataout3(rx_dataout3),
        .rx_enaout0(rx_enaout0),
        .rx_enaout1(rx_enaout1),
        .rx_enaout2(rx_enaout2),
        .rx_enaout3(rx_enaout3),
        .rx_eopout0(rx_eopout0),
        .rx_eopout1(rx_eopout1),
        .rx_eopout2(rx_eopout2),
        .rx_eopout3(rx_eopout3),
        .rx_errout0(rx_errout0),
        .rx_errout1(rx_errout1),
        .rx_errout2(rx_errout2),
        .rx_errout3(rx_errout3),
        .rx_lane_aligner_fill_0(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_0_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_1(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_1_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_10(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_10_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_11(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_11_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_12(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_12_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_13(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_13_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_14(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_14_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_15(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_15_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_16(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_16_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_17(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_17_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_18(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_18_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_19(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_19_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_2(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_2_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_3(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_3_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_4(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_4_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_5(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_5_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_6(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_6_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_7(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_7_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_8(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_8_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_9(NLW_i_design_1_cmac_usplus_0_0_top_rx_lane_aligner_fill_9_UNCONNECTED[6:0]),
        .rx_mtyout0(rx_mtyout0),
        .rx_mtyout1(rx_mtyout1),
        .rx_mtyout2(rx_mtyout2),
        .rx_mtyout3(rx_mtyout3),
        .rx_otn_bip8_0({rx_otn_bip8_0[0],rx_otn_bip8_0[1],rx_otn_bip8_0[2],rx_otn_bip8_0[3],rx_otn_bip8_0[4],rx_otn_bip8_0[5],rx_otn_bip8_0[6],rx_otn_bip8_0[7]}),
        .rx_otn_bip8_1({rx_otn_bip8_1[0],rx_otn_bip8_1[1],rx_otn_bip8_1[2],rx_otn_bip8_1[3],rx_otn_bip8_1[4],rx_otn_bip8_1[5],rx_otn_bip8_1[6],rx_otn_bip8_1[7]}),
        .rx_otn_bip8_2({rx_otn_bip8_2[0],rx_otn_bip8_2[1],rx_otn_bip8_2[2],rx_otn_bip8_2[3],rx_otn_bip8_2[4],rx_otn_bip8_2[5],rx_otn_bip8_2[6],rx_otn_bip8_2[7]}),
        .rx_otn_bip8_3({rx_otn_bip8_3[0],rx_otn_bip8_3[1],rx_otn_bip8_3[2],rx_otn_bip8_3[3],rx_otn_bip8_3[4],rx_otn_bip8_3[5],rx_otn_bip8_3[6],rx_otn_bip8_3[7]}),
        .rx_otn_bip8_4({rx_otn_bip8_4[0],rx_otn_bip8_4[1],rx_otn_bip8_4[2],rx_otn_bip8_4[3],rx_otn_bip8_4[4],rx_otn_bip8_4[5],rx_otn_bip8_4[6],rx_otn_bip8_4[7]}),
        .rx_otn_data_0({rx_otn_data_0[64],rx_otn_data_0[65],rx_otn_data_0[0],rx_otn_data_0[1],rx_otn_data_0[2],rx_otn_data_0[3],rx_otn_data_0[4],rx_otn_data_0[5],rx_otn_data_0[6],rx_otn_data_0[7],rx_otn_data_0[8],rx_otn_data_0[9],rx_otn_data_0[10],rx_otn_data_0[11],rx_otn_data_0[12],rx_otn_data_0[13],rx_otn_data_0[14],rx_otn_data_0[15],rx_otn_data_0[16],rx_otn_data_0[17],rx_otn_data_0[18],rx_otn_data_0[19],rx_otn_data_0[20],rx_otn_data_0[21],rx_otn_data_0[22],rx_otn_data_0[23],rx_otn_data_0[24],rx_otn_data_0[25],rx_otn_data_0[26],rx_otn_data_0[27],rx_otn_data_0[28],rx_otn_data_0[29],rx_otn_data_0[30],rx_otn_data_0[31],rx_otn_data_0[32],rx_otn_data_0[33],rx_otn_data_0[34],rx_otn_data_0[35],rx_otn_data_0[36],rx_otn_data_0[37],rx_otn_data_0[38],rx_otn_data_0[39],rx_otn_data_0[40],rx_otn_data_0[41],rx_otn_data_0[42],rx_otn_data_0[43],rx_otn_data_0[44],rx_otn_data_0[45],rx_otn_data_0[46],rx_otn_data_0[47],rx_otn_data_0[48],rx_otn_data_0[49],rx_otn_data_0[50],rx_otn_data_0[51],rx_otn_data_0[52],rx_otn_data_0[53],rx_otn_data_0[54],rx_otn_data_0[55],rx_otn_data_0[56],rx_otn_data_0[57],rx_otn_data_0[58],rx_otn_data_0[59],rx_otn_data_0[60],rx_otn_data_0[61],rx_otn_data_0[62],rx_otn_data_0[63]}),
        .rx_otn_data_1({rx_otn_data_1[64],rx_otn_data_1[65],rx_otn_data_1[0],rx_otn_data_1[1],rx_otn_data_1[2],rx_otn_data_1[3],rx_otn_data_1[4],rx_otn_data_1[5],rx_otn_data_1[6],rx_otn_data_1[7],rx_otn_data_1[8],rx_otn_data_1[9],rx_otn_data_1[10],rx_otn_data_1[11],rx_otn_data_1[12],rx_otn_data_1[13],rx_otn_data_1[14],rx_otn_data_1[15],rx_otn_data_1[16],rx_otn_data_1[17],rx_otn_data_1[18],rx_otn_data_1[19],rx_otn_data_1[20],rx_otn_data_1[21],rx_otn_data_1[22],rx_otn_data_1[23],rx_otn_data_1[24],rx_otn_data_1[25],rx_otn_data_1[26],rx_otn_data_1[27],rx_otn_data_1[28],rx_otn_data_1[29],rx_otn_data_1[30],rx_otn_data_1[31],rx_otn_data_1[32],rx_otn_data_1[33],rx_otn_data_1[34],rx_otn_data_1[35],rx_otn_data_1[36],rx_otn_data_1[37],rx_otn_data_1[38],rx_otn_data_1[39],rx_otn_data_1[40],rx_otn_data_1[41],rx_otn_data_1[42],rx_otn_data_1[43],rx_otn_data_1[44],rx_otn_data_1[45],rx_otn_data_1[46],rx_otn_data_1[47],rx_otn_data_1[48],rx_otn_data_1[49],rx_otn_data_1[50],rx_otn_data_1[51],rx_otn_data_1[52],rx_otn_data_1[53],rx_otn_data_1[54],rx_otn_data_1[55],rx_otn_data_1[56],rx_otn_data_1[57],rx_otn_data_1[58],rx_otn_data_1[59],rx_otn_data_1[60],rx_otn_data_1[61],rx_otn_data_1[62],rx_otn_data_1[63]}),
        .rx_otn_data_2({rx_otn_data_2[64],rx_otn_data_2[65],rx_otn_data_2[0],rx_otn_data_2[1],rx_otn_data_2[2],rx_otn_data_2[3],rx_otn_data_2[4],rx_otn_data_2[5],rx_otn_data_2[6],rx_otn_data_2[7],rx_otn_data_2[8],rx_otn_data_2[9],rx_otn_data_2[10],rx_otn_data_2[11],rx_otn_data_2[12],rx_otn_data_2[13],rx_otn_data_2[14],rx_otn_data_2[15],rx_otn_data_2[16],rx_otn_data_2[17],rx_otn_data_2[18],rx_otn_data_2[19],rx_otn_data_2[20],rx_otn_data_2[21],rx_otn_data_2[22],rx_otn_data_2[23],rx_otn_data_2[24],rx_otn_data_2[25],rx_otn_data_2[26],rx_otn_data_2[27],rx_otn_data_2[28],rx_otn_data_2[29],rx_otn_data_2[30],rx_otn_data_2[31],rx_otn_data_2[32],rx_otn_data_2[33],rx_otn_data_2[34],rx_otn_data_2[35],rx_otn_data_2[36],rx_otn_data_2[37],rx_otn_data_2[38],rx_otn_data_2[39],rx_otn_data_2[40],rx_otn_data_2[41],rx_otn_data_2[42],rx_otn_data_2[43],rx_otn_data_2[44],rx_otn_data_2[45],rx_otn_data_2[46],rx_otn_data_2[47],rx_otn_data_2[48],rx_otn_data_2[49],rx_otn_data_2[50],rx_otn_data_2[51],rx_otn_data_2[52],rx_otn_data_2[53],rx_otn_data_2[54],rx_otn_data_2[55],rx_otn_data_2[56],rx_otn_data_2[57],rx_otn_data_2[58],rx_otn_data_2[59],rx_otn_data_2[60],rx_otn_data_2[61],rx_otn_data_2[62],rx_otn_data_2[63]}),
        .rx_otn_data_3({rx_otn_data_3[64],rx_otn_data_3[65],rx_otn_data_3[0],rx_otn_data_3[1],rx_otn_data_3[2],rx_otn_data_3[3],rx_otn_data_3[4],rx_otn_data_3[5],rx_otn_data_3[6],rx_otn_data_3[7],rx_otn_data_3[8],rx_otn_data_3[9],rx_otn_data_3[10],rx_otn_data_3[11],rx_otn_data_3[12],rx_otn_data_3[13],rx_otn_data_3[14],rx_otn_data_3[15],rx_otn_data_3[16],rx_otn_data_3[17],rx_otn_data_3[18],rx_otn_data_3[19],rx_otn_data_3[20],rx_otn_data_3[21],rx_otn_data_3[22],rx_otn_data_3[23],rx_otn_data_3[24],rx_otn_data_3[25],rx_otn_data_3[26],rx_otn_data_3[27],rx_otn_data_3[28],rx_otn_data_3[29],rx_otn_data_3[30],rx_otn_data_3[31],rx_otn_data_3[32],rx_otn_data_3[33],rx_otn_data_3[34],rx_otn_data_3[35],rx_otn_data_3[36],rx_otn_data_3[37],rx_otn_data_3[38],rx_otn_data_3[39],rx_otn_data_3[40],rx_otn_data_3[41],rx_otn_data_3[42],rx_otn_data_3[43],rx_otn_data_3[44],rx_otn_data_3[45],rx_otn_data_3[46],rx_otn_data_3[47],rx_otn_data_3[48],rx_otn_data_3[49],rx_otn_data_3[50],rx_otn_data_3[51],rx_otn_data_3[52],rx_otn_data_3[53],rx_otn_data_3[54],rx_otn_data_3[55],rx_otn_data_3[56],rx_otn_data_3[57],rx_otn_data_3[58],rx_otn_data_3[59],rx_otn_data_3[60],rx_otn_data_3[61],rx_otn_data_3[62],rx_otn_data_3[63]}),
        .rx_otn_data_4({rx_otn_data_4[64],rx_otn_data_4[65],rx_otn_data_4[0],rx_otn_data_4[1],rx_otn_data_4[2],rx_otn_data_4[3],rx_otn_data_4[4],rx_otn_data_4[5],rx_otn_data_4[6],rx_otn_data_4[7],rx_otn_data_4[8],rx_otn_data_4[9],rx_otn_data_4[10],rx_otn_data_4[11],rx_otn_data_4[12],rx_otn_data_4[13],rx_otn_data_4[14],rx_otn_data_4[15],rx_otn_data_4[16],rx_otn_data_4[17],rx_otn_data_4[18],rx_otn_data_4[19],rx_otn_data_4[20],rx_otn_data_4[21],rx_otn_data_4[22],rx_otn_data_4[23],rx_otn_data_4[24],rx_otn_data_4[25],rx_otn_data_4[26],rx_otn_data_4[27],rx_otn_data_4[28],rx_otn_data_4[29],rx_otn_data_4[30],rx_otn_data_4[31],rx_otn_data_4[32],rx_otn_data_4[33],rx_otn_data_4[34],rx_otn_data_4[35],rx_otn_data_4[36],rx_otn_data_4[37],rx_otn_data_4[38],rx_otn_data_4[39],rx_otn_data_4[40],rx_otn_data_4[41],rx_otn_data_4[42],rx_otn_data_4[43],rx_otn_data_4[44],rx_otn_data_4[45],rx_otn_data_4[46],rx_otn_data_4[47],rx_otn_data_4[48],rx_otn_data_4[49],rx_otn_data_4[50],rx_otn_data_4[51],rx_otn_data_4[52],rx_otn_data_4[53],rx_otn_data_4[54],rx_otn_data_4[55],rx_otn_data_4[56],rx_otn_data_4[57],rx_otn_data_4[58],rx_otn_data_4[59],rx_otn_data_4[60],rx_otn_data_4[61],rx_otn_data_4[62],rx_otn_data_4[63]}),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preout(rx_preambleout_int),
        .rx_ptp_pcslane_out(NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .rx_ptp_tstamp_out(NLW_i_design_1_cmac_usplus_0_0_top_rx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .rx_reset(usr_rx_reset),
        .rx_serdes_alt_data0(rx_serdes_alt_data0_2d),
        .rx_serdes_alt_data1(rx_serdes_alt_data1_2d),
        .rx_serdes_alt_data2(rx_serdes_alt_data2_2d),
        .rx_serdes_alt_data3(rx_serdes_alt_data3_2d),
        .rx_serdes_clk({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .rx_serdes_data0(rx_serdes_data0_2d),
        .rx_serdes_data1(rx_serdes_data1_2d),
        .rx_serdes_data2(rx_serdes_data2_2d),
        .rx_serdes_data3(rx_serdes_data3_2d),
        .rx_serdes_data4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data9({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_reset({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,reset_done_async,1'b0,1'b0,1'b0}),
        .rx_sopout0(rx_sopout0),
        .rx_sopout1(rx_sopout1),
        .rx_sopout2(rx_sopout2),
        .rx_sopout3(rx_sopout3),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock0_UNCONNECTED),
        .stat_rx_rsfec_am_lock1(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock1_UNCONNECTED),
        .stat_rx_rsfec_am_lock2(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock2_UNCONNECTED),
        .stat_rx_rsfec_am_lock3(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_am_lock3_UNCONNECTED),
        .stat_rx_rsfec_corrected_cw_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_cw_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_err_count0_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count0_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count1_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count1_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count2_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count2_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count3_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_err_count3_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_hi_ser(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_hi_ser_UNCONNECTED),
        .stat_rx_rsfec_lane_alignment_status(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_alignment_status_UNCONNECTED),
        .stat_rx_rsfec_lane_fill_0(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_0_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_1(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_1_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_2(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_2_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_3(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_fill_3_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_mapping(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_lane_mapping_UNCONNECTED[7:0]),
        .stat_rx_rsfec_rsvd(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_vl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_vl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_vl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_vl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_vl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_vl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_vl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_vl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_vl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_vl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_vl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_vl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_vl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_vl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_vl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_vl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_vl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_vl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_vl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_vl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_read_error_UNCONNECTED),
        .stat_tx_ptp_fifo_write_error(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_ptp_fifo_write_error_UNCONNECTED),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_i_design_1_cmac_usplus_0_0_top_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .tx_clk(gt_txusrclk2),
        .tx_datain0(tx_datain0),
        .tx_datain1(tx_datain1),
        .tx_datain2(tx_datain2),
        .tx_datain3(tx_datain3),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_mtyin0(tx_mtyin0),
        .tx_mtyin1(tx_mtyin1),
        .tx_mtyin2(tx_mtyin2),
        .tx_mtyin3(tx_mtyin3),
        .tx_ovfout(tx_ovfout),
        .tx_prein(tx_preamblein_int),
        .tx_ptp_1588op_in({1'b0,1'b0}),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .tx_ptp_tstamp_tag_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_tag_out_UNCONNECTED[15:0]),
        .tx_ptp_tstamp_valid_out(NLW_i_design_1_cmac_usplus_0_0_top_tx_ptp_tstamp_valid_out_UNCONNECTED),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_rdyout(tx_rdyout),
        .tx_reset(usr_tx_reset),
        .tx_serdes_alt_data0(tx_serdes_alt_data0),
        .tx_serdes_alt_data1(tx_serdes_alt_data1),
        .tx_serdes_alt_data2(tx_serdes_alt_data2),
        .tx_serdes_alt_data3(tx_serdes_alt_data3),
        .tx_serdes_data0(tx_serdes_data0),
        .tx_serdes_data1(tx_serdes_data1),
        .tx_serdes_data2(tx_serdes_data2),
        .tx_serdes_data3(tx_serdes_data3),
        .tx_serdes_data4(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data4_UNCONNECTED[31:0]),
        .tx_serdes_data5(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data5_UNCONNECTED[31:0]),
        .tx_serdes_data6(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data6_UNCONNECTED[31:0]),
        .tx_serdes_data7(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data7_UNCONNECTED[31:0]),
        .tx_serdes_data8(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data8_UNCONNECTED[31:0]),
        .tx_serdes_data9(NLW_i_design_1_cmac_usplus_0_0_top_tx_serdes_data9_UNCONNECTED[31:0]),
        .tx_sopin0(tx_sopin0),
        .tx_sopin1(1'b0),
        .tx_sopin2(1'b0),
        .tx_sopin3(1'b0),
        .tx_unfout(tx_unfout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_cmac_usplus_0_0_tx_sync i_design_1_cmac_usplus_0_0_tx_sync
       (.D({tx_serdes_data3,tx_serdes_data2,tx_serdes_data1,tx_serdes_data0}),
        .Q({txdata_in_int_2d[447:384],txdata_in_int_2d[319:256],txdata_in_int_2d[191:128],txdata_in_int_2d[63:0]}),
        .\ctrl0_in_d1_reg[55]_0 ({tx_serdes_alt_data3[14],tx_serdes_alt_data3[12],tx_serdes_alt_data3[10],tx_serdes_alt_data3[8],tx_serdes_alt_data3[6],tx_serdes_alt_data3[4],tx_serdes_alt_data3[2],tx_serdes_alt_data3[0],tx_serdes_alt_data2[14],tx_serdes_alt_data2[12],tx_serdes_alt_data2[10],tx_serdes_alt_data2[8],tx_serdes_alt_data2[6],tx_serdes_alt_data2[4],tx_serdes_alt_data2[2],tx_serdes_alt_data2[0],tx_serdes_alt_data1[14],tx_serdes_alt_data1[12],tx_serdes_alt_data1[10],tx_serdes_alt_data1[8],tx_serdes_alt_data1[6],tx_serdes_alt_data1[4],tx_serdes_alt_data1[2],tx_serdes_alt_data1[0],tx_serdes_alt_data0[14],tx_serdes_alt_data0[12],tx_serdes_alt_data0[10],tx_serdes_alt_data0[8],tx_serdes_alt_data0[6],tx_serdes_alt_data0[4],tx_serdes_alt_data0[2],tx_serdes_alt_data0[0]}),
        .\ctrl0_out_reg[55]_0 ({txctrl0_in_int_2d[55:48],txctrl0_in_int_2d[39:32],txctrl0_in_int_2d[23:16],txctrl0_in_int_2d[7:0]}),
        .\ctrl1_in_d1_reg[55]_0 ({tx_serdes_alt_data3[15],tx_serdes_alt_data3[13],tx_serdes_alt_data3[11],tx_serdes_alt_data3[9],tx_serdes_alt_data3[7],tx_serdes_alt_data3[5],tx_serdes_alt_data3[3],tx_serdes_alt_data3[1],tx_serdes_alt_data2[15],tx_serdes_alt_data2[13],tx_serdes_alt_data2[11],tx_serdes_alt_data2[9],tx_serdes_alt_data2[7],tx_serdes_alt_data2[5],tx_serdes_alt_data2[3],tx_serdes_alt_data2[1],tx_serdes_alt_data1[15],tx_serdes_alt_data1[13],tx_serdes_alt_data1[11],tx_serdes_alt_data1[9],tx_serdes_alt_data1[7],tx_serdes_alt_data1[5],tx_serdes_alt_data1[3],tx_serdes_alt_data1[1],tx_serdes_alt_data0[15],tx_serdes_alt_data0[13],tx_serdes_alt_data0[11],tx_serdes_alt_data0[9],tx_serdes_alt_data0[7],tx_serdes_alt_data0[5],tx_serdes_alt_data0[3],tx_serdes_alt_data0[1]}),
        .\ctrl1_out_reg[55]_0 ({txctrl1_in_int_2d[55:48],txctrl1_in_int_2d[39:32],txctrl1_in_int_2d[23:16],txctrl1_in_int_2d[7:0]}),
        .\ctrl1_out_reg[55]_1 (gt_txusrclk2));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_10 
       (.I0(master_watchdog_reg[0]),
        .O(\master_watchdog[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_3 
       (.I0(master_watchdog_reg[7]),
        .O(\master_watchdog[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_4 
       (.I0(master_watchdog_reg[6]),
        .O(\master_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_5 
       (.I0(master_watchdog_reg[5]),
        .O(\master_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_6 
       (.I0(master_watchdog_reg[4]),
        .O(\master_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_7 
       (.I0(master_watchdog_reg[3]),
        .O(\master_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_8 
       (.I0(master_watchdog_reg[2]),
        .O(\master_watchdog[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_9 
       (.I0(master_watchdog_reg[1]),
        .O(\master_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_2 
       (.I0(master_watchdog_reg[23]),
        .O(\master_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_3 
       (.I0(master_watchdog_reg[22]),
        .O(\master_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_4 
       (.I0(master_watchdog_reg[21]),
        .O(\master_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_5 
       (.I0(master_watchdog_reg[20]),
        .O(\master_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_6 
       (.I0(master_watchdog_reg[19]),
        .O(\master_watchdog[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_7 
       (.I0(master_watchdog_reg[18]),
        .O(\master_watchdog[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_8 
       (.I0(master_watchdog_reg[17]),
        .O(\master_watchdog[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_9 
       (.I0(master_watchdog_reg[16]),
        .O(\master_watchdog[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_2 
       (.I0(master_watchdog_reg[28]),
        .O(\master_watchdog[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_3 
       (.I0(master_watchdog_reg[27]),
        .O(\master_watchdog[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_4 
       (.I0(master_watchdog_reg[26]),
        .O(\master_watchdog[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_5 
       (.I0(master_watchdog_reg[25]),
        .O(\master_watchdog[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_6 
       (.I0(master_watchdog_reg[24]),
        .O(\master_watchdog[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_2 
       (.I0(master_watchdog_reg[15]),
        .O(\master_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_3 
       (.I0(master_watchdog_reg[14]),
        .O(\master_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_4 
       (.I0(master_watchdog_reg[13]),
        .O(\master_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_5 
       (.I0(master_watchdog_reg[12]),
        .O(\master_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_6 
       (.I0(master_watchdog_reg[11]),
        .O(\master_watchdog[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_7 
       (.I0(master_watchdog_reg[10]),
        .O(\master_watchdog[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_8 
       (.I0(master_watchdog_reg[9]),
        .O(\master_watchdog[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_9 
       (.I0(master_watchdog_reg[8]),
        .O(\master_watchdog[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    master_watchdog_barking_i_1
       (.I0(master_watchdog_barking_i_2_n_0),
        .I1(master_watchdog_barking_i_3_n_0),
        .I2(master_watchdog_barking_i_4_n_0),
        .I3(master_watchdog_barking_i_5_n_0),
        .I4(master_watchdog_barking_i_6_n_0),
        .O(master_watchdog_barking_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_2
       (.I0(master_watchdog_reg[25]),
        .I1(master_watchdog_reg[26]),
        .I2(master_watchdog_reg[23]),
        .I3(master_watchdog_reg[24]),
        .I4(master_watchdog_reg[28]),
        .I5(master_watchdog_reg[27]),
        .O(master_watchdog_barking_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_3
       (.I0(master_watchdog_reg[19]),
        .I1(master_watchdog_reg[20]),
        .I2(master_watchdog_reg[17]),
        .I3(master_watchdog_reg[18]),
        .I4(master_watchdog_reg[22]),
        .I5(master_watchdog_reg[21]),
        .O(master_watchdog_barking_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_4
       (.I0(master_watchdog_reg[13]),
        .I1(master_watchdog_reg[14]),
        .I2(master_watchdog_reg[11]),
        .I3(master_watchdog_reg[12]),
        .I4(master_watchdog_reg[16]),
        .I5(master_watchdog_reg[15]),
        .O(master_watchdog_barking_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_5
       (.I0(master_watchdog_reg[7]),
        .I1(master_watchdog_reg[8]),
        .I2(master_watchdog_reg[5]),
        .I3(master_watchdog_reg[6]),
        .I4(master_watchdog_reg[10]),
        .I5(master_watchdog_reg[9]),
        .O(master_watchdog_barking_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    master_watchdog_barking_i_6
       (.I0(master_watchdog_reg[0]),
        .I1(master_watchdog_reg[1]),
        .I2(master_watchdog_reg[2]),
        .I3(master_watchdog_reg[4]),
        .I4(master_watchdog_reg[3]),
        .O(master_watchdog_barking_i_6_n_0));
  FDRE master_watchdog_barking_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(master_watchdog_barking_i_1_n_0),
        .Q(master_watchdog_barking_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_15 ),
        .Q(master_watchdog_reg[0]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[0]_i_2_n_0 ,\master_watchdog_reg[0]_i_2_n_1 ,\master_watchdog_reg[0]_i_2_n_2 ,\master_watchdog_reg[0]_i_2_n_3 ,\master_watchdog_reg[0]_i_2_n_4 ,\master_watchdog_reg[0]_i_2_n_5 ,\master_watchdog_reg[0]_i_2_n_6 ,\master_watchdog_reg[0]_i_2_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[0]_i_2_n_8 ,\master_watchdog_reg[0]_i_2_n_9 ,\master_watchdog_reg[0]_i_2_n_10 ,\master_watchdog_reg[0]_i_2_n_11 ,\master_watchdog_reg[0]_i_2_n_12 ,\master_watchdog_reg[0]_i_2_n_13 ,\master_watchdog_reg[0]_i_2_n_14 ,\master_watchdog_reg[0]_i_2_n_15 }),
        .S({\master_watchdog[0]_i_3_n_0 ,\master_watchdog[0]_i_4_n_0 ,\master_watchdog[0]_i_5_n_0 ,\master_watchdog[0]_i_6_n_0 ,\master_watchdog[0]_i_7_n_0 ,\master_watchdog[0]_i_8_n_0 ,\master_watchdog[0]_i_9_n_0 ,\master_watchdog[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_13 ),
        .Q(master_watchdog_reg[10]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_12 ),
        .Q(master_watchdog_reg[11]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_11 ),
        .Q(master_watchdog_reg[12]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_10 ),
        .Q(master_watchdog_reg[13]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_9 ),
        .Q(master_watchdog_reg[14]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_8 ),
        .Q(master_watchdog_reg[15]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_15 ),
        .Q(master_watchdog_reg[16]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[16]_i_1 
       (.CI(\master_watchdog_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[16]_i_1_n_0 ,\master_watchdog_reg[16]_i_1_n_1 ,\master_watchdog_reg[16]_i_1_n_2 ,\master_watchdog_reg[16]_i_1_n_3 ,\master_watchdog_reg[16]_i_1_n_4 ,\master_watchdog_reg[16]_i_1_n_5 ,\master_watchdog_reg[16]_i_1_n_6 ,\master_watchdog_reg[16]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[16]_i_1_n_8 ,\master_watchdog_reg[16]_i_1_n_9 ,\master_watchdog_reg[16]_i_1_n_10 ,\master_watchdog_reg[16]_i_1_n_11 ,\master_watchdog_reg[16]_i_1_n_12 ,\master_watchdog_reg[16]_i_1_n_13 ,\master_watchdog_reg[16]_i_1_n_14 ,\master_watchdog_reg[16]_i_1_n_15 }),
        .S({\master_watchdog[16]_i_2_n_0 ,\master_watchdog[16]_i_3_n_0 ,\master_watchdog[16]_i_4_n_0 ,\master_watchdog[16]_i_5_n_0 ,\master_watchdog[16]_i_6_n_0 ,\master_watchdog[16]_i_7_n_0 ,\master_watchdog[16]_i_8_n_0 ,\master_watchdog[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_14 ),
        .Q(master_watchdog_reg[17]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_13 ),
        .Q(master_watchdog_reg[18]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_12 ),
        .Q(master_watchdog_reg[19]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_14 ),
        .Q(master_watchdog_reg[1]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_11 ),
        .Q(master_watchdog_reg[20]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_10 ),
        .Q(master_watchdog_reg[21]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_9 ),
        .Q(master_watchdog_reg[22]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_8 ),
        .Q(master_watchdog_reg[23]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[24] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_15 ),
        .Q(master_watchdog_reg[24]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[24]_i_1 
       (.CI(\master_watchdog_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED [7:4],\master_watchdog_reg[24]_i_1_n_4 ,\master_watchdog_reg[24]_i_1_n_5 ,\master_watchdog_reg[24]_i_1_n_6 ,\master_watchdog_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .O({\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED [7:5],\master_watchdog_reg[24]_i_1_n_11 ,\master_watchdog_reg[24]_i_1_n_12 ,\master_watchdog_reg[24]_i_1_n_13 ,\master_watchdog_reg[24]_i_1_n_14 ,\master_watchdog_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,\master_watchdog[24]_i_2_n_0 ,\master_watchdog[24]_i_3_n_0 ,\master_watchdog[24]_i_4_n_0 ,\master_watchdog[24]_i_5_n_0 ,\master_watchdog[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[25] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_14 ),
        .Q(master_watchdog_reg[25]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[26] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_13 ),
        .Q(master_watchdog_reg[26]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[27] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_12 ),
        .Q(master_watchdog_reg[27]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[28] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_11 ),
        .Q(master_watchdog_reg[28]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_13 ),
        .Q(master_watchdog_reg[2]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_12 ),
        .Q(master_watchdog_reg[3]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_11 ),
        .Q(master_watchdog_reg[4]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_10 ),
        .Q(master_watchdog_reg[5]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_9 ),
        .Q(master_watchdog_reg[6]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_8 ),
        .Q(master_watchdog_reg[7]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_15 ),
        .Q(master_watchdog_reg[8]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[8]_i_1 
       (.CI(\master_watchdog_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[8]_i_1_n_0 ,\master_watchdog_reg[8]_i_1_n_1 ,\master_watchdog_reg[8]_i_1_n_2 ,\master_watchdog_reg[8]_i_1_n_3 ,\master_watchdog_reg[8]_i_1_n_4 ,\master_watchdog_reg[8]_i_1_n_5 ,\master_watchdog_reg[8]_i_1_n_6 ,\master_watchdog_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[8]_i_1_n_8 ,\master_watchdog_reg[8]_i_1_n_9 ,\master_watchdog_reg[8]_i_1_n_10 ,\master_watchdog_reg[8]_i_1_n_11 ,\master_watchdog_reg[8]_i_1_n_12 ,\master_watchdog_reg[8]_i_1_n_13 ,\master_watchdog_reg[8]_i_1_n_14 ,\master_watchdog_reg[8]_i_1_n_15 }),
        .S({\master_watchdog[8]_i_2_n_0 ,\master_watchdog[8]_i_3_n_0 ,\master_watchdog[8]_i_4_n_0 ,\master_watchdog[8]_i_5_n_0 ,\master_watchdog[8]_i_6_n_0 ,\master_watchdog[8]_i_7_n_0 ,\master_watchdog[8]_i_8_n_0 ,\master_watchdog[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_14 ),
        .Q(master_watchdog_reg[9]),
        .R(master_watchdog0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_23
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_24
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32
   (i_in_out_reg_0,
    in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTYE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTYE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_GTRXRESET,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_GTRXRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38
   (\FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_n_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_RXPROGDIVRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_n_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    GTYE4_CHANNEL_TXUSERRDY,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    GTYE4_CHANNEL_GTTXRESET,
    pllreset_tx_out_reg_0,
    in0,
    gtwiz_userclk_tx_active_in,
    qpll0lock_out,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rst_in0,
    txusrclk_in,
    rxusrclk_in,
    gtpowergood_out,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTYE4_CHANNEL_TXUSERRDY;
  output [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTYE4_CHANNEL_GTRXRESET;
  output [0:0]GTYE4_CHANNEL_RXUSERRDY;
  output [3:0]GTYE4_CHANNEL_GTTXRESET;
  output pllreset_tx_out_reg_0;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in0;
  input [0:0]txusrclk_in;
  input [0:0]rxusrclk_in;
  input [3:0]gtpowergood_out;
  input [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire pllreset_tx_out_reg_0;
  wire [0:0]qpll0lock_out;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire [0:0]rxusrclk_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [0:0]txusrclk_in;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(in0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(GTYE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[0]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(GTYE4_CHANNEL_GTTXRESET[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[1]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(GTYE4_CHANNEL_GTTXRESET[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[2]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(GTYE4_CHANNEL_GTTXRESET[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[3]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(GTYE4_CHANNEL_GTTXRESET[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(pllreset_tx_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_39 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_40 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_41 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_42 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_43 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_44 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_45 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .txusrclk_in(txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46 reset_synchronizer_txprogdivreset_inst
       (.GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rst_in0(rst_in0));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_0),
        .Q(GTYE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTYE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[10]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT4 #(
    .INIT(16'h00F1)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .I3(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I2(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .I3(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[5]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[13]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTYE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(gtrxreset_out_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(gtrxreset_out_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(gtrxreset_out_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(gtrxreset_out_reg_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[0]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[0]),
        .GTYRXP(gtyrxp_in[0]),
        .GTYTXN(gtytxn_out[0]),
        .GTYTXP(gtytxp_out[0]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[7:0]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[7:0]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[63:0]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[0]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[0]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[0]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[0]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[0]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[0]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[1]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[1]),
        .GTYRXP(gtyrxp_in[1]),
        .GTYTXN(gtytxn_out[1]),
        .GTYTXP(gtytxp_out[1]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[15:8]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[15:8]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[127:64]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[1]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[15:8]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[15:8]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[127:64]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[1]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[1]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[1]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[1]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[1]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[2]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[2]),
        .GTYRXP(gtyrxp_in[2]),
        .GTYTXN(gtytxn_out[2]),
        .GTYTXP(gtytxp_out[2]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[23:16]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[23:16]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[191:128]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[2]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[2]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[2]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[2]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[2]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[2]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[3]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[3]),
        .GTYRXP(gtyrxp_in[3]),
        .GTYTXN(gtytxn_out[3]),
        .GTYTXP(gtytxp_out[3]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[11:9]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[3]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[31:24]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[31:24]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[255:192]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[3]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[3]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[31:24]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[31:24]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[255:192]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[3]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[3]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[3]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[3]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[3]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 ;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0124),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0800),
    .PPF1_CFG(16'h0600),
    .QPLL0CLKOUT_RATE("FULL"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h0FC3),
    .QPLL0_CFG2_G3(16'h0FC3),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0084),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(82),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1000011111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0000),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC3),
    .QPLL1_CFG2_G3(16'h0FC3),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0002),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(66),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1000011111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .UB_CFG0(16'h0000),
    .UB_CFG1(16'h0000),
    .UB_CFG2(16'h0000),
    .UB_CFG3(16'h0000),
    .UB_CFG4(16'h0000),
    .UB_CFG5(16'h0400),
    .UB_CFG6(16'h0000)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ),
        .DRPWE(1'b0),
        .GTGREFCLK0(1'b0),
        .GTGREFCLK1(1'b0),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(gtrefclk00_in),
        .GTREFCLK01(1'b0),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 }),
        .PMARSVDOUT1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(qpll0lock_out),
        .QPLL0LOCKDETCLK(1'b0),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(qpll0outclk_out),
        .QPLL0OUTREFCLK(qpll0outrefclk_out),
        .QPLL0PD(1'b0),
        .QPLL0REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ),
        .QPLL0REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL0RESET(i_in_meta_reg),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b0),
        .QPLL1OUTCLK(qpll1outclk_out),
        .QPLL1OUTREFCLK(qpll1outrefclk_out),
        .QPLL1PD(1'b1),
        .QPLL1REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL1RESET(1'b1),
        .QPLLDMONITOR0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 }),
        .QPLLDMONITOR1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 }),
        .RXRECCLK1SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 }),
        .SDM0DATA({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 }),
        .SDM0RESET(1'b0),
        .SDM0TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 }),
        .SDM1RESET(1'b0),
        .SDM1TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .UBCFGSTREAMEN(1'b0),
        .UBDADDR({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 }),
        .UBDEN(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ),
        .UBDI({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 }),
        .UBDO({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UBDRDY(1'b0),
        .UBDWE(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ),
        .UBENABLE(1'b0),
        .UBGPI({1'b0,1'b0}),
        .UBINTR({1'b0,1'b0}),
        .UBIOLMBRST(1'b0),
        .UBMBRST(1'b0),
        .UBMDMCAPTURE(1'b0),
        .UBMDMDBGRST(1'b0),
        .UBMDMDBGUPDATE(1'b0),
        .UBMDMREGEN({1'b0,1'b0,1'b0,1'b0}),
        .UBMDMSHIFT(1'b0),
        .UBMDMSYSRST(1'b0),
        .UBMDMTCK(1'b0),
        .UBMDMTDI(1'b0),
        .UBMDMTDO(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ),
        .UBRSVDOUT(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ),
        .UBTXUART(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__2
       (.I0(qpll0lock_out),
        .O(rst_in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_19
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_20
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_21
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_45
   (gtwiz_reset_tx_done_out,
    txusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]txusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer
   (gtwiz_reset_all_sync,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output gtwiz_reset_all_sync;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_39
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTYE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTYE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_40
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_41
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_42
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in,
    rst_in_out_reg_0,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int );
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in_out_reg_0;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(gtwiz_reset_tx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_43
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_44
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_clk_freerun_in,
    rst_in0);
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in0;

  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTYE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
oxsKH4iRxYzeQxcdzG1196HCvTejesB1g5/1mciE+Sscs8YS1yvOwRGzYo6PELRZE0LhbUGpLyhT
5OqSFevWxQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Xy0bEXWK/el2GCo1bfdbQm2RH9t4Dgl2xSuzpjux9TxuBLi6fNS4eAg6klt6TjLrP1OM6AIO8qwa
qm9r1ONHE90nVDfWhljLrWO1DmQkfoGheFB+wV0Z+cj3mGAoHo+BsdVf6yCM2gdMmOcaOPXtmTv2
WgTf7O7VhkRP6F7sGWU=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
G1LMra3Y822C5LBEuvy9THf25pzn31cw73IvfC+DxLXXlSkfA4bq061GEq+xzPXB77g2oRfokCRK
7N1XHbLnNfLrYtsLzXitJ2IWLNDKP7ue3OeNQzDnulWk52hnlZ94uL8LRVcryMwdRj7q+fd4hmD+
BgsTwJKU9XzcyiM3/Nb6hvkUfsjMPO6LVyboqLz1M3/OQJjejdO53WNV+PIu2Tg9qyJI4nP2itr4
RqFw0K66CNnFnLo7dNoglnChbEq6dA2R//7J1aiaNP5XQzpez1vkKzGLRJuFc8HQWtRSbEA4E0F9
jv8OLH5bgxcAu8BLSLVaU/KmgdvWpoNoK3Ryyw==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UgdEhQnaXmB9AwFp0+I4XhzZiC6TG4hSgwikTseV8Vs56k/0CdwD0G+F7b0E1e/ea8IwKx08Ozcj
Ael6hLD79Ddz3nWB8tZiLsRcr8Jqzsp8zaC1qxc6j1eaPHizIrLb7ZXwut9OHcfG+28/fwPzoknO
uleTtla3xwkkks6N7pOYoXQdiJsvcADH7QGAd7mPJ8uHxYnPwDcWikdZ/+LYQdp1BCIbC48dP9sS
biz5qvmzXmUA9fFYidJ7sVDixgrZBE3hXkoWGVMmqTKydhJi+/ogSo97CN6khdVdXeTPNGCea7yb
NVN2B0++RrrD+anKUws+qheUUMvNu1h9zrW8sA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
HtGAdjOac8QBqfrLRI5g0tHryitk2ZRCMukTge7QUatxlN2pVUTcpBvhET3RDwmy37gAy4yxocCc
wqzKsIhYke1HpwdNjPHITVP+LfJ2LKhw/I1nur5KdEMWURLQ2cGHfkVkJcYJhXuEl6q3Mrwytlo5
kWLEewO00X60e8bB8+s=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
I6SFuP/Ubghr25g7imSA68adwUxk9pK7aGithb+LLux/i6cKR+MJVWjwpVQvxm8wdaOcMZ0sJC6x
rDOEuIcRInUsLgd8ecUk7MiFh0eZbGqpnda1gRNV1J9ITLsr9azHrr6vxGCbrzmQ9P2nepW6NIc7
6eNvUHIT1Kw4B0PiUYNhXTh15WAxYGKKgU7jU34noTBjFqUPyIWQars6wkMvyJV2k4opAaWhBip2
aFiJqh47Upq0Xo+A7idnq4TT/g3v3H3BI+hRM2b3F03OGmjbv0L54eLdyN6Wp/DhHji44Jka/kEK
1y8RDUZ9RBAatD4C2jZ1ubNSeAkVUvut8XksUg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
o3PKVoNgapO3TIy0mVembR0iHlLm5TG8WTQIKQkmwT6mWxlk69Lun62HGp/A2Pco0bRX+ItL+4NH
/BL5KJJV65JDMpyrc2xkU7W/1RMgTjK+DvpYVIvZyVFOlNWo0VTE3QwJzmF1LzCPvnnjV4Z9LM0w
6KgDar/w8cy6mUsk3NNsdtynw8tF47io4/ssfTN/mzLfW0g4vljXTQcWMCYvYjpDpG0MVccpZQRb
UuC1ZpnFn7ydJUpN+XwIQBqxY0qeDfQUMV2wrGIpmn3Xuv3Wd9Z+kVlD9kPctgHU0O8udWSp+DbU
G2zYVRA/6w1yrmqcisZsAkC/Fem0ROWjQK68Kw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
oSYseKCHJui/1c7N+At8buYiz/jiuIZd5Zr/4aIx2J0lmZTodGb97EzcdsfYZYFn8cMFJnIsj88I
hR/hcJYc8GSEuLUXCewyN9pYOaU9gRNk/zprl5pm7qyYaVtTaaIOp6GqWYX/DRo4ovAutQCoaash
5GfA2FayEUujVznluUoUTrBrAJRaElrp9t5wr5nSdRFTCCoWJbLtISfQUv7LzZ5Of+xEdvKK1Jlf
YEFABinaXCLyoo82YUy/fIt+VWnaqdFus9Hh6XLxNcT2s8ym+9mmCwBzUh4OQWtjvifXUuOOOdmw
IFj1K+1493vUi0QkqDeBCcxY4yIJXDR+LWAmfg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UVk6oHy7z6LYj33VRevTMIIcV5iAjFQwatjvSHdwPGsW+wp7UHUGA/34ofc+iVM4EAnh79VkQG18
qJbiIDt1L8EikM4nuZOAgf6/Lc6NibsaNrTU4xL6tvzF2S8z+iXbcu8uug8AkGq0Jhw1Vrfe7fH+
BgQjggeIYo9CTfIn0xeCP3EVZD8CyzoywHxQubhCKTRHhUYPZPqh4PEc3aqhxdewFUbonkcpxXhF
TkN/lMsMmFfJdTrW1/SPDeoBNLEquziYu3rqFSNyQU+g+h1QC12qoMta/OaVG9hzY1lNXoPGqnBn
jlzJlzhkHbiz9PtGqr4T2gJQZ9ZtkvLv8dI/gQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
JC+V9hYa0DABeKU03/IJzbgbXomfD2m0f5XJBRbpmyPJUyI6hXsAOoN6FGVkYjNvEYmhqd5Ij99R
AFYPZUWw9y6ffQv2x3MsBxIHmSIARhlizSxrp7bbUYd2o95UMVJhlX1zt6kbiQe6QwosIw+7xSft
ATFQZVuJOrNUsfxvgCB4nCa6H2nhOLVD03ONsUra2HSzff+AFQh5dKCZFhSUj6/PJ0VwfDT0a6SW
fCwS5gr4+W/PlZfPyPyKiSevMlah/0vwZjTivihko/Q7hpraO7hJI6KETuVatoOu5KJ4tY++66HK
rbC5F1oRN7P3MAI8N5uZ5tA+L2MOkjyfvK87mw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
zR9ipOiJm22+VICILQLxjwN0WXZDhwZW/Trqg9L5pawzmQQfUPw2/qHZD+wD7EwkxI/xEEhyDc4W
mu8U53pxXyexBs34tBxfukW4HuLnZkZg00RQ50oMrlj4fouwybq6yFqDOWgmrg3DS4u+iJ5RpqDl
4aInF5Dl24EqnQwJRszzymmxiLNLepBip7q//BcTK9yKe2a7oS7fCkzqRnRMdhGY5kswkM4UL3xY
3XHnxTJrBszSW1GzkLtjhNE8XtIFOx4ELh/ED8YSxkXGHCVD3zWRNWPMbmBZmE/cB33Z6EV/SFbY
C261kkwQgLXmkVpuzfnYR0rsEpE1bTTaJ4upBg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 260864)
`pragma protect data_block
ZaM74sALQnF80YDKYwRaCYEcobdG88KyRyvFC4NxhoVsyAiEmugjPHVJNEiIRfze7NSENS5Dp2k/
aLoj/sHt3G0wdSexCt+MRNdA1w7CNF1FIRD0oM2LBbJ+M2SpKilTVAuR0Hw5qRBG4xWHSlwnJi7I
QwqZbkiAeCQ/SfVSK+ZmzKNoO23eMEk0sFiWuZTxXD/VOodxEDmcxuvyK5AzHKXJFpjQzxBwcvUg
zpYFdy6vT+58q10avDZSIawgH5k9EuAy92RHWDEoQeCuEhF7X46w7ov8u+ykAoPYxhC0tXn6P1aY
FR+D2q/j7cad6Ow3KDxHNJrlaAWDyH8VMFwmnHAKo6qTnPA57fKMJl7gNFDiAooQtceh+upgj5C+
tjNGwKZVVNZp02xjTtqeSVs/U5BbV5PiahiQtD45NoeNWGCuS0vYchuxuaewT5Mwx1+hZiJn+2C9
q7wWkmhwTuAVNbAlfV6cAXc+PKNahQhd/3m9M/JnrbZEMHzofYeLmsrOXZ9Rp7KYOkRWy6y2loHt
xr8/GeAItcpy/qioD6mlEYX9i46P/MdzlgOogJsSeg3GAS5AtZFp5KX5GuqVXgxqhR6JiOa7V4UT
frNEGTQIbUID0nht5pHIVbErfgZoSXsE6MUm2we4Dj6jLSZ0mceCr51VvC8YypNPer0uxq4qTtEZ
tCtojppYnE+L6j7tKgmwsPvjDOQqTHu/oBHw67kAV5fdHuWGDLjQLG97TyJHoVofkNkc4s30rN2i
s8l9bH4+oS3f1qnj0Op2FsR7oKXX16QHpeJ1BfQJRX+1xTUpl72TF4Vkar6cbFor2h79tjc4wjxY
mAUpyCMQpETpqxgg+tBARmFvrbBJ5A9Oiix3hp80Jb9ptNZ2oS/ugj4Z97TPvCpI6tRy6D4gstn7
nQedc2L+Tfaa5Dn02mE3Ymo3i7/de+luGh9EvwxHpbUNnwpX1jQy4+p2FOPRM5Ngijsby4+NrUFm
9saDXtoAecmKJYwe2+lMWfCcPToudvB60Rlas71Vu9E579Bhh3zloiGwRWD7ub5gZGPf3XE7sOiq
hH++1cFiF+l0RyQVDDFyj3xXwduo1B+VJV91tErzGw9o9btjVCBQ3y3ZzdigJeW44ge0gr4XqBqo
zbvpfCVsLkb+lE/M79IjkLQwnYXWtgo1XbeXIaQpVOlVB5eixHOGw1CHlrA99lCF88QskKs/zV8d
f/jBvR/oaTJmDACzb2pA1aDGnldr8ByqkvTt1xVz8F2+v76UDQMqXTGFpkTB40BP2RM6v50FOA/8
p6ZCIaBFjft6Grtsj18NtzSJxAof2F2hB0Y/7VEN72JnsPWRpE2vrlMZTfS9fen3g2tHGNoZIxxi
/ldM9rM4rpRwFLktyggz9tkETHwBUW9K8ayY7PIeXgUKyKaucGL5NT4DpO07Wumn005fO/wvR/1b
tdoBBmlq1Xn/i+4zrDrP1ftx0RrMJz/xQKUhbInWkdyEe8+O65BGuAUuup6HWqbhchhHqjNckiaI
WQ0gzsnxc/tz8mJinTePQZJijbzHWpGpNhRDBMDnZMo3nkufo+m8TnDes6bDd7q+FW9wdSfl/VEX
sXUWlZtDjbSx+jagfV9OFvam5cs9f3YmRxHRSkAl+LM9KFXtVp/Ck1t79V4XTWOyKeCu6ju4QU3n
LPvIW2alubH19UtqL1jIY9ekEnvg5AjTm+La/JqQLtKoTThMDXdxe+lL8jJXWKVOF/TVFx5fElN7
7Ffq5Y4mnYvftTQBnqJ4oN6QT56rXy3ZLEK1fpPaTuDkIFlQ8i3IlZUFk1qVErO8E2G4Mat4HQji
C1T4LhgW5J+dYzuzmn9yxj4i2/YtWR3QhvtjiqLxVGJGXGLAVyKnBoQ6c/+5tOI30lF1dSzLRkwE
GbbVjE4J+ZynsWN9h3OxFYgJjeHj9zdtXBuc642tV65tGOcMfdi0HA020JUOzasevG3w4fSgRafz
oqoGcp2DvEXZ4P9dnhFQr3K40h4TKII2MT9gHNzMuwU8Dcz03hhCYzHtvJS1tAowRY/RvuCE+MWD
N+u3RxoqsRix8GRH4MTY0VvbZ9xNTr9QYO5/Tk+jvcKeRw6HkhcvEXDBEyej+wg/CI4JLyEF1hCG
9BOCJC/ZVudCZZTmgwwbygPjxJcaZgE6IqMDSU0ZQtnQ2VmVZpEF8bwRQ+46FKEfcbeV+SnR5Za5
/1K9komJUtL3pddCqd6q5OxH0pk5nEh1RvoljIIZnn8Dg3Kq7pNQOhxexlY7FymrgsbzxpKRR2It
YqS7AMtEhzWyE4VP43OLO4ajkCZqaNE7mO5I+BVdPKGvD1MaTmWpDqzXcKHP2wC1UFkEHYFa/0TS
NOzefEqZ/urykV5NBXJvBzcQSut0rcRfs8gwz6g+fo9h91OUFyKa57PNaAjjiOAIwzjDc4WgqgoM
17BVQd9yTeu8SzV4z6tWHTn6cK5cjFtNz635yEOm54OkBhjA9Drg7+5loPcimmrHmoEzeRrzqiof
alFgDaNDI8dWFUEV3CMez0cqfj8+t4qymHOgDbvfAO3A7OGE9K1bFak/lRr9RCOWHSWSPAoUv5as
kGWnlw8Tus60MuAJcMjGd2RjFogDQWKETH1ZesZWkBKPx6uDv9h43Y+AEATv0yfG6hXaZp2m0VWr
OW8cinV4+FNYyXyfM+lmEoGq67Iip+5sNaOm8c7NSNjZq42gVj5LvWxOGoDmL+KQn3ULxYyWrdmA
ZolMiSpfHqGydvUJKRdxwoDZpSi0h6cC/epLssfNUzYVFr0udOU7B1Cu8DJQ17/h//+53RXX8tIH
RpVTs7V7ghiBbwrsKQhNgm4rv1cgsOnfNvjhDmkL2r3tMUqRWoEY+SSYNr2uW0eyWLvs7KEriN7O
QsOEuFPQSjQCRRLFUHJ6x1mc81K63TBKBvHJctvVN4W+hnpmUR7rKpIIp4X+dzFEaw7Nwv5nZP1M
siHQ0z3Owo+Y2DPQQR2odtJTKWvqHwmHfaZ/6k65wlbeOYiM4OgfO9kSl6Ds5IvZA2cu8r3AGGFI
cIeAi7J7+RiY7s6jYjQQzxVvxb4WfUd0sbrbSyL4uQBDS44cO8dIuUmfOjFtCTmr0gkbmVgBAMpJ
p/MhCstUfYuZRyEt7bxOQnHVXqvh33LGZ1fiQCOEBGRxv4RxJoGodfx+a+ljLC2Rc1qvrgWdAn5Q
dCyK71ljW7GT0/S5wbz/NnIP5arJBs7uXe1XNSVtdIPcfRLUSZUBVrPHSYsqJb/BGIlWcN5/OKlZ
+WCxb6yRm4HktlgoUGiEWU0PAUewopcv0UTaXIvyrHivz/h/Yj8VtzlAvhyQen4f3BFNJXZD2Kbs
WM5X22OoL3ZZu4CAYPzpqEzfZVCAXlmMBoS1cbBZzrXxpAaimCrUsE4AdzWvh/0Sey9+Oa04wuu9
WgZi/eLhIhY6V3+Wxz8UBN2ov+XODdWFMeH8Goi1TbgaZsphaZPxNKqgjANQJMbCUHV0VwlxrIud
D5VfXKEKc8kWhPuxDsVhRDXNSlDrVF38Jbz5egJi8ykhaxHQiKFjCl2GwkQ/RO6OMzGZeogePue2
hBRfZR2c9Wki6Qa4fO/mYyJOe2tZAtwFd4sTRxNW6x+RAGpWBOlSfXhPe0W+9G0DINW+frsSQPRV
vY+OMW1NCcA24FmvxIH9olIPEYBa/TKJkdoOJyLRUo8trMg9zxzjdzq3I3Yeq1q3XQIyD3kOWZp/
G2rxD8rr4XTxNa4DAd5pXGZBQkhFHGNNmNZo+uUmGAkOlOn3WLjP7ZySTh85wyFKG5fwQlnY4Z3h
3L0d6xHiATsKMF/x5yfj/RL2ED1wldaq3SlWVjo/k0Wfr5xte3L9+dpPiZUJv5+wOu+AB3ge89/m
iF2Q5GaHqfn5mWvMF4eY8Cl0AT6LNHv44Z/7t2P2jblNFm5ZkI3xOF0sX9CfroYxUhdzPWZcyA7U
kuTugQ8pGvNlDHPHidcI0ryIZGpLJcYLSeU03+IrEn/nhi5YUeEDFf4tLOPk/Pzg96Ue/ID5Z+BB
Jilmj7Qoi7x6lHoNFhNad8g3L3CvknPhdE5xpHc5fQWKMc8q3N1YzXgjMzgzKOmDuvVovzfO/1Su
cLECcgyKPhw1VHwqjNdpSoVDdkyjLV+jOvpfkY3f2CTT6RTvke9biR/YLfVgADDwI9IQJgQdJOJk
gOmBNutjvdfQjmpyzbySBUhRT9Bgx2iF+vkUsl6BO5nw9SR6cGiv/Hz8wB+KUhiK5GIhNOKmD1vW
FyflvNh3MpACstmQ30hS4SUDPvDG9xr3KzzF4eADiZRavbJbIHldoYGHOY15OeEfvUN+EUzUXgkU
a1YrmiuDsNfAxr9dCm0KX+fH5qNvZMg3s5arm2frVLdknSw5UjU/r8QwT0c14oLZuSZIPbjBJUcA
9x0Bre1SsNlwafVRM0s174mxBbFfInUEE6XLdNfDGyj5e1wrHRNG25mndDjNnQyZY9+TWuROQt8M
KLLGCcUG7pEpwHygLkvT1RrQDjltX6mHQtcwZmRzO/s3euUksnbhBJ1cm3m3NJB3pUiI0RX6fIWX
o3UOO+5ysArwIcm6hT5CZFixy1heABRedAJzGEa+7LqgcBW6QVxGisg3zzGkk6nMCh6h/8ndE020
CZEFrX9gqpJXWoL73z9kNWelTDm7AJxs/WTM36lzKVYyobXkC+irKD/7tXX3D9l5eNQTJK8mP08f
7L/oeaKvlgspdVwCGH+uP4IPh+b5IC42RcRpx5sOa+nqfggh7ujK7k/TgeLaA/mc97IqbSm11W4J
WQKd0GFHquDcfSwGaATam7McJrsfHeXFdGI+oseq56kJpBz7IQFyM3E2MZdnFpfc05cx1zNG5UV6
t8BHkdlUpHPUxH4DZJGu9F6eWElArqHS1rEIbCTAWmsXDuXCOu8GNTm4fJuO+HFgPfQs8LU6gbd5
rhbr6WjZygDALOVyGd0UvgatFgTA3hIL0yXkdujabx8SBcyuFh/m1HCOjZfeIln0x5fm1G0TvSQv
uXKnqO3jYrdcQmmm2OA91mGRRUKjc4t2WUTk/qTOFrYGT1iRKU5oMwagtW7LyZG7QEvEcn8uIMbE
Sk64AIUzox5a5pY3xP23Gfm943PPV/2Jxh5hArQsx29V5eWAhg1U+79+JUqsMciT1jGlsDIAGTHH
nKLoYCOa85C2OKKpqL+yEcNMR+WBjZwwO2MiA0yd95dpJG+itIOTDuwB015rB2NKtvdNaKM7KcjI
nzM85v1Rh6lX0LKj9QbKR43WynBzWHypkBjExz0ctkXEszA6rQ2Te2sBqsgtYf7Wv2WIBI5B65AS
ZzrY2N12khf7zQO86zHz5m0m7LjtLQBIsMwuibUXCe61ipHcBe9NyUao/NA6C7Ei56mGba+DES1t
GRxW6wwn3KzFKeCSPLdgI/Cjs4YhyA8LmTQ2IUsbYU2kbbny0Hbvbpuzx+NkBSjhVa3AKb+9O7wN
BM56Mz4LhauDxlpbGd9BCtZAnnloenlazYvfur6gVOn8s9+wAAUj8sbBO0RCjjUNpVvLdi2dxMLs
TiSjLI60xJBB+ov/Uh+tVV9xJS7EJxhnrKXuPgKM3Q+PilY9FwovXLT0HIaW45Uv+LheSwgTUyv9
Rti7FHChVfSm3FovGR/JzDbaNCigtIM1E/B7U3mTSU5XWbe7oW+vmOBRYKUXttLYPBwFgbQjcZj2
UMMcK6uAnPbQjadThih9FM+tZmyv4hN+Kz+67tBSuMFrCLYtUYMXAhQrGfPJ8/LETH0ejaBg1Xib
eIEkxsL6CFsW50OoreSUofI0ioQ3O1C1agVo11MTnXnbV2LyLBQeFP3GPDapF+xpzEH7j2+up+Kf
8dL6rZcunx56+3VB13zP+HdtzOltJCyJuh5kyf2J3E7E+rBYL+f9gDepFf5wjUKxaVOSvwcxNJ3v
UlxfgjH7WvvEqiJ9HyBsQUMYF6Y/d1cIKm/HVR4E9FlaHKnlbTZScLlleUjp0hzoHeuxBn+gGEHk
sDQKap68rqRqfRGhBH7oVfOGoSmwcLsnix16lj8e/4+bNRldeNSN2INWVPC8Kj4nKlUZY3M8dZSZ
ByeS4jKX6ipn7MZo5K/xD9G7qcepUjqvO3n3YsTmVMaN7B2YY3jYpuc8hcKq+WxehJqVXW2tFo69
CK7PrK3Ra/RXpCyVvKPv3ugtESKqb2cSq9QOTjVfSf2UdAGOUGcz70QFJVOMQeh0Aq0o/d+IZEpY
CHBJe5bgVtN1eqFjwN/eMnj6Og5Qk4fDM48jfbwpKh978TDBHnzT4GFIz0IAoHzQymiNWkTDsFJA
HNMwcVZoFNJaQ+x8b/Wo3RUDFIwZB0nig7bRgj955Mj98StpP2f7GMRESkv/wwiWFf2e2dXOrRpG
g1GtrlD5XGAYcnNjjztMF6fnTkpVDqJLIU4/VnrGG+11SSg5j18tyN/Pq5+qvTbxCrXPYk3RoYME
V0ucAkppikbWTewRBOSbBi1TwOlMice/OmkuT6wA9cG1QBTY4KhkIfWVgLhFMKvNx+kPGo2vgGLq
cX4vf5YBFQ5I7n5Bhf3dupFeCxxOgTp7Sfius70fZjy80w00JAm3AGkJAWDEU3jKTlFZTnS6aC1V
KMxF9L83T3TAzM06dP4uhOq6FxO8Xj/57zqGzmX0sgCam3588x2exdQWl63JQQnkcV6FyOdwbMFo
JEWDH4w0NQ1JKTKk9vBDYu4MnsO8R5ICpVw21wnTJC+BkHai1+641Dm+EpfKa/YT8NjHdstc/kcc
LTzntxriPOaI/W/CGPHTtfUIL9kaHSJH967WhEXklC82ruMAOvRwzgPFczXD+QCqovI0L6HDDL9V
Gr1hBmQhdXF7zaDT1qVV83nYQlLbfi0UnA59/eHHUxvYsrCFvMoF1c/tdaK1SZvVD8ANmqwmo5hC
Rkk92ibv+/SINYlWdtxoiAsC5dOui5YGYrVrlnk/G8Cgr0U07Lgu0MA0r94dVgl5Bwn7hiU6SP9F
IZ3SzNaNBxk6XgyZ/vEswaCJPefhT6CVvZLLQJxjLg7n6n9AsH9ybssiX/krw2zm4v1RgoB8GP99
0Mv5Wwq8WYduFv11c04IH3br8kFNHmSUBV1fPN5KQvI3lVkVkS70cc2QSpdLoQiWj1nvlkUNfFtG
yZBZyC9HUpOKnGbuHNdlOKuJ2E5IOsKe1hcXikzANdH6I4KiLeYzuKRQLmT9KGe68jVy2yyZ9Aj9
CV/dGZhslxCrAXshPlUn9PGDMRiawq7Y/rUOk09QyN3gcb3qWVuNGK02WWUlNjUs1p45kxQQf6b7
umtOL5FST3fad/NDeKYATz3JtV5Jr0SIg/DPpoI4NUWybOdUOZJNBLg/o64R6CYRGCn5FuknmoRv
CgHJyhA+AonDjP8cHhsgwATZ/qBgs8hjJY2AggNCZQd6C9zISxbnloKvqOpSVofftgil++CVQnPg
c6vpz38bWIEaNWDS7dO0tCo0NpKbIuNYbIb+LbqGisJhMlq9vGSkhwceNcAFml63OefJF3RW/upI
sH671oLEpx5OqJfvgmtKUYqFSWGA8/llvOfxb5qnTfBRCXzuUutJMyamhtY4Yc1lrFmhMbnFZa9t
Xt63d2NiMDHHHy/CyJfo6MHWwJMMhlzNZkBXg1NOAFt9OsSykfUyJqsbcr3nd9w4ml+kmNBE6SW+
2fR4tB3TalC+BVkBZLfV+6I56R5oxSM5/kHEM2+7EvBKr963lRdwcLQO3k5ednKQHGZjeSbAUmXY
DO/X+FTjrEMEqXpfy5Fcs0ZLHtN/j5V+rrsT+juXDo4vBrrSSMgyOvhswX4NjSMn0WQkGBTdiseg
ol2y2KjjKxWEuFnUXDOrnJ5/XnDsAgZZPhlkEb/2sk22+592djI7Nfhw9Srkn2ueG4ulAidwuppU
ZAXW+1zca7NBIEX0QSt+VAuHq+cfaJ3SruDGBoo4POMFhN+82riLG2WfviJlvFxcczXpkMjfjzrM
kvJqhe+vvYcENBRoEWfF61kjy1H2kh614OdyG2ph5k6tOMIwnHx11huxD/F8v4AY527kGMHl0Sdq
EafCgppKbQoGHJlWTX401taVzxyYB28PQHKLbproMuxHev+8VSQ959q7w5ogxznpHVF5EJfZjIF5
aI8ND6R37tjRFGrYEJmJ4DYaJZ5V9sA2C7auBdYbX3lrIosakl29XDqhjeACn/q5YO7Ndv6nlM0F
2cUtWibNdPysaiiAwgDw9QDX0B5B3Db5blDKC7ykKn5GKpk+TG1Der4YaCMpMflxJFaxyPmUHvCt
8Qc8zrgC188HBeyEuWWp1vFqAEvxl66GxnhsmfCKojLSYYUtdSUx0rkN4DNc+tSRDFx1yJkSP/2x
9+eplgm3W6NSVX7qtCWyeZ+No6sCcAxZT9UoG43XTtIReYrxWVFjL8B1uXCXkodc7a4JaqarheuT
rxoH6clM/icNpe9DIL9cvHa/kXWW2Yc0szDCFIxpAzesalEJkVJGuEn/A+v81SAD08cfU3VbnE+N
Gq7lw/p+1o1+HoWdz2RUXawsYQ2ckDjRvG3gksw5BoHkTmaRGlkMyvAa/MOAZec7xk1WOAPVuyKL
3yWwfNQCASZueR/V4zN4eID/D1rcBR64E6bT0P13piMyLHMuSN4AhcouOHh20vGCNfOlimOH/YS2
eFcKLcK0vEQff98ZZPkSvgKQqZL8P5uG1m1r04ErVfPakPsvSqb0LbiDMol4E+qTwF1kHsDbR/Rg
vLhCyBn2NecgA0eK7MpFCQPR6r6B4xF0WgUmsVCmlCigp9jy1sD9/HJEHUzd2Lzbrs706p/H8VM9
A5TvpWWDHcXn/6bWykc3L0FAIqtd4CFIGZH311kyb/5W6CdsjzTVz+zCO4RCB4bi41menAGfK4fW
uhfXJndrPH2EpEPaGS7lAcPGypIH1oCzG5KMewYXWhh0pN8s02Wq3CJmHsHPQljvYhtLqfUcKvUS
gcUXd/tSqn2jPdLP6cXTI9ha0NPOXRaNskq/Hs5T+o/XwYmr2KjdMmtVRzIxghQLh9eM8Gg67fru
CARN1HpmbKNj9HexTcY3r4pkKlHQHFv10ko+Jm7xIiLHbPiIbZJJV/rp3bTyL4YY7K3xkjmDk+W8
c5xkX2atkc5mP/E2dRdcu3+ghCUXcl0lr0Y22GnqaFZSYVFPETcyTqpoR2kdm6qItDj8LQjzEQ7y
ZM77YH9siRmpNhabA+wUs4u2UWuJ4gvbyOfgmFkQaZ3/8Sq9arEOg9Bfk6FA+tf33sIRe/fbBoNr
RMteIwgK6n33MWJtkoMVEu5XawBr5ZZ/7BrXEa0Oi5qL8jth9jXi3LTR0VWDOk6cSPBzR4Bw/sqq
4Pmmofxw4IDoLM8e3olMzdFVyNsIdKv2UrIF4iBjmVq+OSjGZ6Rf/gW9AgXr40lEOpuTt7n/kRSx
wY/NinyShyy4qwAAV+r+mCz1Vq94GbK67DsM/sQhWnB13tpShfyhb8u+4XU/NFSVURCM32VMCuWY
rphWYr45Ulb4zRNa9SvzZRKDhN27GVkfFuIuypZFgP6Uz35Px2AivIWweXd0TpqkDMGBKE85JhPI
6EUBkWy1Jy2jTB6Iocf0M2tTQxNys+Vf5QZQKDA0LObxFQDv6y8+sjpyz5jYvZJ2QUvR461n+7Rq
VxhDbgoBH+Usy93t+6XhoMcpZoAJ0Y3PWHNMlZU1HDlCUuEPG+taA5reBc2Ljbbj9x18QP9UkUZy
w+SvPSqlvMAEQp0b7Ta6YxqqioXdZoakIIg8JhFL5iz/ewMNeaGEHKaV7ZnXTNY4HOjuBP2ylo+R
6J1SEGCNxnzILHWhA4Gn+wx/jEUpmH4bZO/komt9BJPYqsbz5pkf/SY3ftWYoxRMGWPURFDDb6M5
5JSVMIyGj4INkwMzq7Cg1xnjpJTCe8Aqu5Qmj8laO+SETe+q18fG8jdbKDhml92EpN9yg+yLR0cu
ebhtL6iJQvJUKzhiKTUd3JrY9FVS6oMOl71nXGodjPU1iqOBcy4WOM9iyIWIfqhLXrWhOwka2OdA
hux3yjcRx2I4TSeUkXcB/1U2FnnzKA6+6BC340fgvLn0t26xrb/SVNM0Ishxtlhn9iclL73vdWfa
5bTJhxNVqdJtI0JoXRIoJgQpqMJUY5OBea5eUa9omz6upbtv5WRHOWKz/HuA+unFclaqWBJL96xB
XZ/9ujTcyNSnfV+/Asyei7Pv0KSk0D+7iUV9AY6+39NCTYzN4vfyIJj5RbmfIGSnRkjDSqtVqJAH
uc7tvj9rdZnoYMw0K01tWi7d/W7+3z2/A8QPPFpYFmMSKKoFwy1X6kVtm55/rV2taITGznBMTV26
iXLyumRz5vRyzW/xDZudDFxGphusXvSeqDCVsb1+5vjz/qNAuWWOCbk6Fi1uN59QFZ2pVrNgwg1j
ecc5pM0exgB5oXUWyiKqq8Hy52yvjTPGYmHiVA31XqMFJxVM7RYVZsVQuJlVferS57nXfXPSylMG
e8SSzcqn03b9XLOR8ZeGy02T6DKXkO03uGwpNX0QjhEb7Jm1mpO1LeA6wZQ+uh8YaGvGrdAiLziu
6rlxPM8pc84EE7NWrfYEzrYQIKvaOs+cBTcE/YBwOZm+CV3Agn0RJz7A8pPDH4A4mUFAmCu0ZPiG
2N1MRvaAmRmt46lUUB/TEBLlM+cnMX5XS4MZPjLwD+XYOEDzmcVUnmCx7iRaKxXAa/DTrnAfcVDk
YfZ5Q2XVSoYee02Ovihz4CbOj1zKEFl8UE6d3ueakeQp+9FLPMt4VHZ4Q8+i9df7PZy//r/ikgEY
RwKzDsgbX4rNLcaQtZwETTlUhlr+2FcmpJhmPUiB+ySDCLic3c3dEorV4qd9XASvif2yyNHjTzsp
cjwgNQRPuz2skCKQYii4P0Tg+SecL1FkeMzvRH9rpNgn0c7IgjILNegCbGG0afC8u3fHcleanmO/
bgBQAclv68UtCKsDyLWPbgu5dyRlyA9c3/TiuGv3IxnLrHsd2a5Szy0OwProFt7MiBauA+/R0O8Z
9zqvnaKb2qzz0YuElkvp218DsV9RfsQkx8gB8N5MSfoP3Sii7ip6I716BSLsjrovt7fv0zBYtQ4h
aX5OZUHSEx25+ZBBlU9yY3j6JiFabxLlyMimUyJXfyrr2UNfALRxnoeh4NdvK0naOS6Khxx0GkB8
QaxrUps6S/Ol5crQRQPVNLY08MmeFo3zAW3PaAE1fJM2XcioKB4MW+bp3JLJSAIZ5KAEcwuTCwIU
lfRcf6AmnHeBZTGa/OGEQJQiaPRqu63GNOUfZWp98xlUwLX/lJqvT+/wH2JTEU9zL3y9ujjiaYSF
VfW9igK0vk8LYjh1Qjvb6O+sXewvzuUChzIyvGyB5cIcWe5MUCtZgep11wDpOgsSx9boSh2IvMZW
5jLqqrba3J/AxdHWJP4oAEhBwEB27f19b3QvW6NttqFGmUgCg3OYlM0FBVd6yfLTuSXW+MkKb15a
oMBnvL5x+gSIXcdLoI1Ha1KrQAitDzADbgHig1SXomKvllsiz9Jfu2TRdnOMXHyQWeGgAZfFnZzn
fdtmndbXpFa1mbAIwR9cxeF+j3qKTpDyI29/ufIbhDJc/I6vgb+beXeTWz8H5ygJqtNCdvPzBTxe
eze17d1bC2ik4srhbYDvl7Gz5nOW5Jr9PVzV2WZWeexswuh5rSC9Po7tLRMfksEdGrB9rFApkPSb
ujkrvmcifqQO/YyvmkDFYA6zwWc2zF+1IWG+AutI3+u/bYoA7A0kazOmDdZIyW3EkNXprg9jaRwi
pFsb09tSwzG1bzLuMfp9kpCYIYy+5gTSACHVnl58ak/LmcIo5FBtaJPNHV9e4OivJtS+hxyITpmx
zvwqPHkIYlySDBThpo0lK6qNdZUFSgGxt4PlLHRsy3QdWy4IPjjDSPbdajShkl2g5HTBVp1EQiOb
m/xHKwpglU0IUDXdzEgXVOGL+5DlqoUoyuRMNNRteiHa/NsNFFzDICY35ohoTXraQZP2IV128iMm
qP0efWoOlFzquUhz1Yfq3wVnWXeZQgez/9R8rN6pcUFMjVW755UKlVztU4zVHiKjbMnmA8K0TQUO
+yeqC0t6aJrX9CNOiaMCshoWJyaiGJx68g46nihPvFkFg5lUPq2YFez1PS7xw6SaE2b8R1VC9lhE
RuP7r9WzqpwGMhZmK1VRwdXHEgfK5n54tnxTetl5ykbM8fI0Wn1J+Gv75zU/+TCERozhfMbiMmD0
N284r0yD2Vc24GPELlBXuI5Cd3rNjgWz7P40zaOoN6OWGonZghkSi+mpohbcQB3XtOU00NokoiXx
jiOYsRfn2EFt+0fgCUKPlm/7dQ384YUwA3JyM6UwXiHpKKdnBbkr+aSDz5VLZUELL5xq4dOK26k3
Dp1fazBAHl9Ob59ABIFc71kFVxz6yGpdGXGxpeA9s0H1xGh2ur4eOxQ7jI19w00aVkRYf9JupmTs
lKsjIs1Rtma3ZO9QtAvR3rk9tWnRxxaluV8+asoggF+vVRcl2Aojem5vNFj2rzcyMFbacM/LUu52
0GyU82YkL9LLnbWEIo6f1nvSXrC1OFYRnfxX6s50ThTkkNW3LcimTQOEQXOsxHByQN0oyGr26iLb
KskGc2s3k+VqwVnqzuUUYBeUVN8Yv3m1pKZxoUEcLYfUPXn0xHwldscw2sujQiLDdUalrxi3P8Pm
+RjPlGySOKV83pZ5OqgHfhmn+aB9CtQ2Wk0NA1htzjuYfsJT1rcGVZ1HSQocO6+Cq9Kp/DkYDLqL
i54WnHDfmUAJP9boPbH/YszSX13mShkYwgiVOFYOe2AoYU2u1xKFfh3rhewLSYh9VvsJZhcE3kO+
DLyVEMcqMqZ49TGt5vOgAqv0fHO/YqWLDJBAkTv9aU+hv72mIzdSmQXL/FzjTnQC6Hq7IltyAHXf
Th7v0722QYvpnAud4ooDTMpPrKsAZ3unO8eAKbipBx+XcqynHrMDD3tn3G+5eijYajmbXZU/FCb3
AIlaT/6NpLl2l/KCf1qNvQY3VAJ6SOVFmfxjDG6A55cje1FwfIsNrOtz60caBoxDM9sUwInSa4fx
/EeW1D4Cei9sAO6hvyqXSMVbrfvuJAIughEV9YBLFQmUOlcixXgTAS4JwmyC+WyfBFi+3lyM+FFu
d+Sd3B0Cc+oOBdbPcpnr6kIBrf0j1xV1/7Sp/j3viUPmcDXeNwRWhj4FHWSDWHBva2J+a/8FxdDY
GSDbFw+dNIRVOo1nmjTMbdiLMdAROACRnrMDal+6axk8q9/TeNzo4udh18qfxV5ne9ewL79A81SO
NrRBIsUrc49afX76UPshTrupy3D2PaL+HgMlVWjDmY4KTXNmQbb5A3e4LplOK4q1sr6GNZlcRb17
6orGDNNohcoPrKyZK6oeQxZqeurFa/QAHBDnjJrPeONL/CxMQcuWjeV4sOS/Mf+yEA4ynF7YQM4W
+AcAOoDBYfp0zZH+9Xc7yOw9pCUdY9guhSxSz2yVyyFotKi5lgG3TJOrr6ED7XZ8Q1FPorOkuefX
j3i8t40lajN9sGLccxI3+N8hVCLVrMwsMu8aRwvJ4pHGwb2uLgKbUtxvzqsJmfvYK5wAcRTWI1EI
crLAP4/UDjaMqbnUww0aqskMaBm7RmF4Ndoghs0nVAaBc2W/7Rn7taIOvyVWBnDSe4NAjSOIX6ll
e+bPbKI/5nhQT9guh0qj+IpDk9+5Zbcg/zq9xbyDU36yjupHk+H83BmOS/rZBpPkOJdGaY6w+A7O
zf+yIIBLptOH70ax2Ok+igwhV+xLBxz1yPBIoxCrrOYlcnbbAfEKR2LQ7iKusFBUHoPgWsMd7SG8
H8rkaN9o3rL9dpyoIhUiUT+hkkVcK2USM4pzVoFgv1rxkw4gA8vTPoBB5799ZOPTqwFoIghYF6KQ
QAFSBiCC2xw6RAERKlVXlntcJ8ycOfG8QhfrvGFIvPsjMXtdTC5t+OV4/ngYoXrWXlI87zPRNRrb
Q20MRTTA+f2VZ000HxpNFdu0+oDNmw6EvJ1qga/lUZRYtEn1EyeRnswFVxUKYEH9nt+PWhaTsgBQ
SfCl0qC+gp2xzmbgSlENq5tFAqLFyAnw/I9jmvCFx5IQL7uS+SVGZZTVm6xvCSXc3jBuJAlEzFIo
GN0LuGXOl4SL0XnAUW7QWV5ik9hdRladsfpCCZ6RdydsVedWkhZ/6YAxx/1KpvKIv6DggjSBRSSe
E4leEPxfmFYI5lNnRZ7/YDWysP/HMyWOyEbtTMf1vnIUVVAJzlk0XbyAy3krNvjD4Qo7DkdCK9aA
WtexofNU0rcWfeR45Ghj+WFf0oE18c1GAaqLenmh880/KnDm2V7SaU1RKnFPbDiwCxYYA+8jDDC0
JrZrwf1gbdyYw0bT9P1nZaOs6wRm+0RIvIK8T3DDBBf236UoR1Edu9M4nyX85tGBfLL3+4uuGYOr
ANgLfmkfhFmKB3Iyqpl+sjZkBM2NWJXWaWNKQ/Om42aQgLfVbIawsOPrkntbaA/Yn8IrQ2PUbA7k
mTdSJCjapcNAy3D6o0oiEIoJx2143GRIDMhrMB/NwLlSvjeC4p1bR1j5JT3wfDmS096SylVlyc0M
tKoNh4hWTn268dJoFs+FKz/GlZvClCDBMnTfidGZiw7+A2pAjh7jgN25EnX8iKfYHhgsaCoKptZ9
jEPQwgFIE12VNJFROJgwUNiQdDyeDvbe/V7suxxXtd/Qa4vuq4fZ/jYDb/gKK83BkP6WrJNMw4/X
PYTFHGbGhrin9xc1GHgwaNFKN3Fz8lH5dti61IAcPiIEZ0g2wB7Rx2NWyNVE3ZB4n/04R5rRK1JQ
0n1wImClFABwIQLBbBJYp+f1AiNNwHX11oIF6jT/aH8Cbka+4vzw0xrZ+5xPEwgiKv29aVzr68jd
YITZiHFQR0rhM5LS7W0TuZ2ay5Ujqcu1ZDtq/TK/R7pUfPmRqBv0HjApWDCCvCViVoTr0wxh6HJ0
QLgcgPU63gpsH36EzdYAg0Gk8+K5XNQPO9hJCTbPzqbk5Ec0o6wNSEN9G/3lINMymD7yfifWF33X
Req5sFPlQYSGD78+jLlM/rugbGiw/mjDznMBOxnvc/oUnzc7RfH4F/G+DKpnM1ZVdUfJxVmfvFCF
dP9kr+F4ARwg9GYSnzgMLoVIJJ60Fzfgz4+/FD8A93MluDxvXl7sr+Jpt+1cTSrcAiJt0N3U+j6v
6+dLAzqgPn4C8mEvPgkypnUgqu9Lc1agPzwwCgv71szz5RSxd1a18QOztQIh5LLM9Kxzxve8H/7H
VqRqmHsP6aMg/X1djcgVne2zjFIyzjZzj3nGZAvFAFd2vGogW3D9IHQ55JCBtCUUyS1orl160idu
VciVdUe9NbDT70rVmnGotZVjsRPQWhm1vPOm3whpO9oaCxWeVpDukl8H2aK7GfBnwSSb7hH5Gabw
XwFdm496MyMm0pcS9fFZnb/q5Oh/E+ui2aYL2Q4PPRC95GmyeWnPF8eWkUPrGJ8H01Cc+B/rmWlT
cJE1RvIlvrZad8AywxgbB7GAySYr3D+vb4c2SU5YBxyUW8OwW4zbxXvX6s3QztIxXQADTOjuW8wC
HpeaTaXnkCDRDgNyHZH0Q5zjnGz58fDEVeE8Eh9EhXCFT0ZqE5tnAu/B9n0J3DXiSHFouk1VBskw
XLGjVHfOHOr2lltrUKZWlps4mmemNEba+2SmIMFKTQIIEYPBXcSVk5vux8oJW7X9p3JS5V907T+r
6sB6R6eLaUlCj24xqchqOtF4RHeuf2qdiGIAorCgRt867HwQHzie7eRCkzK0idgk7bncR5Jq/0KY
0napxWNY4p7nZSpXycOgmgsumSPwVgxYqXHmQYXEgORJowsNWQUnNDPXKiln/J/65ZcOQ25S2DP6
wLqv9j7ZwmetuuyUjJMl5BOckztgsyrjkddfBg5vgepqL7GgGmVe6uUdYzl82aVA75i6SmU/5fLD
chjCRslqIim1syzAnuMK9t8U11f+6rU8b9Aw/ccqj7hh8n2/ae0/xoaWw12w+KZUe5hi5mj1NR1U
u6HNUk8zwcHUn2gy8hNpUDFtO5DTBMSvbhVeLXWo6CwBKIj+HKqycWMIHfuvQ+t7cRidsypTdRwY
BftKfPjKzYVQuiYUMenOuzRj5CSrNRDwDupQP1mKlpzviuCfnbN9lgJQ7GVLVKf3vf9yEw/vuJ6W
7+3iyJCOSSq2sT6Q8PfhnsT2rkSQ9UNQn+3Mx9pZ0ze92q3RQ8FdHgP9t7ZpaZdivMwqJxHB5qkB
cXkvpQr6y28lER7rv1e1gZCzITqq57E9keuisu9jRNKFktf4NzJ9H9L4D8eCTvu3L4n7SoxqpR13
AkpYGrIGWMAq/2GhgZZ3F066+yS6T25zZ1Y8W+F62S/VK23lESYvQfWxIQNhFhOTCcAeNMnCMgLo
rBIaN2VyRqYA0+Z1FIBwLF/3yacpXNLoB/Xp3gxA8ORYtIpPKiNqRggMTc9y7GSsBGWp8WOEmmcz
KXnEKiZiI3dqxLy1iyucdObK5Te9TuFeGDEG08d5JceXtRbBhJntez0GNNI5+Q/FP8MjyhO/QF0F
iV7BE9bkaeZ2VCGIBTpEmg8OethRILycuHKuHLu2KvhrpfDrKP5Li/ZodYBXxlAynLuIN1r0eoSR
PJpM70b/7s+uhH7Nh1YYfQfvlDdP59RmAhORzgUoTrv4Jq4nx0QJUXwFNQUzVUkb7hFB9TGNG3/B
HRPH3guSA9DuB/66Sm5edA0mZRomb8aRBprLbu2wuEEhhJMT7eJdyP/zSkza5xGdbvm8DOqc8jf0
pNIIDxy9XHoOWMNYPkaHFFIO1bVRT2aFte2nyKMidjXw9o0SqiB1VIrK4UayTdsdYv2Q86znI/hX
+rZFWJe6PDhqZGH/mdWd10HCsU6w7mVBylpjpFxschOvHdBJIF21MDikrq6Wf616jwog23ORqTSu
SDmVG6mCXHvBeef4vIu00H7bviTs5JtfrFI400mbEiwEp2oRbTOX/OszERMeu/XUtk6Q0yrP2fcX
7+pyuEPTbTvjSGvB8JXUo+VFv171i3p5I4+ASkueg9Ogm0ii7TeGUOdrsZUsnQ2XjGoPuFnuuHhs
AJqzI9lQxyo4czCKx8gkojeoFze4k/vTIxJkZXFQLlXn88xumgaK90B7D4v+da/EZla/6uS2HCDx
9fI356heicOk9mh70w/oLEqkVAlgbTtJlOUeJKaLk9dZhhVwz29hpyDZ9BaowDjVnWcx3vRLotMx
rHUMuPTPTOIhJrChk+BDc8JkjCz5HYvlSvSVf4bS/Vr5S0R748aj5c0Icg79cR1j6yEx3rb/Y61v
4rVp++BlZxe9/QHEw8yjzYk0HC8QZ+29z25Dp7qT2yS+Ziq3+/dnYiAtiCiPbUwD4ziwohSrbfEn
EkQxA+mYcN34eKdrEW+vNbDK55a5dOdOvMuuJmtiPXhN8O8+TOLD9WGQyo542AGM54VbCLpyUgDT
g0TEuLCnasMOdI8MZgQIAYYZTFVtke57iSj50sLDRzk0eQRuewGZkKJcshNuAtdRQigfH4rDeiU6
C5y4XZ+fQ0yqw24qZPTuEVa1NMp+BGfdNnbmvWYFRyrdq1YaJd5wdc9XTzIs3aW/CAMROP/j33vh
o8PFyiDFUyZZuiWwGHTmgg8rLv/Jpmfgi2MXrJqR3eQfS5WMvi3YKoMXLYI9YDP0Jbv7rsRwNPfW
HhvPS4ZgI3TfzWdUUDBI9/y9kyb1auIy9fJXuW0QlA/kJj+bwL1da+KetPvP58RgcFg4cwR6CW4F
rvW8ZZlQ+Mv8VwqpGbsYs/lw3mToj9jide1FwaTuvGyoIXLWlPIGgHPLtPVeqI7U5jAqWptMlc4Q
k82jKmYcWUmvY+S/SAcR2QT5mTySD37kBe16Pcyv0M5sCVsmmy69RzxISojgR7UjMqPowLQiEWeL
2ZDyvdT1JBK+kDjaULBW0LogaoQNQPgNevU3uC/aKMeFVykoeKnQIY4VUICVdbU+e86wJhiT3e0y
3UnZyjVdU5kHTL3uvb2+cVecWZo7iqhj62N6rsbSdDlR8bYlc+6skgu3Uz24hYRngCV61Cbo19MX
n0Tnqm5x9ytPxEbFiBGVkx0GNyUHoA190SNhBQpwV8HLPfe5IT6v5u+R0yefg8En61kbJuVUiMS2
gXGCAmGpTuw5QP8sf2t/isjwub29zLqOg/Cdn0inAEs2+yQ0sC7deMnkD5jby5g9AdUeMnKAmSUk
RpeWhCwvnEyxkCz8Mr02BPdxlat+IHSxR8L87J6Y+fzSfKx/mkTAxeKt1zLZLVj5N05CA4JssbAW
RHfDoTZH0FD/WD5ZnmqhWIJE5fuWK9YkBbPPOz2mYbC3ZhvfH2p8t93XJMwGzW2CGr73awC3YX7R
W/yiHpyA6bMbrJkGeMcU0dRhTLLauXXmPFnvOMBaEgoipjzU9BvG+JEpAGIUC3n9B7kN7RWioFeP
oM/GcSBqXefNrEXaPuJqnqz0wQe7+Q5VeqwnxdcSwStVnAqJEbGcO3849YNxmu9xIjNNlOV0rsMn
+1nG+zEUtgdXQWBlhp9Sq/9NEHf1/Taa4GlkeC5fHry4fxkO329EleEBMfOWEMLEz9W88ZK0nV1t
APTppieGAdnYeQAiyf10LuFMh9PlY4QbLTNHKz7kNTl/SsxcDtrw1n/DOWUxos3SQ12PfM1frycw
W218XiRVTPjPObti6jQj20EN0s6O8hrKbzx2ncmS7SAGfzWP3achXr0dKZicCygN2KOPBgHfhlTA
4uYS93m4/FgGQ433MvRWmN8rjzwSE5IFuQLXsLZrqQKuVp6A64tkwB6dC/E/zbmFrus/y5CghFcH
lcMQ6ATopzoFfZW3NU7qgJ5Vm6eAQODN+H4NIwQcKCZuuYjxYBM0ouUpG3RjBjeEkaR8RL5QZjYw
9qnimakvzlpSpT4DeIs5Kdqs1IWTzHV+Pzlj/T7MbwEpel1WI8uEgnYcHHqXMLOUrGPOJ5CudqaL
/h+1WBCHG/RKKXKCnFs5tgfugt6yCIFrsoEhMKmRHTRjyT/Qm1JOPXRGt/Ag3NRBAQKBws8VB21U
cvjyPptP5W7b9yCaDBrsqamYn/C1VH2vwt6BL0BXCXIwjrn9R5eaCWYC05IlEo5EyX0/NjWxAsZw
f5zoyVee4L9SFe5jRGR8n/XFDy4S3X852j3PnwmwmtvZWErtQ4tCapMibSskghsdLUwNGpSiWm4c
2komciHQYz4c4iUJJEOCMuC59N9YyM80eryMAeLHYtFm/Fht5aLJZ0hhgivDg5K8fiFKLNlrIYlg
T8QMBjkbholf7hqlz195msqe3RYmdFG7l658zmZgCN+LoCwFUtj2+4++I1ytnrt1m4S+e4lnJh6W
JkqR7AZJ7vAzt+FPTwsAwOg22p24y1qk+8dXwn51Y0uj/qmfEYHIKkS47gwC53lTfZfjA+vW+fu5
M3eXjhBLMc1sFT4P1xPV+YTK2xn7yQ3cOqFdBT2wn5VMKEo6N0hYrZ+BpdyEqi8pUYY6w3hPNo1d
k74mzip4qI/V7P4woq9HhoNg2DsGVNTEjeNsxl77U4cy6Ul/Kvp7XERqATU4oRxKNoPkmwkagsnn
KGdZexQpJl/k30z15mcgF1JxnhfP5NfwC0haLGhALflpKZLZMI+s0DTGYbMPQecPrwxFV2NdUAXg
TmXwIctL41A3L++INyXhnxqf+fy144YdP/D2uf4TFm3E0Hnh5w0z1d7WpaTH8rSo+SbNQwbGXqgU
AVZMeCE+aNCdMYGGOoYWXFKhJsGuq8MxWJQMXQEvz5ipzQuZf2DQbiPq4nABQxf9aWpeipY30qCi
VxLBu3IJnotNGfZxE4yYbUL865VahYs3IWqo5RTbPlu0/QsRp1c4XJl45sK5o9G1lwbbSpxCySoQ
0BZYE1lhvvwOora32EZhbdn+Ls/mzahbCuZrlieIjy8sGKVgomJ9kBJWjKm5662PiBjOzbMjfjP8
FxflHxZ8cvCprFkwj+/yj3hY0wOX24FlLjHS37jCgrwXx309CXwntEgtbSwTUZh8cHCnjCuWwiaD
AHDmF/kKfCuBu8EZ7Qn2os23eDS/DUO0zjIyPt/yCdkSYYz6l7Rm0/kCUMjpGm5FX6uso7arWnSc
x/qByWZWV4yABAoqZk3dR7fgqoqyuq0vRE6O/swqoJxORYITYH6cmDv7RVDAP/MKHSsOHVr7BorQ
/TOl4fI+SJ/FDXgRUB4sXVaPtnwzFqSTWw5qBdPhkadcgcGhDQrvxSg75lDVATgD2LMEcjek7Cq7
46s0PPKwA0aVUhawswHOKcY+3oDKalAlMOvV38c17Pj0CnrNY4mR42OLfktxdyUaqUrk1pIfdKCE
5qghIO1LL0Q9XK6wWKNenODhJst4OGaqoQtyazmt/Xrp7u+k/jMMZRdZ2rwDD1FM5yizrOLy+Cy3
gw8I4n5FnDEo9fTxdvCCpMuDzOpkwbOgMKAPYk2cJxviMv+0L5SngLK10PkaaI5jDwp1tEtYqrjP
EmZFrt86bSv/xn+VnogWYw2txZ7fE9jE+PLNQB+wLy3LyqgwcXsBKdgzKhRLnKUmhNve3fgY+oxN
G/XzvND5m7cDzhbW3PcJ9yRP/bGe2FJcB3Htg2SV0R53OmGLqOpzDxXDzhk2/HlbEpbrh5vJtKXE
RdCsnuelE+G99nnbHYGsvaci6zv5OloV+67hhaBprbbKsWu/c/kbBqLgM1ce62zItWvnSo/g1Bnu
excv/PWN7Dvbp1V92QXojRD+q41AlAOOUWOaw8kTICWE9UfE82itSwkogS78dJoQgRSJ1qMptcqi
bTEKQxqzNqvOdDI1NFw/iUDW2E7frMViwKPAZMzupBXIXQT0+/kiKKD7AsHICKaGJR4wL8QPI1w9
ZkCmvxy2S+C2R4PvWrT/eVyjA+j2t5xKyfKBLLDlu6M/NJprFTYcaK0uLkdFT65y/URrpiLEW9Vv
n7c5HHZJqIqD25ukuuk+amVQK1/xZcJe4/58KyhRnhqn6sKOcZi6p6BkqM6zv5Fjfmbk8NbF5Qtd
2fUcmdW7wPNQW+Ui7vVKB7biWVuQcLPnTajtZnE3/pwz8er3sXOD1qKCgV8HSGP5esyzTuD+InLz
wQRJUSjFiZJjtIq76d+hmIfbOCwgcz0B0lDZDYTkYkSZUmMNS8lrWiIww6RXbj7PmL8bY+WHbdR5
EhaYGwdgqZ1jTLbJiLWDqAEBSdXLrMfLYgYORAS1VzHwiDR1Dh2KeaeVLEgXdqId9SIAmo13PuGO
bVXzWiiNEafJcINDi5jspMy8jauSmZRb27LGuHEGQ6kN79moKzmo70DXmrOh3o7lNvimbb4Ln1rn
y+Ve2jkgGLQWMQbXI4D7o7odfL/v2q9BBSc7iJ+0bl9pGYrR9vkD9OoDoeAyTRki0s4cFXpnSRDr
9Vq2RA/eA33UY+RIk0QrWiZsD7hf2peewejRUCsBjJ8kky9jLisxtLZcUtsrBnjY0JIOeBmng5PO
4Zx8zb4KOmeMMwL/Bo9AJBoGafZmcNdamIy7m2ca4tSqazPvGHLgg1Ca/F/OZrFG+TSKdW4MCw26
ewMif+KPEWH7vNq9pLmXo+ttP9fslPvoJR+LZ/etG1fpSVSLyMyk3TL6TCdpo9VWus8FrvEOzkjT
O9S5176FalR+5LIPAajLvFo0QVCBrfS6b0tfjevZVYg0rmrcr4lVy3bMntUVl9qDfDXDlfEMcijx
ZNtyeHiKHV7eVd2OKCxLZAxuRRSFc+yVDtbXaW9t7u5bm1/g2wS8tK/yP8a/D4R2H5pHF2swjgWj
Sum7mKA3IJfnMTjXTvxLvQuA8lFAJD/y11gNnL/DW9+z/nP+I8qGJlg9KvI3gXBcIIz8AyjuJkv6
FRxAR7cgv2OjKwvXYuSKIoMvk83lHRI7MmXd48On4hxsXEsOXA5/thOts42Sp9Gy6e8h6UsT0qDi
etp3yQ7Mrxq1UShYk1Wj+c1+zZg1NV+S4MdB102YYoRV9ELnt8G5tv70hIXzHxv/ddS1Mi4qm9c6
szlzISL4q/H+ztEjvHkujWN27vG+8FE5AoUq925AFHtpN4GXsCk1h4EcIzVH/sNiy9LDhF/En5hn
MyWOz7VUx6vMVvi4E1OhKBnud9L/CtVXGmMDEPnk2KGvml6dVrLoW+EIT42xPcAN1aUQdQxo27OL
O/bT0lHHpZXrnn8nEy1LEK2nWJsqLj4qspt6QKwQU9PrGFrJDkGgbKtAl8KQ3+wJmX4UZ+6/S47p
dNq81xN4+o8JdFtJRj9T7l3HlCsim0MSrc50K4ku9cyJOf8im24OL+/wuHoR9ZLK84zRDYI8xdY8
aQWi4PQknoLgxPDtMvYbHx6lCs2JQDEjCEkjJzkdZ0tMMeSn8C7dexDF4q2PcFTC55feDghdgJDO
Dzjr2rfoUZHLgFopIcyJIAFyax2O9IYTSBryGi4F7oTe0HE6msznYy0GCc/lfrlsQdI95AzVIiCe
bCbcCdI3Wx69OsxWh0gvM/1ZOKUtT1A7+ukAZ92OMBzbhoAQm2v/D27h3P+gHCpI6P7QH+Ne85TI
GurE6hSjihMEIOM/9A3Xc7UZTy4OPxuP75r9uhsXTtnpJgtLBjs9jMPQIh84MZCqdId2ttd3D+2X
uTQXAkcG0ucOwwqx3UVGmnlkJdETaIB5ehPaAiV4LZIXcKJLck1qoWcwzCQY+trKDW0ucCBwTksH
PpvEy/FIRHi99fmnd+OXH78glaoSjJDfJBgjZdTiSvN6mlqU0NCZjZkkMe7wIFa8sfdTKCnYN3XB
Hj67xqxscwOxz0FfYzdLogRmIOe4O3kGAKuv9vRaugUcbqE1AP9zF2Ik5IqPXqQ2e7v7lg+Y8xv+
OyOaWc9eZVwGLN8+1avhAq041cktq0wqFXdnROXpAIXGN174Be/NJsHnZu1nR4brSpt5YctQ0wp7
9PTahR1O8ZdSG/Hrql95Z+YAetOdjzRdlrcr7tyEVA/Yg7o8XmLeqW2Ca6AnKev1qC8OzCRMqp+w
PBgoa7SF4T0RdZdITkr1eYF/5clPuoJYGCYusKsLgiPx/FToMtKShQibPyl6FIh4khIlxFgsAr4G
BpbrpAOZa7yw97Cmj4wKMAPWaB53zq1g4yVylioZ3uQQNufBzHsDEz84D4DzQyTkxfADrWh570Jz
/0kDUAQ38iGdIud1skEURs7blnMvpflc2zb1OvJFIGkRbYc5f5ih5akJtLZrM6M2YTQcV/3pjKR+
fWdfrwiA2GmkeE4rRXxqOjxjFusn5CD23jVPUY20i0Tenr/KaWgYXF6gFmCQ2sbSeExoE67Ts0+9
ywrUbR9drTAZZcThZdCJjiBkZBgVqNjDXyGbH5h1LAosQF8+mSvmDWlTCtbWuZ+MnHwK9694iAqK
3+dRmskXkE6TTGiqIg753ujMAm3pMpbnr11d3623h3Qau5Zr/Vz524J/TtDPYQDfE6ecvluDwgXy
OmQN8+iO3UbXE6KsewlDH2axUUcEXQwDrJpc+irwYTB3m2r95R+K1YxxJXa0xsYTvZed57YOU24+
tCaeS4MKAhk2//1oVMbi7CvC1bq8ZSsbX6BIecR/NSxm6QZVGGK0rK11OvFFVwXVoTv+UAoPmZYR
r00Ktgdk/l64qWeewZ6r3KmdNLNrxbldGt5qACvL1ECj3dVVDWjKG33TuICUpwlis7xUX1Ph57Ma
JrFzlFGwj7F0JUCBMTpDYM6TBCQ/Qb3Pbdi5tdz/iXVzlPzmz2xxJt4gc+5XkSvDDdQVnWedgcfY
RiWpMsoqfb9/7/T/RmUrbVwcVCmKZUClgsOTF3h+ENLhEYRQmP9Jv/7gja16Vh+6f1wVCX8v+JlH
IOqP/QVCwl1qEQNdzOihGdmVjm8YwMGrCCE/7prM1AwPyjmI/JVXNiWHPDLDYaa0Kqe8PomVY3wN
Bz+WHIsNjhZYoURzcgSzt71wE5WwdPrPIc96zUylmg76ZPqEFIS29+Zd2gW/XjdP09tp6qvCv/XE
1+76Bn9T/v/t37wxvY6JaHYaY0kzypdnfaitniCXX4AXSMEhZFjjXcFogs+CLoGSrKdczbPQ3ciy
MM5i3y+ONvMpwopo+81SW79dhn925PQ8r2Qy4izTDM8sKZP+P6mqv+iygqS9YlumJ350CRgilqA4
WGIZIhf2UiFxbH0UuOXhbHrtykYmMH8FIkomwM3cUHpnKBgX/XPOgeTgoqzvH/36Emt7LkNoGCeb
V+HPCeNqbWQXgUVP4fnyO6BFMak56St8lJIYfkg798CHWbUCFbf2HcL8LsyMc/BJP1TKL6OQXpUP
bpUqdFdAaq8cV2BM7FX5JlOjyt27JoJHfmL0VdMl+y5dWcDH9B4cEns1r+vM8I4T9MY81v09li+W
k8TLrqWtN77IDBUJqi0J9DAGDVY6JHW7Wvft77txjN00GHMHJkulrsv/pReyWN2GRZafEbVPfEgy
0MYrBrf/ZI6oxguLZy9a+zpbAX5Alcjup5LWa7jygg4J+2Egb8SQtOOv5OSl7MyEDIG/B3LiTN3R
h+8KccKYF2HpYy2Ro+wpNdX36Rkr0h6pfbu+u3y6QQoxhf3JF38vgQAkXn8BdH4LWHRDZVff9OlU
MhoTeBN4nzZkCxrLQC4aQnkOHI+Gyn4gAAhYlQXVdkCZfeM50LqjUokWcoWBC/YdHFdIIdxEMUey
90SFs+9uIvjP0aTgHUemnOjMWS1PYP4wzODfp8rqzCSBHxJJHwVHiWJFlRX53mRPY5yZPV41CQzk
9A7PVeMCOebCbs5J3pN6NbR48HSgalzKe6y5CZNu8BTx41k/cKqHLxbDWKngwLGOUuYrp8xF38f5
s0JTPVoQ4G34W4p/As1u4lAGuHR17iiynTkWiExHiGtkTAzhRLEDMX1jh3Yx5cMsik9L7cu9VWH2
WgJqU+LelICMPC1SLFBk9kof9ov8nZxnbY9xXUy98ys4exKUukkTiOa47WWlFl4mpJUla40iB6Kw
w8GJeVYeib+eU8ehESWVHVtqE31xkopD+QxsTBUmLg5UznJ+BFM02WWzgxRE6f7EzdhXtuRkri15
Q9W0w9W4B0/sOb/lzQ7WPCR+OaiPt16N+S5y4BfJJ/Z5eMRuylz28LSGIof6Gg9Qy+gVcuPRqojP
+aK5ctV+nuDT5cZ+t6vnUBG45CmAnGzwRqf9qjPAtLFt0DnhILTkZ2RHnYcazjx3RRKqni6Mp6H/
fc+EHpiOYzjgsBV53FNOrjGcRhUyjTvHplrKVyGFvxMnpFexwdfDYrtAbqxnhNSKffnlF+1MSYTd
f8DiRT2XNJenNMPx51W54VjXhSU3G+D1Oeo1S7dJDZic8/Mt8O/xj49LPLxxRNp9IIMARYNLgDAI
t3g8FCln7cWiNnNDtr6hg+fgYRWNMqZ1R/UP+YbVLdJZRxv2+5UjRe7m22nKMvhLuvO63Irl3rpS
z1v/cSj8j1Ou5DrOlPBCcx63L4Dda7nC1xU+n9WsZNBef8axO9l7ZIBZz8m9P8uNdeAmPC5zMAyi
0hAZziOO+4kUUuoR9QZs86IC9PbVz+rUQQAvYqxp2F5gsZZB2SQ0w5n0rmvhH6cljGEoNpPz5NYA
lBhd7/ZCQ1zQXosr3chOBLOythHNa4vB4m8FbmNEawmODl7eLf0lAaDLSd0UAshkgABEw3pPJBes
pLLhoXZje2Skx8m1Q5G2TuuvsjMWRd1BiwBJWEauoribsibn/ucRWqAy2n0vYeQsA63M14HVfu7i
P4eWHNDJQqebx9TkDVNcfBpNzOsYs6PgLav/869Q/hjg6sgy6GBFYXTUkFwSp2BtnGOmwlD0Jixf
YuPKSZR763rKrG0hl0tPiD6I9w2p07hgFzQPu7Modp855ByRgcsq9SJbLPXcQaK6dv2ptsH84W1/
ff4iTjrDzRlfwWd/N6x44F/vEY42dvk4CJdcXLNoXA9akjeVMpDoBxPI1cXvqytYLGv78g+2rxMV
UfwxeM2ddNFcwsld45Z02x9+oe8uLX8I+AMCBSgLRALFWK+vMiv9FFmDOHySctIuoXtelhZN1j/M
NpmjD2m0DGAkigrhXXputdpqiiPo8SP674e6v89Dah01+iR2qiQZ7ovu49FEL1YY3w2Ep/Yi6OIg
s4kTTE/Yo38M3zqgEhj9kMW0rqxi7bNqmm2hKVPwgO1gpSbypsRMHD0HOgAAdH2is6Q8KmD2Qz5l
hocdpkVk1bFNjEu8DY7gBmCJyWyXQNwnCCtZuJbIFcW8TGFfATRYNkPXnIX47TP0agV1zQ/2TcQ+
4mq9ogHq+gIq7y7CxlaU8AFoq+BdrS2tNKqNpGsGiyGalDMYDcbsCd0FfDZ4G6CmyG1LmO2QO9Zp
Zs3CezH5LKmAq6RraZmC1vrTLkhP1w4uOwsQLV8a0sVr3XhoZ5qNt6ZRcJxkiwM8sgLoPrWiiL7r
jHsFEt+9v2Tni6IOTND2b/eya9VFG/YJAwZ8AT80a2Jw63x/2GyZrKAic01lNgQipM0yXth1/vUj
SMLPBSDm7nXTJHm4BX1UrKXD6Vn3avjxP2veHaRsGYNmFS4zqEpbKDxXCBa+RzCCnjGo3gJg4h4t
D3l57Qvw4zWNzO3ORV88BBkjCyiStyzitCbUFnosDLqOiLorw1ePiR9IDsrBNAg4Nsch3jVKvcb4
+0OdtD6m/hOZIinWrZ3m5h+/Ej7LFgljz1+7fNUdHSAPY3swmQrqd20nHSLjnbn7VdpLpghRTZa2
w2CExL6RwxDHxQgll4bkti8U6p1pZsRAc4pxNWNDYENf37dDV+M5Q04myaRrEAZSa35Xs5hugljH
snWC8ITpQEt4ujT/JnqgW7yj6NNfUc6cZ1kL/PxJ3JVLNx8pet2d0i/Jq7x+LoIdTcZJMuA7oZQD
Pxb+fwcsBpn+zoGervfiSXprIQ0nL0/hhhDUaTEA9xDhjP6HUBLdLs1PFGUi6px5pruHi+mqFiDh
evErehPGhlPOJH5JAuXdnsW8OQmxZjL6r8/h9QNs3si7Prdd0cHMlnQxcmr6IxSM70A2ET1Fqfh7
nCvXh7z+3k2U/DTKSt/CXWOArZ1tD03Gqh2BixJDG37zzjgxngLcOOl03n/yTxqtEirXQxIwv9KD
Sxp/VYLnWs1wmSegeLZgGTWtDOBwBkh0d7FTJtqo35rtchQXq0QBysxTY7D/ndMm+CtoCiI0dRKs
vmHElYMDX61RCUL+dJZjt+Vmk+oAgT9JGONBtlDHaz/Ux6urtCHLY2e4yWhgk+OdnIJ56guMu64w
vf7GY2ryhNq3mngyzUEVtC8Eu/b1W1++B2CVYHkKvP2oWW9Mli/UqKS/g9l2U+f1ExtNTHabN0Bo
wKcuJB3/+Avc1pNQdQpDQzjGhW5JY0Fm3PuoBJ9NxclZPLH3KF/ugrHRDJ4kQN7qtcZ0kAGqEfDA
SVbxxv9ksiJ4b+nEoziu3xviuyq/KfD1yUiY3NFSxkLuBwRFg0RkyJYcoDrxdHYuIFIGLSQU52Jq
1TmUkTJ8XEpc9ir+fwOAfjUSVTITz5fbPirDwvByRuw/+VAuvrcMMJWwtpQndmWx06SKKJyKQVeU
wNTmkiPcp+zNKCV9a9ukAZ0zxbd3vqbjninNQC3imooFbyIxHmPsPufIcUIJunFzEmGF4UGqvp1Z
AWQ+Uwk29h0rKHlg2uV2g4mhD6b0fQS3JF0sNCX25GMzhJbiO1Xkcjxl/waiJtZviE1x7HQvLmTL
nn2OuK0uYSbx+RVZP1DwKAjPgxMf5aWxupYPUTnaLToxVwUhBuZ+fJOE/X2kzEYz1f5oRd6Wew11
xsVnVYHGYFm9GZeCiJF5SoIl/x52Cliv1UWgxLIuO7Q0ToSf5MPWwCrejXlAXrcZL/pZ/bSv6z3X
8BBwBfbjPQvbaZrp+UaC7ThkDcem579nSvGovkBpKvYcPXKNerdNkZUBIAi/kZRIQ/fq9249vLYy
pfba7JSFGITGbYxB8pzLNS8wMUaIj8ZMF8CKogCGvi6zZ/Vk8O3CktzAKdiJww2F7jHtgrzlN+xv
nChqIYINCf6Jftj0a0n1nZiaI4FrurZxrX1iNx958JjYUGu4BnkUbsf7UokRdlOSjvvR2IK3RSDe
cmuYLfpMvTqhxyTJpMxDMGhTqoeFF1LlyuXkeQtyhVR0MaF+cAnlvJgpS3K8rMbhHgmlfloYmaRE
gFm0QHFHKEJVRdrBF1t4UW1r7LaA82RQdr4G5JMhBONv0rjlNeYosjVGz4ndu49hE53IZgMbAscf
u5pfV1qEsl5GJeFc548tRXKUVv+q/AEHRnC4HQvRfLhMquPFymCYZTXSkCSUxnJEd1JNeL2QSLYL
B09cSzjN7T4RJU5uZBRlPnbDUQeJgKw/cXfxOvZgMzAXw712QCqqUSU7W+qKmG5iYGgakCilYfNM
W2Af8WxdiuwPiRHMgNLKQBF12ggeJwvVT3r6iiht+1JXiDB9VelmLHY0mC3PZlnm777A9WtkcxaF
syL/10doR+wy5N6MHEMUwUvqMrkfEgYULWazbEWyxNWvvI1Y+C1/QVcP5732g6jwO49Tj2gRPqIB
9bKfufIuuLq/fmeuUDx4T9Kykx/HquNkEy7bIRw/YgP4D23SIMxJbLdFy5LfYkZtHB7lCTW3yTE9
IqT1iXevtWgDxn1QTobE7wlRSOiImJFj6rvDB/J1LCkXgkEjGN4FrRZtldUunyDmPwgdps2JfpUb
y90efn/deiIe/wSPxqF73/HHC2mBt5viCagtLnpnRwGS5hrfsd4k1M/Vkz5RJmzG5VDALzjpgH3J
iJIyksq+2sekDy6YnaXKrahMl7sWNqVFenieVtPq7Q5FfPXaMg7TGKei+zyBEKY29m8f4A8tAmWg
WmvnVqpE5Y10WxGYZ7zZgXmfVc+7MMt2LNWV8DoM+g1g3UaeJvA7vFZOE8O6Xuz+6YCQjgwZfP8W
6l9s6Lov8FNG5w8mkQk/GteD8DGozOQeW5wa0hCemNoGCGemshOAnxUQfAuV1UcycIbKmBuCNfbN
BVVl0bdcww+bRrGFHk1Ka8aehnr2zheg1nsv5sVWVttDZO/Pv0dQw0TK+q1taMvcuQ8jybI8lto8
jZGpB7yWbYKqg6sf98ozED6iPUrxBYX/T2oNn3bTh7zOdsE22G4DrYpUChw3vn3qzGodi5+jHcbf
esBomJrc1cbID9alK6tSmAnLNd4utwVe8e201jUjkFoX0TUMeSDFsdgW0Km1HMjNMaRi/qjuyW10
H0zmpfF2cXc637Gbd6lJ5/l8nR1fX/BU3NfptWudpll5bE89NY60ZIikLVI3yNvk4O5XzKn+MjRy
MDH+JaBnIcIRFqhjARiEK0iInVS82TcofOO8TD9NY8tCAyBfXRdUxUzOFldlNdoHiTOBkcc4Gvz0
RWN1KyKGKkm4KjUXREpED6lsXeb8Hb6oFdHrgLHhGCpm/C0Z+GrWvf2cKNWXpG3/dCiBZP3sDtS8
YURdEImluO2D3OkCXneSyAAlvqzlZUUrC0gocp+5dXmzYokXPrGTI02EfYPErO3vJIt/X453Eh91
tHaudz0+sLacDJyqHFG+PlbiN1SwxgBqBnQ3kt+gbfczxGww1kCkbPgoGmycaPCVkims83Ceva/P
D/kEjF7TCsQoxfKA1EKSyEbgwzP6NJWtCrzrH2o5tLNPdpW8vD07WXn1qVLL4SviWyzMl33yGaMy
loTLkmV82KvufjRB0P5Uqjqsr5iZSqXf4Gw+AyMqZGdr4fpyK5Jx9oQn0sx+rV/b2FlBgLXR2Su2
W7IuEFYy0SXCXFP7l0RjttLXwC6Ts7L+ARSQCl3bHw8JQp4kyPJBjlestXKJ2f9E0INdiWj0SsOd
pOmb+8nLj6ARicqAu/uHh7nM2MPuLvvg8rqgsUwhfmyvzIthtGg8jurDA+dxsXKBmft4Bww7XJJP
bFaJEKr7Tmkmf46RcYTLUvtZBDIFTpkt4Qegqqy4y8AkqA5RUVBVjoNOEKALTWnAITH7qRaCdvoC
TAPOifeSUer7tQfc8QJ2/GEIp2V5FZ+Wj1OUxJuOd1vuSmL6iA/MuhiM6JiQr3FnY1745F+nlXCM
FzKKDSgRf2oXgGOBQPJGSt1XLdzOnr39A6Fchj/DXUEvHe+oV/Gb6UWJjQAoHDZmhbsDu7xKwOdp
e5CGA9qZDs8w90Xgr1vZ6jVr0CFRh+IUl6x0ObEgFVKHWHSyZ6JqS23JEeaNv+dxD+6BnNVfmtNt
Y7TLmPHb2knwd+X5Qz7RSjS4b1vOAE2tXUL46o+m+04OcODA+h8Pl6XGB2lwclQHqqJunOVwN1RP
vE2nQTJo3N31GGgBhNcrvxS58ek+WyoSLnv/dPDfEG0fsepWqFuspPnGHKaRf2u2EDv4Sq6UhCfX
znkdP40wAHYGcttnFGC3tzTpglO1krraM/8ZrGMckgR9WArhtKVB2PJc057hVr7eM7tVH6etTWxM
DiUbw2EgRykR81l96wSWrCxdIBUe3h0aUcxceeWVFHQVTpT6+VwNBVSOuRD/Jb+btF+csiyc5B9T
/YJLoCqTI7vc+VndxN9Fyectc0WtPEM1ke2cFHioiS6zPvAslWWyWpMx0Qv/LJut6OfnTNsjWsst
ys/+JqygdKkYtbd74SyqYQkrW6gHrBKWkvhyCL0KifJIfF9ur8IQx6o+dcgBWNW8zR25MjWOFLe2
ppsXYzJCA1maAj3xo7pElbGST+JGgcse5kQqRzEhLV09xqVTUT6fd8udX3T/0USOHswedtQiWxDj
9KU3c9upMEYbz39HijdMXM7HBH0h3a0pOuVBxhq5yjqtKCuCZiAvmvUqeat8V0WU1991Y2CDRKm9
nIOi71uiUsDVK+Z3QFMujASQh5cQz3eJqNuB1Og4wMILtk30T3qhMCG0m0sE/4fzJhRFBk+N0ZRV
19n9iGf0hRxib//4VlglYFZGdBibQv2H76mYEfBRV/li3LmXZN66UW4IqPlp8E1bW9PelSQF24iZ
1DKFeJz/9bk7UZ/TvI4T7M2W70FkcxSFUSzkCxcPWfysXEf1myACjRpcoZAdmZly2uNtpTLSG3V8
QtE/XmRM7QYk6oCjt/SYx9pCIXgI9OQpCE1oGScyEZRBok9J+JdWcSqStSX6WtY05t/xMBWLgjSx
ipJwHriIZxFVseSmpPBAHdkqZghoEYXmkIHN9Pnv7NVMUbGg9iWGwUDmjWT+V/jo5qUe71J1/O0Y
ZhVK2VkdLFNcsg7q8X2WEebLq5T3+DfAoR6GMSwqWS8lHmZbfxhROW5I5pzvmsBHVoYTt4kXGRfA
+Pveun+X55yWi3PKEMu8RP4GBmg/6TZ9cLaKSip89oZ0iiHUcYsK6PFHjGy50J69wzWK1r66CuOb
HjTM7o1ln7uIOXlOQDHINyP06tS9MKicsGdMGtMRvlKIVUJJGfSvwZpbrT/heE3+fOQc4lsWIx6J
rbUAt50JQDHZYW7Zj6O3ILF1MDYEAhgYOfVmnM5yc4XuKZcBiCF3sor9SeL4AroiIPJyizS4Xhqw
tcjRaP/PLgMcBuSxo4eJp9fwEIGdh5ta/70xmZXdEDpfzrf4Euuz08owSAyQni9QFxRrxTdY3jb2
wtflderUn4eIs2mQ2A6qc3uRyZ2SdtXbajcGF71aU774Y8zKQL/PYI2hc5NnNKEUT5zu0WCormu6
cC1WNLLZNdTNrhLDZM5o3F0lyxaj2uBn7Sr6BPyq9MrjUROSTyg1D95OEA1gI3qZCTmIDZel8DI8
KjXn9z/3ChYEeVccmBTeis7H4wzOL3k4zQ+YSdZwsSGCZisplDHTzj/LA3jdRd2l5puJyaJf1XFW
CH2JBWAATEZ0ClpqZzRf4dnMcV3J2ttqErXB+2KdzXUkM+VCElRNAm42jxAjC4UMyrGTQ1VCfuri
/Z4kHVAqu3aHzJ/BgZLdacVYcNSv0TI6VipWcAaKf6XchLgjMmTCFHVKV4qAled8sZKDDUoaigNi
YrlWG6EMC+3TJejYYleMNhUYDEt4298WpvMkS2jaIY73Qiq38mHMGElPRh5trMdC9GyvnvFM9pjo
5b0qmOR4QJfUUH5SDh8bw5ENltiYKDJXhPUhmEXElamFJbwfRaY+wI0YrNu7cihtpPJ792MSYzm+
URG9frp9grI3CjdGNeBdCiodyH9v3ppGgpsN0Cggn+U6nyyER8kwFQWx52PFDH1ym/KHdswvUcpu
osWB+emW4dvOVAwqg+oXysihPUAoNrfiDoa+0Nnsl0Re56bX4aAhspi97grxXOU9VLyN1xwlKlih
9LxN3FrTlesRHXak0S8R4HbDDtIJN3+LDYbHpbTdeBNVVRKeZE9LcS20MXCxb/o3Dt7M/Fz+IFMz
qpvN86aNaAEE3nJepfYGuXa14iGOiJUCb32IcfHrYqnA3q+ige0VPgdjuKV2lDcrXjTi4HQ69wZ5
XOUEgxGW7orHxJJ3CHsth87ur82B1quWaEKGklluMrzgA5+2x2dPcSHsX52cILImOGbOOl4ymSUS
ZCl1tRHGTbHLGp8sTtFpcFuXyVnDpEE/lKu6FW/E2UZfLJPm3FWszAL1AXRQvkH4fNxU77PTcrnE
Y+swgLTmzZMGKcDdCnOdnVIdILp1EduB9zho0NyUzdBw7Lp7624XNPqcJ5y/brl6VSJqDiEZJtOd
rT56O/1wpw/R0p7KXCGQO/wnjzSuHzk4UFlt8r5+RLgVMqXlMaSSNfk5eTwx09i8Sc0pB11KZ2uG
THp3gs3d4bZ937+vN6DCGCw7gML56cj95CA/86wsbpVUXSmFdccwuKNt0HSa4j0kW2X+3c1Ia76D
aK34hlQd4vcKVRoH0yg2WzbZHjos6iBJ6/LwkrflKhfbq3t6pxKkdli3+qDpm8ze450j1OT8ZaJv
eKjaWXlZW0OHYwek/UaFNPagVQct4krNYGXj9aJzuHfcFnm974k30546GyIkdv20Xsj1mkwna/Ro
Wnw72yAtk9GAm8+XwaRxm0IsOeB6HVJhcbZzOqrivj7C+yRxvhm5q9hp7C8PL4tdcje6aeXseaV9
0vpJnS9ITsOZJYjdq0Y07ufgA/5PY4bdoqYyH8GJx+REwwTWPVd7xI59Ar/4FHYFSTHr4mEh8UmM
vP1OhfykNU1k03KogxmI+/Yrw3Pnz+SplcLZs2OR9Wu7ytCPvh+iwzyFx/oKOGrOZm/lXAkCYXwO
OQ04X2MgA972mQO1zS+0b+C9HGYf7aVWZ9J6q97e4iOGnVR9HC8gc0vztH7Y/TrEi+bpm3ZXBC2k
BavKaWRb+qbt/+p37IV16SFqtgPH8prMIzPnJIAnxC4h5gIT1nhVvOsasKornBWKqNvCzfIIf9PB
h68NYWB56oJ6b3grZNOtcSgFE339fUJuL8XlM+5PlQV8uMN84/R+MTZbyS7xwfZSjVNnW2Hmzjse
5bQ3Th6onep0CvjPXfL4uuUQqD4WymJ8SdyTllRvgczYc1/NVtKyMo12mUSbBJTXLR+CriRMh3Q1
IkqRza1oKHfA2r1cK1bXVR2Ng8+0aWr9VR6hyL6wvmP62ySQleRhpAOxvJe3xVXn+Tlu2hEGvoJP
P37qXUQ4XapHFk832VQpW2ZyIAXs1ZV3fmxVejh6M8f8baGja/0Uk/9bZ7PB915b2sxUnM8bghID
to0tMIrEKIfnTmLtSkrvgGvwik2YMfFCa39B/wp+D008cQ3HPrlRTb/mId7PxBZ2mDVt7Kp96xR+
AOEZe8ZqQlVXZss41DcRhG+gFFLKJgZriaJ3VGVtA6+oHa9qMB+oZhX8OYeqGUgAPEQetLPKPmnF
2yWcITiX90n+0S4Xmj15ETn/9bumzQszKKBM9xOqkIfhaXjyyOjBONnXll9bIb3mNXJJ/j4xfeIa
F2mvN+4btd9Z2HCeLQpRsjLuo8yDlkM2prNRo4FlGe+I5jFDBwC4MHHceZqLr1d3mvQmgOzS9Fs0
GRVzs+OZLJhwy7emrC/8FHBqqKzV9fwbBjFUyoZMxPEhH1sYojt7foX+fRjKNhOfWPzDWlpRoNjT
e6wrb4BRZ417btTjrdRgjHqOF7d9vhZGTRutnMCpMzdOZbZHAs3uP4XAOShr0aXCre+Nthvw+QV1
uCE/5Xth9E4xVMlL7EUFqj4TZ3njQJg5AxKHbQBdiTiYe7mK/PON5UjN/l1Fyow40a+o+Ltg/B1+
F3IDUEMdUqvvIkjBz3kz38U7DG4qkbW5AX1JqHNSkiR1kvoRUnf2SFUwvOvqn3A6fxvnGsmHprBq
jVn1W7OQImsvUDgKAhSzzBXfT2X2XpxJWsVx6pRweWeXgchBG7OhlFslHugO58PdcSA18bY57WWL
xcfKfi0lq625D4p2cZarIbnvWM0zr6lpjKLaCuAZxwhFSw2uaBQWCW4u4Gew5BjRm5HrzjuxWpX3
rQaqj7VdCQLyKdDkevVhBU3s6FD5T9RU+fYEgjb3J92kcatgQ39lMt8svlqS9X234NsEG7oHB6Pp
PbAXRChDLGotPxy45A1jrP7att9LLp0EHsZHiTgmbWgitYW3/h8Xnbeh5jLo0b82Hd0SeQalE9Ef
qdw8aeJaBMhLiY5rj1rpKnXiXZDTMycJN+OQQPcxPrygAfY2lNC20ectAga3PkOU2L5ISIr//Y0f
vuT5h79PABpNtipAQuH9LpQp9Z9/C3ZoheRjRWiyrAb+W11SbFt6kpw/XelFh/yDZySOCow4/jkL
0Zgws7KewCZSvAkZR2oEtSMowkBjxaytmwQkISFibGu3QWguidjd/GmwbHiavHdaVOP8pNnN/Qd7
0OG3EAuY+vbNQxSfXbwyLxbsavzEquyBqB6spVhPBWWWGmezkkyODHVK82cgAFgZbX8FghOR62UW
srGWlSwhPpp30FfiPVpaQlAaL1n24dk7HVzaV6iS4FOt+onA8XL7DrsSbYOgUd8eQbevQhhaONSW
4ajTrRaozD5SslLQZdkBWChAbNAQtKjFrfZjw+SNyp2req1GQDB1IlC7Y1mTDigHsK0Fuf5VOtVP
abUBiUU63l0P+GS1GTy1Qet5Ggm4/KrvX9hS+MzImth7/IR+cczMVBIdpJi026V6+Q+o7NhFbPQF
mTwUJEnIXhE1UYCm1xIItPtzPhSssUnoDTvATukqqjZ3ndSralu7t4H37E0DTPJQRM8MuXFWenzg
CbmhSlPXiP36pjsEox7XqTd0Ct4zrg7CU1WWNIIrgWztYYqhMUpXcto/okevitPPERAJeI6UTrTf
AHT6h26CDuHBXckrQ3gGBAYVzwYrWxaxarikftWLZoQf6M6uxw7vQXT7TnZfitGDKDi+4LIuQsLc
RCbuAvyDPYw7G9Rhgf9YnFxQZr4hBvb1hBNPPUxJfD2wGlOtbugl5ub8FS85K1vCZhJJJUhYeuBo
8BHUHobOWC9IHkk2lxLDuhMG1VkAhT93XLErZNVb6V7AhBVXFB6KNQZzvaPFU4+qdtxobCTvngCR
CR6qCqBUEDSw/OHrBpergJzkGdtrySBMyv8Sdenbx4FjczoabB6m3VVwZ+0podd9pgwUbC996O6r
FOoXCKt9Sf9g6QABKKgDc3y2xkekzxgbXskaCwKfALJ8RRDO4dCBvxdAO66X04rfITcy+ryQSIC7
lhvKIFncpWdF18FJSPyHk6RmWj/ygblI0ahD50HC559wee0+y07qdpNW4qeoLsmWTYb7myd7tIx8
5st5Q21Sr4N3XPuTTmBZS3s2HfZefS4Dam0RbU1jWxgAJvMF/yrZeEzqUwGLPo756vhaUOWzr2lj
fIyL8pKZK/gxdd+jHyY+OYJDjCnQFPW4jvRIseeKBX/vNqmzap2vL9RP0bDlc1jEeHeSwxIhVEz2
9Izv8fEUobTMQbaim3k/GCc15mOimF3gBLEFem7MhQ6MoaVgHVvRHWoMgltNks69eZOAN56x2KjV
Ncw2mRzu57qW6GvmmkJkqdZYvmnmFCBEJYQRUNRqvwYd2Q4nIIMehOVG97grKKH3vF3Cc16wJ3sg
TWnQJCDrB4S/0wPVOm3Y4l7XSd8sOy+izeYkx9sM2idqjlWZXhPBAuvgOL8r7ohrLHGfYhxh+tuI
Y9ch8UHdZxra/OxqOyXYJuBYBSQYlnQ6cOiwAGJ7xPyMbFm2mpChpxWAJNnMXONXsv3pKENhfeSa
zAbDYP92L4UpMlC1Qz6izJfTF7VbS77b1XGMQuBJslmYALFZx2dCssYFypfqOBNuOMVGWNUpY/3K
gEZHpN/XFsJO3mZD2SXN7agAY60XXFriVrhP7/95b2lY+JxukBAKMa9T+OBNOnU46tyE/zsgpJOl
ePWw488k5b6IApzISGGwO8WbOTk56VlKCBHzfatDQMA4KLjtCbSJhVCRYkNfXvW1Las2E2AHsWVI
qcUxC/drg5K4f24dKfi1ZuYenE2+wzzizRZ387Hd21X1hhzmf0h24uXjHCIPZ9ASTA5rwYp3219w
366AjGev/a3Rse0UuDnXVfpLxgV3hwlWXcvsTBMWd/XvIglS1YvwOxsnUATomo1w0iLHRmzxyg5C
tivwNRy/j/lTer2ALvE1FOOVjZ8m/3WIPv2zKQS93F0MeMkLWDmoZw0cxhfkXfHqipwuXvqQy/l0
m4fZAgbHQw0/Hh3oBPRtJvVTuDoecdB8Pv1v6wl7L8GskOy3Uqn4kFg2h/ZjI5OU0WyG+YDGbvxO
sDmd62emoluSaPBXYLnpj4sBncHnEmX8N6Re+7rghv8+52wfkJBSvZ13tzNXoF29kQG3lM+aEQ2d
UCorwbyzt/g0VO9BZn1cQTPYzqqFRrERCx1GWvO9TbgrCa0Hx9LXl1pGxfJppuu2vO2pCHQrKhji
SeBof0kWZ1iJN4RZXse0WWPzJG86zWoBtCcnQFLfspY8dFWK/bhEdCh0uR1fpWF2JG3fr4iKkD/m
LZavzkfYgbUrf8V6QXADi4YtZhUikswtDsfLY1WE+4Q+9WTYs3qToQMBkYOkJYZ02EEvThxhRvh2
4yqp8w+aOiM7HELad218s1FvyYTm/ERN92LkMajw5VJnMcqxp39VH/UCAUg0H440+47nMgD+NuhP
oNBBsKBC+g8Wv74ps1vzPR+VlWsdNnNjVFVtIYhZ0kWI3695AMKV+M2gx/j2r8VBwZT9yd8puHZ0
I7AXYb7x9F7zUELYn1I9cJ+WCYutLIYIXmz+T7Oi50F+hsMmdwh9+hsx5C8ZaEm0BdUbd4HUSbsm
ioEj2r2GYusod1rsFaT789nB0qYQ+5bN6RhsTnq3MOHHNoIWEvZ+hyPROh5FlraBOGxyO3HvJHA1
PjNPOMNtIE1mRAAq+3BsoQlzXecpuiCotlrPZeyPR9ItSeVw3P9hUknM/ua3XT5Mg8ds+E9Gu/w1
lLBXWG3P1Wi/YAOwW6pW4NKeeXCXyTmKww1BvyuXZxCycj5UOe7UvGCoWCdbkqmrlDnQ9bKEq4Qw
iPnVf7TnnLxB8kxWV99g/yKoPss8RkMnuMK9cz5RRjjtXHoq6lrqG/RIv63hU7YkWXmb1lb1TH90
qPBZ8NLaKJ1Xmr+nn/ESzOrjnGBNfErJRnoYUfUzuk/d/Els881o5VcHb7GyRO4R48F6IKclbUqP
87uZmYmzS6qsBnW5JK4eASk+VTJLlN4X3PGsQ33VMwYPk3T5siI8ZiZ5yzmNJqwuQX4tIaJigYzU
DXsDGAz2Xh2O25rvQMxjznqX3BfYs+xQpxVpLMp42GDoM3IblProiXwLqo9Ss7KoBuPlkZVZ1SRS
l0uygJslzK9WbdCHhHjTHLKD0UaAXqj4pFDHC1tk6XCncp7PgeGw0apeOTi1g/5UrgJu/JktmLsR
KHEQruFUkI18/E2nMqI8V1F2Fv0/3RbxQKaj4CFvgIR0bURi4vp8RLJHZB1L5r/P+vXKRCas14A0
F8LFVEjMTjt2MLL5IaI2ksxL/mibwmjDv2AYwKdp16eni1RpoFzPLl7Yj4lCXODareXKNbiOY2Jg
d+9Y7cAV9tM29Dc+wxXEBehzF2xBEDMRycM2KxJVKF+4j5oDjvj7GONVgBUJgPGiEMm2WsWf47rJ
kAq5VGlju478FH+6AFM69jhVAEZ2b4V+ZuKnyAEynvumJXu6oG/GfXJznfTtLHB8Y6GMk/yuUl5B
kZVFLmwJRnduYNDyp+1Tx5nQ70N7mO+0g4263C8d4WGOM2dTRfQRQZRONgFIVmWxjDf/D0C5GOaZ
ck7A1rp6r3CZUX4+YMKBfJ18f5XSQAXeuUyESrOkjxij39C66RTmoM/WpPCjsFLWKnqmx/XXRcxX
qtYQrMkMN3Re6M4ymeKFHWci6rbbSHMT/TB6OhkKvZCX3Afi597EVwAGOsDYPv6Kyt2X7VZODJXT
opCQeEG1IqVBgdY75wBbuVYY9J8XJg0DKDwKaxvM5ft12TlXX3pOE3m14yXXpRE5FdmiS0aVpxA7
8/gbnOSQHzwo1/AwUVVRvbbLjNir9GQ1vkIvqpaz9VdF+S7HV9Kg573yO4lH5qtm8XCkKSh5m1xe
GkvIewZwMMN9CiMLs/wN6bymVz/8XG9pWS+8MuK+RVPyG3R9xZzUjyuGOeb7v1+baUl9TSImCXca
Twj05RNZ5wQj6QtyEB419ls3038TwTXMK5mMeUtccU5eyF4OxOfGqd1nHWDEGCjDsj9ugtnC9u0R
8tt8b8+yDScl8LfuJ9jtyKNYWJ80v4mLKa9JcZ1KhfV7F7ClELKquREZrJJMHCzFc/TuNUDQHCRv
rOiSh+DFf1WZTd/8N1NqhP5Ymt+W5DFFP9sA11OVWjo//olJOTmgPhZ5sVrji9WnYeH3de2KMY8f
5y3YzZDY65CPMR17uBqDnL95s1BrhZcxZHRuH3Y0GojV90IJzHnV840Toy6/bw98IRahCkOI5ao8
52RasIPAFqmNIQd5/Rq8qVqiYF41N+YghY0tTLb+e4wdmrAJmFI2ktKAyE8KpjAzgDHuBMGrp16O
fRGnycd7D38RtAoD9jQtOLWQv86IPtAjTK8bqi1pqGONYri6SWUH18MYaQ6Xu9YtZwT5PVFJwELY
EwwREeyAungzZLhz+DHjR+x1NveM4QJQlWarEoKefG1ITfMnKktYzsrMsBXZDsIyQLiKOC4QOzdy
qicJCU4Sm3V+H1xxH3PJ2wi1zIizJziyXE6gCiM2eRAsUzLiRA0SFPGyqakXEXN2zV70vmbIKjqj
pLuQm9YxcYJ9hemBhcQ9hn0jQTnJP84pMprIhetK5/eoXO3td474KYX+NdsscJ9vkLVTeCEncZvz
6vaF0z3krntdEhFP3XQCofnUoVN0DQiYbpTbutFT06dmFAp60G4Mmzl8yVX80v4td+Dgw0q5sJKx
dhfrvZ743h357YRU2r1bDFl9bMiZlyVbE3PZHHuWs8SnJECKTnbJm+u6T+i9PO+Try1SYqM6bslu
EVLm6mi/LG7P6EilkcMOR5PtTmxjvRPRTci4vugE8j68p5P99xyiP9/QzJDvXvoq8qsPbbKlmjAN
/bCfiOf1XSNVystwMVTQthDVanjem2csQDSVXti1MqjRcIf3oSc6HCQUU7InZ651HRbLN5Or88CO
pAkayjxtWV2Py7HsKLcNFFGToxkaGmJnqpBy3qWdPIo8v9Ic6oBioUqUSdTr30bCwFOJ7Rh9kMI7
HY0gO/mI01EyIXBKrWxRsSbYMmC2+35kN7lM0km3DDG3HoSEHHuptkULri6bVJLVqMlFIUZ/5toX
9ILINjAtoSwEpfdHuBELOgiKDE9DnqBBL8UK1PAT2+FN+34QAiD/MrXuYHORyPF/XZ0JgxEMUAo+
OtPSGNTRX1aDbbgTVa2LPROKFasD3DyTH93RRsptOkL/9pTAXaSy27HjibDF6B73RtBeIHot6mym
uGy4xsAW+8FBJ2A6eAob/bDsYsfwCQ4tPTkQUqw7A18LAzsd3mtrdzGXGvMQpCKxMIfM66NwvDJ9
BKApByL28Kl7W7S5/nCOdO98zZ74TTLrtwSQ2t9asPpuWt1TwDm0Ya4xmh9PcljEcHHdHhm0zsvi
gAtsuSOnrJea9zxSfCO36FVDpt1BZDuv2O779PfW6gTkmI9G2/l7JYS54VIupCIUYoAI1QXjUxj9
X9ZTYZsaZmgQpdhEo8FVGzL2rw3iXBVDlUZ+AUnDsbqRV0+C+nGb2DlodnZ0pSw5sNKSutHYYgKL
qrZRjJu3DpEB3ob/8djhcWvTAd0bCQqD8l265H0xOMgYOEIpFNVRzZNjz+bb9SqbBoUWVnu+peRj
DeFI0WLiOx10BoccfYbzv1nMhNpgLPKXixgqyB8HMfngWMq47W7VQkTzIqFOMhk0uN9uO9NINsEd
EtrWeLbMLk7Ntq8cTNCzozZ8t7zlmCTiNG8qbr1tvrSJUvlAoDt976EGq0pMfU5WBtnw64rfKlZL
ibyydWBi0igo4M0lmVSu126WqLzDb4sdQUnCLO4bbvzHRJr2HYdlTtgWVKkq22M+xbnLtgB0cLD2
YZ06Gkk5Y4V7+LAR4+n/cghn6HGBn+EDVl3/Yb8uhyNtC6DwK94pYIk9TS9x+oBFo1t2SJ8nQIKv
LcH3MTazZqBO41gL8jlqSdudJ/KYRsko2nTU8L8zIIxMah3m6SQQMOFKaqJIDI0AtJZxyRRl14GO
4nCeowOdDT3ofRy7/Uatsni2JeoRzw8ApMe3xaznCL0XG+fAwOZKdBaONgpaKwQd2e16PhAS2nYW
0QB5CUwOo/M5gWYDHTDtT6IXakd2aRWXwLsSzSHYBPuzEMX67O8+3CYe18GzIcS7kmEOV96YvFsK
4t6MEv5HRTLCnjhJu82rCNUgul4C5H2QOArdFWklmpE/ynh/dXxhqd03WpLAEVoXUY8WffYVTPJX
tdI/WCkqYZ29QESrsSqH8EzzZkxE1IfBCD5WA0aBKPPN33613Hg3FHqEvCV3Xpx9DoOe8tSGY9J2
XiuRbG646rgoJzdcic2L3msHaueWyRUNOuSqzCx4waty51KntQzr2MArxXpQfZvfxkVWocFWl1jd
TPt0SPmLHeZm/jckCAtjs4WurwRfDku6JKy34JAwJtNy72ZzFlNRRziaZr5r7XShU06Kh+AHFGEN
DCf9R+rrAOAl8WIhs0/+QHJb0u5kfwFWuVIWVJo0M0G1kgQraNAczjmvgdJcY6YJ/UEiHrulmPl5
JAZIMNqrHhkAInKD0P3iWCQuWAoNYJ5TrdFZVVVSjQKVNOeNat0XLZoPvSMULtsC8ztTlOfzI9ir
acHeehHnqj2XFIBsYpt8I+RA9cBqtXP8N5jiq0XoQVlAqCW84lqdbbLvfK/iKap8u/hbjKQbEO0A
gyIoux4ev4dKCUXbVZ2b04JhWWKL7la0QNALvkbEyHCHM5rNoVpg2+eaIpkRhxaNJro6qgbqH6um
BiFXfepNoyoQQ6QQnF1yCqeA0LabT+CtVo00A+fDolkkSp0+AhH28G1RR+JUblGe12uFIAbKfBET
VdiRkF5RNeHHaGGjEHUw4UBD1PWWvZGAcZ2Ajaxy2TOj3ft1HeEZCo1HqqqzEjOXvaQB8/j2R/hQ
6JUzcorgMYUqIldM/iTv4oQysB4jIgsGAVOAP46VQDaQ2j74Twy40dR8/bQX8Wew3R4PbaI+8vlw
Do7PG52rf/Yen83pFaEtqdAN0NBbZkJGgxPv5eQlfRqRaavelyz8BqhsM0xkQgdvSCnolCw4kzm0
QkEPf18lBQ5j6dYIgf+GRX38r2e4YBxVmuXpOfAeaqB40NwRisINqIFPpgfjmfOKIKHCFYTyqvn+
3xmUR/PosjVJpgCDVIYczuK9BZ9VJ4MeXzlpHVwgAnnH+c9WKF8ujEsk1TaI09wWsLnA4Eyi1XB3
MtlyZebMwdaLD0TfC97PqGwZRP9xrEECXCT28GFGpbRDGXvW94Ii1GNDl8/owl2rErpuSkjS5pSo
ZGINV5M67v4+frK5k7WaYuof7h7rth0+shAsG6p5gTI/B06yr4lzdSV1PSFqyMjrsmlXfpKONieV
Q518z9mpnlC58+M61zZstwTwuUOJU7dXnyHm2vgBqOBaikY5XYZdi5skkZounn8pFdWivOTD1KgW
59d0q43CaJC6lGnrBLQNkV13kf7RCyAJE8zkb090s8V4FlRNV+ZyanSnM8z4Tc/5t/fKuNibu4yf
eM/FfO7crDU7EBz0StvRZxfG7EZqiqU8OdzILxR2NC629aiTkSoO9OMfdC9iRMPHJ2Xrf+Gae+Xy
/xlRjSEJbD2VsGW/sAAICNfKbejQgisGQ9Zkt8u5Kx46feWtXaZC0oaWoPHYI7jbiPmLSLJRRqU0
QxLNvoOc1UEgXp7R6z5vHWspB8G1EmkfD8r6IZvcp7uVJ5sny8CzEyMOt5AKyE0GDWcS+ReHVisK
x3ff6GQ+jPH5T7kanjSuopyK9qDSH9/r+0SYti0BI3fSeGZMzMDNWNJOwBpRZ5RQZWt9pUZY6JoF
IzBhZDooMn6SmRqjQsuewEkJr/alp8yGxFGNBraV7fokTLCJrurJOT3ZUV9f02ylciMIWWyHwKre
r4qX5lneE5SjRPVs5/UEz7DSAicwg+H9UsutqgBKpR+LodgzZCdlL9Y2h9e5KKnJyRLQRxYWzKJJ
rqVgRfORR0NuYSgRBNXgBpvPVCkCtinQvZ4vmJGgspy7sTiYk6eUMW1kYDMtyMRJ5aj+cGTqWu1a
IxJYianpBhmxDIwuTnhaGeJjciBGJet7wo2N/rOFWGsp53aJi8gzu+WdD7b8bjkkmbjSK0qo63e1
qobZ5ERkcPsiPS488opTbSvSo0Nf0BMBPVkE4alzUGtkCLBU84SEu8lFcc47OxPT37vHON9CS8wD
CxEvWntcu1Ku9wJFEaMYWJ5OronbedKy5KFenKarXz9VLY+JxR65Kk+yjF9AUw2YAh/zzTjXK24O
H05Dw1WZKIVRXzrBFGFuqqJW3gX4r/HKrwL/dykHIB7pj9NjAwcxTqDWg6LgjNDXBOHtAcHMevkd
NQjcrrm0hV0fESAGV5xXxb2VrQc5qWpWZNQLKqmKl9rlp3Cj0dII4cNTU82grG2KJ4rBSfHAz4C9
QWCzOya4tOI8DEr5lTbX5tLbflukNH2/tS+kAwfW4/B/9eVMVHgvLTV6gAUXC6+b1jmzmIMYnU7I
jKRC4zrgUL7ovIyvO0H5S2b++dA+sVlnPSxrsiW81gHjFH+HVks6MYOxYszOAwCfbjv/kIxdYEuR
es3aowFsMmcugpDQRO9kKjGJ+7QAILNLSFQXBbBvOjxkWILRqzCaX3tmS1CUHtp1H45g9dX9Hqu9
v7oe1PDLQiU3d69n+0vU9RWekita9ltkpumTaBWETxKgXnZX/QyuwO8wVfKabN4dbZS07DvAru/8
idVN4uUQnqvn6Sb9cXEAnLyHye3xzRUeiOL+p/4G0yJhVlW6vdmPOf6qW+iE3UUIJFDxjEYg6B5j
11AyI0IOgRTg2e01PRtsOsFuAJkKQBSNCL1JISElAFQUKXAS/jvmJyYscC5HjOOeTdAuT6H0qn6/
1fr9dTUw+RRnEavk3XZWVF3ose+8oIBRFOiBQNc2USnxKoHTOzDiYay/td5UX87aUBF6Rwfdk3+q
jgdZoA7+PbN3WAnwk7gkQm3Nl6+iY9drcv0mlE1HSBiYI0zexPuOG4iy8FSoO3NWTs1Li7hg2I9g
JGmj3/RrRfnZHiyEH0WUm1bqZVo8RsndYTVSPXzroo6Z3m7GPD+ejNGieMzS5NFlAnRdSWY4TVMk
xz36s4wybVmznOgwD6O9aapEI+FjMp6iFjSVfyjo1xOjzvprev15OwYTxMbHDOpe73PENkXLR6fq
C7JLonWA2+SmrqVrCuc/lCskZH9qXMlls9IHFfeTVgNnyZT+4MUYNLtPSNchkOsVzU6JI/NPf50p
/1DSN1VO4kfR32W9tB83PL8fO8rV2r+VzXyb2ASNjkQ/Jh/lEpKh+fF5CmCR0LK9IvtASvu0lcwY
jH3j2Tm+56+ya6+Vv7pFz0aVUpJdhSHkFicV+7g0FKdFPzsVKpSlFuGqIvO9KSLtTA4S2Dpi5Ypx
C+LWHRHX2a+EtC1coOOMwDYBC54LF9HnjTt19gX4a5Vsms6g9q2fpN2axLIFILcxi11WxtGQHbJb
gp/S5xlewTN7F46BuP5qpPZeIJ/OtNMvJNer03T+pJmHdUTjQ7YMxWkUvdLjdu3LjbvLzelwm7nV
+sJyOCU4Duy2D6bOMK8hAfNvCLQ3hbsIECOCVc+EilnF+dzlUqGvrWMmumcevB7suVO0crymcxNN
uT1dfr4BnLZIunHc3VtFlMOx895S9BzHQiQK9VL4cGy8j9s27FQr999VYwaFL5JaeznORQMA5Ip5
3J5UD+Bu0QhJ5jRkcyuz1xWSAv3TzqnOOUZfE8YKdXt2XPDLoIs0GlWbS0ldo9+tdeXOwkIuxEj0
NeyqyNKsBrM1eWvepEkiGCRchc7A0GLRSGucxDZhC2TD9PiD/dHbFqd76gy0AA0niRCPtGs1JmFv
8K2f+yQ3SZzSHTEKwdif2hVy7+QKDuxU89dTv8x9aA5h95Na85TJJ5nOniwoI/qPC28Lf8KixckJ
SxM6RfZYKBumKyY3lCiIvRnN76jYryOn6/c/xKHbt7r1DJYvKAUOMGkGJSEUwvFOUFECJnM3mbEp
fHquMNduU4EJbf1UXQ43VHDWcjFaza68a+QZgDsVACXFtSMURnBCN85dyRKIsYXjqGUSBgVVxtOR
HRTNhu1tBFyVwQrsg0QT0D9MxHFsFVa+drLpYpESaM7dY/8UOwok6QvZnTg/oH/ESG0hXELecUAt
xwjxUEIFsnUEPYRrVp6VtnBJpJbBMpGufMGObmx3SkarDROKblVpUJB1M5BS8bfl50HK3dSLaa64
vnanZo+JaNkdM/4AqBE11f/o2sCmQDV28hrgHJahPwTH6DGQ+EA9iJ7dVG3jFpWhXbNCYhhMqk52
DoCZV26nc5V5mowkkrnc1LfbNfPNi1YypJFKBrfIvNJtm9rDnPaAx/cU9daw+lWIsVITT6lvxQcO
pIMXBvHXw4Mb1cNGiqN7BDvG9iFk5beCt7bAjYP6T9WBDFnxNUVhaIXI4hwjFO7F2KUp76Pu5Pxw
yXMh1wpCrGndh5saKS5Ivxz/RM7n8dTXPBRdx1zCEJWV4XcwxybRuHip4iQZGoxc/rNK9jPPcTG4
JrDV0xaPfWIGgRzzOPVViRtLbWwn8k2a4gxzz7ZW4g9IjEDsEU1sk7rhOnnxhC2wQ+5GcCdXmRHM
N62LAPqPJRvBZak8sxsKloFrpYOte0dvljU3kmu10UsFFbz9Ecowo0rP0aXaoeuab/unvtTi6x9P
SpkF9ttHOho8f29AyFdeopOfCemJt2tVDcXlHEIJ/Yds/z1XfwhN22VyuUjtKmMljJ0LDEe/qD6T
vPzR9CfYRkvzRvL/+XALV//LCn5xrQ+li+3rWenbT1QcbLqkwIONXQpGE+fTfONWapl+xyAgRmIA
NVNW4hoWFD4Iwx1gee+CBvwnkZOs9nUZTsnhjpZsSNNUrNT6Kh/h/7LWR11VOVblCDEIkrjrfB4h
pX+N4SiZxsHIWCMqy2vCTJPo/iIU9n8nxuH5Na+bJQQJyzxirf+7eRw8kgAlmijcdpgPBOYxkVMJ
gJxSGKD2CqCiyf6lq0T7aDJBHld4AMyWYte+MyR768MC1AtiC0trkqZmc6B3aPPt74/JQa+qwYtz
JWQgFdJkLJRdgSCIhbVxk9jq/pz6zxDAex/MgfO5+rR/90rkuxcyvIrGMKABSYIr7ZGLhBIwYqEY
nEhwBYlSSHfpON85LKfEwUpMKizG6qINr0e5+0qSftyP4x0ghB4xphReVPqnVOfL4C1vWGwpt2+9
SwGJnajeGC7EGyfk+DlPQmzlpQkCUVUlmzKHmcEtlgxdYJYvzvOZ4/TBMh+kaxPXTYjwbE2Kn5uU
XiJXG01djrMZUZvNiSxFHPMnzIYfI1TI6OvQFSFZRsAcBjFOlhcoCgtAZo/8qGqRrchYPdkOih6e
EZxkh5FExGCL9cxe5cFa6PF78Hjvx7klon3ZkdFokWZtegccgqZX5y9t46X71ohgN5epn6iDMr55
duvSDKelIZReaJP6Py0RWNq35Q5uxpN2rqynKRFsCBLbS/5sAXukrxw310Ai4iqbQtCQR04NoWh6
0gWclA1mIUfbViyE9zWdc5UPj7jwnv+pAFLbqlsoyIhzyqekiu99GwRhxdB5UULq2EU1i74syZ3l
TWc/3Cde/F4JKtY5mzDkwNOyt6NNMKYxq8KVX8v+UlgJgSiX+EbCGk8U6AK3Y6GbfsYfwzaZwXLv
UtDv+apTCYj40j6/wMOcHKzfft+Satc7JrQL1yavEg25q2iRpUsUL283RFuC9wVRiXVxBSnLNQJJ
9XSml/UmFz6ZJe8hFsqiQdH2bd+rBg1QJukFJI98Z5D80G0c44ydsJ+f0Wa3jl9qx/BkJwIBPd2Q
36rl7eRIEutNFCuN7EQngYG86z4VVdw7Hoh7U14yeU7mzdIDFGcSNliThiHu1eHJQUeBGWcP3TdK
hoDiHe27KCkPs8QWP0BULnBgvDdxBc6bad7AOuP4i/RGrixnk/hhODlTgwn/5Y5AYKDKaLmKegyX
r2H4pHwTpCfr/nyTCMjSbNX30TS7WkIePulnmfrBp1OqyfKIKwwPT24DU2yOkFhj8NNL0kW5WbyD
3GnsYWu1LsDBAl/oe+yAC7+Js34ajjK5A3HdlQSRA50PEB69Csp6XBFt77Vp7VLxM5MTw1wb/xhG
H+gXdky5l0Q6qjJFREuxRbNR9kduxLdNTDHEWtyhCyz0X869Nh6l2aKV2N0wYoYl06K0m2xZIpdx
JC4Ppjme9ibSzPmuKI2+E/KUXk0+ufFhPgZpmpsn7+JzLTqKJCYIMxmd97gsmzQGgiV83SucFdoC
+JHyGI5+DcBaxKdNhgO7YPF15EvkwuVhUEw+VpHkwdNhq56hCu2ju070rzP9a7ykXwq/cAqM+8oA
p99rIQxntyPWUW1Gipxw5tkhxY4cxJYT3DiAAaXG7t3QCQlTd1VZFyNBrgRMUmQY6hKwQPeZvdww
OwyfNaad3TlpDHrD50lSV6uqCWmstHmu15VOo3/sKtKJE9Kkv/NPAnVwoqXNl4/BBuiNeLjd1883
sjq38yVjoUta1g1UhciglmpBakZ2zW2oZBGn0/vjNKWGp0wUaznnio7hFHPqtCWurR8GWkVcv2qc
BEPdzLQxWC/YrZti6JBJQFPyeFi0+a1460zfKyuDlA96pgeRoXfgW1HXBrycoegwmbDDdsCf9ykV
zWdGxr83sW485AIQxAA31BEB7Cgdbg1CuFiz87JK/hL4qizVJwyqo1wA3zrTpJJyAdFGxxL+ibjS
n4SHh/jFdZ8FpknovkDKSJkM72mxqAPg1WdPNWoCLewOM+DrxF8q9QwgGyLq3mcOc6KPKIPSHehv
j9Tw2XbEay2ArXkBA9m7VvUauCQvHTUEgVOoSpuEBQwOYNMkEdjQgpGx0yWTlrkrkg4PPJo8njWE
F4PATTTMrBEMxzRrBi9ERzf3cEp1teMogCKtZuOI8yFG+S77f4Vg7tPrdqyn+B4UtbYIK3AJR8RC
ra00qoKZY5X28uxEqoyAz2mbRJh6PU/87E2I6y/7oqKC71paCs2iR0VmTNiXXC0p//AzPtqCOm77
bqQUVfkFBgg1u5V2WvILOAQTBo6NKU7eedpWgvg3X3+ZIyOgpItk5OJhCJjrAAgG1D277FQdqOiB
o19OGaCVtTOyXYj6ujDDRztUBWORwwy7zQzTCPSgxFDF1dcov4yppl8DnGmudt97G6KaCJ/e6Tu4
BAMI33TCpLy/QA2+tFQXiMFTImL1BCVa5REji0xGTBM+G8JRcRftIez6hzQZ/c0wSWxbiZ3sCSUp
A41zx11FcwfdrhcOB9t9SdlrvuELaTQOJWHMTo+KCNDHBTpOTYqiOg0X8yLe6cFMrnDSpCkQtxnj
WppzFxCnImVqe+F6SP5OxseKKSooZGb64lBag2R2oWOcIUlfbAcqj74Mmy6xqMR2mwWjCqaXc4Po
B1/E0mjepGleklr8ubPVcpgL9pT4hZNmomO9TYYC2HpwaE7bitmZURt6YJTlUdq/xkdU/E4c9NhY
ZUiSEw9fKaDZIqrpxptOHIU/7scRPgc7hcaHebBLT4Q+1K+e2SKyL3b2IY3co6LZ0fOaIUP+5NuM
0+rfoH6pcih/srDl545S/uB7jKLD1GHrCH8qT+I7wYhR3eHWp5z/FPH8qx56N0OKUPlntcNGJLxo
pNUDanmj2HB1ovp+i/BrIYSZ+PxgyAntSFDsXDuiD4M5pfzw11i3kOjq2zLcfVDcTOoF0u2W6/ev
dgS/Ij+oNgMrNk4+WqVe+Ezr4wUrbxFnlcNFF8kUjHxF1KzuqfPLt+srVuAfNVcDwRgPjZ//i9s1
O71cQea1m0kAEzud8ZzFu4kaiOPHzRt9RF9mXnk7xLyikXh0757S2QzEQpgI9swyZ/szIByF39FV
rjlkKIuWbBXFn9TjpPbc5IvavQxzEZ3pZG3iVr9XJI0ESTNbLSO+rDnybF5UKNciO8deA5oQt/Dc
mMMeGSfXoIFOnjUf6YQPpiwUe/jCIThLqS2SgszHh1LelKJ316VyfpRRcAH75A42xU6BsTdkymTB
ctNEyXLTiGiZlY9FW65x7JmLnNA4Dv+EELA3+hSD+WUN0kpUw9aQs0tdh4xuGct5U0q+HmWESA94
ruk+FOzWo+owd+kfbgaobqGNac8jpSl976ISNOxbaKOJjK4FFULMLHLI4KBM1h4RPdIoshhXaF9+
EsYu/IaceoDLKlMCEbtbmTWd9T/K2XBewNNeGrMxlJK2sbRo9gqY2+65spC2Cp07eTFe+xgpAdwH
bn6J28rOMwpX+YV3OKp+JiphD2VvGZ79Mhe6wMZ2KdUYyLGGGrqAw3c9TUQxx4uHb0SOBRSupxsI
Z/VXBYdTpgUqp6Ohia8zDlk4a7gr8uhXKSGwSIJXiyaKGWYtRvDfELsItjqbOWBjuswwBqxJxBz0
Wfdh8wDyzVdmmP8j/oPGn7W9NjqiXA5pSUpFhHnBuh6/EvJtlzQt/A04UkK0fzN+CsmpHxKuU6UT
gp+714r24avvQ20DZz7flmm5PHbOewe3Uw41Yb618lKGdnWoJ0+DjCNnb5qyQrxvPhcTwA3mYvaw
82KUOdXarYoT01pkhS63JPDe58FLnyyZxIMztcuuBGWxlosv5cULeMJ3ld1GGpaJR9pq4ylPY/IN
vuunrhCtMvqq41negNTUHKctcZrxk3HUvZfIy6uqfL68R7FLhrIj4KG8+C33S2sPJ4YRQgfZMRqM
WO1G3jrtzxp72udGQlQn8zNVJlkqt6JTiOPtU7Sijo+c6CsKy4ystUWTqKyu94ODFyem4Tzpp5hj
5rB2wOxYS2pOjLopL9JKUHNn2MBOm9wCfOnwzzC3JKnaY3j3fU+EPwovXoEb1Gz6MIkUuXdCMhaM
IRpcDMnYccodpynnDUB1tWBCEcoRrC9dUnBNaY53KbXKcIcsRjWBTQqQgjx/H2zfRLgbtYHoedpq
ltXEqh1WE7bfuWOtby1X4/Bl4e5jvbAAk0ym+cjR2WPMzZCfiAabHlLVnEuwZeZMiSgKai5i6tQj
iEONEFXCVQHwfJ3t+QAApdXVVzLszKK+abIE8BkenpcuuSomTMwCyYIse5ATzBZn9DQ/sxIn5JzQ
tC8UfzIe5VILjtDHmj1DmUb0w1gPzYNhfI6HvxiXRgHg5TB8/7jJHdlwYa0rbK+BRU47Qx1w2W3z
YrbE5vxsOQ2w0lKE20j686yD2m+xOxfksSS/oekGz1GXKiQWdq2r2w9ipbey49pnDOtKF9ACh+SC
nWqanlMvHesNXOyLaApL0HZO46vMO+L5z/f50bT6nPF5yf9giD8tQArLPfUQJc8MLD4H89lict9Q
7Cok5FI7NzG5WSfge4G2pTgGiqkvu0oPHfAKJ9NflqZZR1IeeFN+/ef6JBmHUE7RYIoinVUk2Hjn
+yb3g2z9Vi4+idb5lGVepN+Aa7TQ32Skcq1/SmPFW7YZpg+LoC2jtrLRNRVr7OmLWPmAqs+fr5ES
eu6ROhYkTqnGIkPckh6jw9gubVU9DwbqCxhkLRxfcacUlo4xqoYZFANSLkTYAHCkWWvMW/oBq+PU
5GDmwHFlw73HOX4uxrg3jvP+1HwraswphjmB1P6mlRWF8DVv34dz+VysWEqfFLSFe9ipwb29wdy+
OrcmuTjb7bqjVHwiLD6Dw567R/p+hnZ1EpXW5LNR3jYSo1f10JxWTg4WRPnRmoXOVXfKfXZhPNAZ
awfMqgyTzgABCf8jPG1/U/4jUznWJ8lADHPQguJqaq+u88NPDrftF2hoY0Q1SqIuh/ZwlA2ke+Pr
n7DXzyGPLhfSax440xmKsoqLnG1EwA3NY2Js1MsTGMbGuMgIodNVEd/xcVV34a4NYUaoQVERU6kw
4t7fdTpc4M7ViWI71v2iHDjFdl0XSbobCuHGxfl5H3NuqE42J+O2UgLt5E8FpqnnbwhsfjRAscnG
ENZ8U27D3Oz8QQXUYbSr5GdpVefaDKmTwX0aVdYm43ooR3tjDzrZeRWC6ILbH0u1xaAyRFVfF0RK
mT6edjNzqjmCeWrq1mymxEY9BZywYP//c4I9Q7nEVAPcrigWhs8LEBLpY4qnGavsUBNTAKBu5IYZ
anZXsZvaDbm2wM23pjDXIOIIf8jjI/wjA+MJ6AufDWpSYjeGdb6ctYNJ+DStozZ0hYBorlagqxsk
6JY67rlFetLQS6tcHSSnezxCE/+DjtYMy15UI+HVl/fsYsUnv9T8qEj1N6VlTBYv3vsCoTY0a7x4
+4MJJx3PkI9I/yGIANA9ulMMV7TMC12IX16ITd++PlEh5QK4+cCSIzw/6bo3jkeuEV5q3KN14PIz
kBR3dqq02DsHkNo/GIgPvwN2w4AriyCZ+0sUPD1zpEPkjmhwp1oovR3E1jWeUg/PDuF0uiYt7EPA
oUtm46ikpkDtMmH1AMtIv88HXBjs9KBZDQppY0AqjGN8lfuW1bY81f+JHcUGQfSf/imu+Vmd2qxv
CZ4cmrjSk5XHufr84oXVFaLLZvyoXo7VR6l/YpgAPFrOto7vAtk6KUN0Xl1/5cg1FdQIAeUxmnyQ
ZG6138stnbc++DbitJJE9BocfC427o3p69z2e7Np+fJHITk8UII4TuH9cJLl7rVKwFXkwqwSaTly
sMBmREq8iFICXiXbVYy45MIQp6WDuLoP1H0eiyc7Bv+bfAcDXBspaYzeVwV9olnaWIvj9lm3rxuf
VgNxlUWjo2SogTrTwQrYmzafgz5prtAkbOJgFWdvLztVYqQwXHfBhqOWVfLulCdKVuwdw8VmCEO0
si9gXhlGuklxrTKLF68o5S7S35uitPrLoE3rDsUfG7RksCfBIAh73zLsQ5blvQ0C6ud7bkO5Anbw
FrUi2/ELknO037GddvxulRqhRoLF8iIAdWycJ3Z/L9vxEASdKClDm5Vck9c7gIIUbRj2J/EPS2pB
9ShW6SfpJr8PqeijcdnP9f+sk8jMX7rYbnnK4kgsiZoHt0i8569lqUWhszFHameo8lJZH3GA5cBK
GlfTQOjTrPuOQPs/2xX9l3wiTdGnae+0K0ALvPSYhfkpVL4z1KiRGmEQt87oHa3Q8oRaZ/2tvGQ+
FdueEIhbBGFS2NiaDKlzAcNTkRElA/uGzEUPCbSFjYCiunmI052bhO57P+oH4t//2aK3CyacNXfZ
A9beFFC13dfj/RIlIISjI+dpInURovq9XL2fX8e1nXLIf/ZMybMII4HfOVi+xPfyXkXeHz4OzFkI
cZwugrLILGaPC2rjJ3SJFGZojVerlCA20jknxdJeZ4ZqOonSjcay8IY6XV/cSGBfKPrkz+go6s5Z
hshc9Zc+WxYxx5t0m95bHeoil1ZxDDfE63BXiPk8k+/Tzzvq1dzKYN3OH2GX6EFc2Scnh3JlkhoJ
9aWCpwBNTj3cQtUSDG+fuL1Lhwvvsv3MD7EZFpa+JEY9lFCxg+ftroauk6xvnmet4OmlZgOyTbup
SYL5BPkhv57MKhtiUx3HV//1H5r3Rrg2mRLAzR/POac+WX2kCCJ0ZXa6/dDlGELk+TCOsIDgZPwa
WfGRXPBULPb4oOfBC8+zQKeexPH+/FQWvOardK0/2eqdpkZc/Rz0iXIif4M0rOPB4c63lduDeOe7
DmcmqJC7mlxh5GQt0qU2Qhr+s+4IcjkFEoDRCr4yey26FVHiiqTMo4R40rwdoNbgHlEjSw5kd3W2
hjxv95nP+y+6mCdkMYmXjpjfM2XRL+zitpwmKXH/nkf48/0/wFDfB66mMug3ks8vLkmFPvQMCV6Q
R/GdGXQpdzbpUOJ8G85vxawjMsdPJBUOpFLhiRailQn5O1jVrIfS6cRPTlTwmcRrmK50TeS3WomD
5+iWY0p2sc6RvDTMe0CeaT73Kvabiv+nU3l4MYJ6TrnjMo86nqniod8/wteZlt24PPpQm1m5/GeN
2pwbLAkvtvsYV+z1IOMEZpomN1eUz4jJ3IMIQvpWEno5LUKmwIxAGn2PlR/SQjBlcBqczRjwk2ja
Xj+y/aAIQFB3VyAkhNhiwEmwFWLjNMH3Hx7tpEum8uJwUSRxf8U7n9dzn28bBbfkwWgwXFZVEZjC
C46hzw0kPEMFSU2wyxCT6q5V4LzUWVmVMsyERp4yw6/rQFvAe+x4i8poapr8lIvg58QTAelMiSrE
ZF2lmw5fiLNDpqPa2Nr5EHoRuNQbXZVvA0Z9cdEc/Mf9U8i9hdH5ImFWChfot7yqh4wmD10Zxxof
7GLUM7KcZjb6TUC43M4TMwNZI4JUjY9XP8PxepN2aoP6W9oqc33NBpsE/kLAl5qgoMP/7r+qFAye
gMrD8b7mzMaweBft8aLlATvJY74nFAvoQcr0pn6M5ZlNqyKhivIyBjM3XpTMl+D7TTM2XKb7jPOI
SvzMOO9dM/Lb3XRUCPro32zHBDFHUr2PtH78YHITZBxvp+3rV1b+vklWOqIpD1u6ghrsgyZEj0t8
R+x84NVKZKCSAlWWaw6WwSmFCqky45nVArlBr3GURa8a5FPWliAwBYnT2+LLv+TWxPHMLnrT5rK4
6oSJtGb0h0YJ9B97nePBi5K57FPtsqtbzJQB7XKvbhZ/YyqOKRo+nwtfG3TVkBXWETrDJVaqPS3C
k3wkk/Y0i+L0+78J+6bXs3DwF9qTQ1kTEf3T4yaVwC8ZZFrsB5gzAmWZLSjaO6NYRDVugk/PIJZd
oa6gtiOhBJ73IlF1ae31zHPPIWoOQLz6uguenBlNP9J8Rlrz/FY6vsPVqdpQu1HA8f+X3b6jS/sv
HOvId0ibYKYFWtft9+VIDcUjhk4FMGqG8Pyysk+fLT3id0yd3xWLT9w6DU8FBzbCfN4Yy72tiwa1
4fCUq41aoSzWlQLTGNbTS1GbKCQBx69DfFX1x/gRPGTSN+cVs5fOFz4sMk1exz9iWsdjvGisFySc
8t14vaAMQzPqbGK1+UNYRzf+sZJzcVZgrbWiqIfigzL86b4n9aBprMIsr761cG0qy+6+yx8fTpss
nHzTrRhgjeRpQc1ehlRjbF6DeXvSi9jU4nJWJ9NdbXtjZ3CAum+nRpNOQb24QAImpshheRD6ZVgc
j8Lc+vqWGa/e2t36RROm2iRh8I2lvZUJoDs29obvTE2KzVWOfD2l+FLcYpJRA2s/4vv+8s6nfgDN
AnQhp+FJupNn9DWKnu5FQBZwXQy3ynnsQcBHXrcWJJLaS8XphrbLWGnHYwzQZWH718Qr3zrzbD8C
N6bVrBwWt8SItWhcJ8i8UCZG+mYqVmbWI2HhyXVePcum706J9dPiFKVMpW+e3FHQ0xzM93b082cG
H11unyKf1Vi/SlOhvf8bhMLzmYhaoOeGGFqoLDNvNICgXpBA1APjoMGa2e9vHSjoqVxZ+AkSxijT
1Ed1qPUu2TnriIpLuXy2YbMuHmMUQLnqfJ/ulFtuQi9FbJI8/Xma1BhQUDGlWf/tWcGYzqxu6ARa
nPtgeSCRYh3WhfIV5qoL9qO/4TeI+7HwwEZAJ7VsFEtQcFydB7gaTEo9nC/qAK5nbzWxBLVtCK1t
71tPQedFkRLKRv17loQhfAtUmxbvXuUxO2cfwRDdg0Rx1LIxVdKGRytT3sKwE5tM2YVeiDqlHlwc
mZbNug7HQKZqZzsUzCRyj9HRpfBK6jCXbDkqweeLTwW0YyN3q4+giRs6lzlLcLm3HSGWHNGr0uJn
micGHaaHhFj5u1rAWIUO9RWdwL8IRr8AJ9NfwGswhduZnnjx9OblidTY5NVqkSXZb6R6YBRPjf8X
XH7MXgIepuB+cbf9DkAtljAcgnxaUs4TnrYRKnfaXgbapLXDenwzARFDrzLyXL9vmu+6ejP6f92P
XoPLZTVLzfVquBy5oppINwsf6FU+QxwHIYP8w6BWLIwvhK8OJgdwqNRqTnOYMnmnfg9Gmviu6fMe
VOgZVHO/6NGUpGSM1qE8tpGaB+3n64mUHIJEYt9tZOCLSIpnUzBC4dPGE3G+ATlVRDDW3jruAw6y
FZTfSh2ziqdz8LkJVqavyl+PIvAmExBj/VGTC1zZ7RQKMspSvVLUXAcWsQCSqSPUjwcm+Ac3f+GZ
jPlwHB7f8c29F3SUMdirwbCNUz0/nM0T1+20KljFmnBtXOe7ZHo+G7/UgnZoEmp1JvnpkEV0zFxp
aHFAkRGha96Ly90kbEHPL3em5aeR4gMc31bvJPqBDhlaCzgs8KCqQmmQrlttEokl/1qoy8OXrS2u
LYk5GDTk5cRJt0TrbRM5ZndrThX/50u/P48XY161N2g0HQTQ5GplDcO+m+VySwmDsUgVGCMcfto7
ic2LqKzHrmqCLYdOqD2o/+YAaFLVEt0Ex94koHrkwMfje5Tc6aBeP+BVUjO8fVS8gceLd+L2ITSw
xpNbbrevjRtxo14AL4QNVI0TztaCB95Fm6yiJyKrN4oTnH8ZnO0ZEcsebJlZpqp114zaEEChoLw6
7rT68KbrmYUgFnC1thdG/p1TstWkMMdbMW/HgYfAB0uKBA42Wh3AwnmujGkKaNl2PasBNWTENdU6
jMac2On0OM2p8kEonQQaH1BhVr9T/LOEnzjEkAgdYfGhuYSgmBR55LAa2rBkcwmOx/Zsp9i0Ccde
mSLeHUl+IcCdX4nRU6r/3nGBkxsFJvlgIVqiXqsUCufvz+YWW6rI+blo++3xpRfFLoK++6ki3PpD
UlbTLWq76Hjs/sbHmMoiG9rplM438FbscGjCgVTXwS/+L67Ujo1kOY73Ai7CQONJCCjTYxnyTFlb
Rlazw91zP78bWzDYSb2OpWjvb7Rjr1SqKfM6g8bfgZ8WKFaizmBCNrPlUhiOrZdHFtCB43B8nlCz
OpuVOVTMls5dVcCCu24SGHD5nJIRCCsBq0nrnZkm8qm+hD/wqudRxLtuweaCOIUji3eSfnWuHrMP
9VcW1445Ec48I7vcGJzAY0N4+sD6PWEHKoGKo7CGhQ3x0Sq4FZ9hPo0t+ycHyY89DGXBnmXEvrIi
SfklrCUinHCKxGJ1RcXZNg+Fv8x/b7TbMcLhDU8OLtPAJjH2M3PcmZb1c+5HtdmwUNzaeh5hTF9O
LMcWTWMm1vPczuwnT99/55J4cFUKKT+06xPuoDe+fn6uYjY7fK3EWVvNGAR4pp1zKIR8xMADG3Ci
cX/8kNRNCu6fllIUMdc0wQd3OI4N72g8qVAxHTF6v3iKySQl99KS9KJp9aXII9rIZA+qMx5IIZAg
D7cSg0PhZXNaOal12tjQlmBiqOKN6o//1eubVMl2O8tQOCQRrrNrTpRtpHb+IvB7qccOViAToFuD
jHXQDf57GL1AQpjq21pRWKXy+OavVVG8icql0UEwn3eFGwUs0hkeignjI/LxTJg8OxF5/SrdM5Ah
hz6D0gwjpqeRBi2YFZLPqunOl3wNg8qQgfWkETV7k3P+ZZk0OdVyahwSrgwp+4TsG7ep6QVgJrOD
CR8vz5KQxv6ypKV7dybpK4CQ2cwLhS67byurjPkb9egDxfp1a+3NxKDGtCMSo9co+8voEtjIkXq1
PZlbSbL8Nl4RwOfUDrwOa4X8iLhLGDVM95q4eHN64znMErBaH6dXJ7l0GpzSYkrarEonpQ2lSDWh
e69ODLLHaLO/VfSR3wrtT2XBQS0QW0DqM+8f//U4p8oZMGN2j8RbS2SZrltJ2ON3tSZOU82Gzfo2
c6P4efUcTgVTKrzHpJ/C/mJ2XlFUnJvri4VbuwEI9Oq++BPVtWcj29Wv208LxXq7TtC8VqWEPZcv
/0ZOlzWJjhgYoAe28RCoanZQ+5Zpcdq3xD9FrTDn+mSull+yKVwJSyDDxBUsqff9YU4y0A+nPCUc
UW6zekaCfFsDukZCd469i9EMuBd7zW1f0rVYcxUWDVBBCLiSkcGnBzFCUdnOcCBpW3avdNcZrvoy
DQv7HyO8HkZVUGS9UtebqP8QGIIsk4IsFAqb2FDW7SbncxkF8WTojsDaGb/JK+utk4z2KjkPPQAH
xmWwYZEE44GRwPz2juF73pCs7KOu4lcG58r1EN7jiaLhou50PelqpKRHqbqulsoeflngVW4Oe2sP
004Ei4zBWMgtleorCDCOaVY3q24FciKrgx7ysCKPXcpSLi0bC//p2d2I2uQHcfPHCROVGW+Q0iBw
EHrY9QsQXJzk6Ei0EgBQuA4cV27TA4zSYRjB1a9QUK7lAtydgsmax0pK2ke/iWaLE553Lcbk7DOA
XIrbbno7ZoAdL6mQ6ez1JJ2DqEKPo0go2qO6aZa/kpBsTtgle/LAI65oDNtyqhIlg+JCD4mWX7Ek
497LVmHCtcTG8oKBI3jKV1qBokcc78vlgRDYRQgYkVj6Wh8Y57YQIgnhI9rFlkjIa45fbC7qfIcJ
u9REaieoaG99xRqueWyCjtXn/vPiSvrIOv/kYZhKYY3sUmQ4uhdy1Ddh68XbKvV7Z/sdraIX6MwK
659JixTFt+U2GmqLWgF3IjqOJDkQqJaGBkENdpZRPUPUueOAwiI/V9/4XjbJOpPCuDrlKNpfLDf0
OVjjZ7ZjRWGpov9ANCwPJeMuYdt8SvstFDcFiJ4WIRHlc5KrC7zDKHtgaUGIjKp8bcfAD1Ey0Sz7
+ESLDaAc4oO6AmIg/0QZZDmjOzXXuN09fE4hU7r4mxgzoImmrwx/gCC4yHgAfxs+albnDJrUDbwf
tBwPwGMyQi5v4pAvHWvpJLSyunVcnWfipq72GBqYM+53YF3ysU9CQGBNAPGp9s6vfIk0If5HpjrC
Tcg6Es1IAcDLkb/kralkqaDN7m+Ivfmb2XOCZdsjCSh5ceYz/gBws2kpPsqhBAlcoL2BRGwxU8GU
9OMCcf7tXfsJYuBfWc8o99rGs4yuNS48wJpV5glYRg+JVUseQ87ayn9Ob52p5+OcpckVXuLL6fHw
yITfQsbfrDWnnUwF4odOOio6rtY/jsRsdZ8N7T+vr4SsKxwFN+ZIZVVhR0T8oF8EAuQsk1qn6AJ0
JA01pqTTQwEdpBsvjK6Q3FtdCyM/n6oY0ne9sCgp0/WWEKjg2QbLfdeFpjW1rnnbCIhQxmej+qy2
3alDb0ZaaqsDSyfVO4jplEwhbx7qtD3NO6rLleUmnsftL1+b0BCClGFw7vTtsoToDgxI5Pmbptiu
Yf8N1MG0rXxsc2LpMH6HduhJXeFd6LuKJ55h2Xj57HFU4RUufi6YNS5m5aaFURQx3hurR7tUXCCh
i08cpj2Fu04hOrIq9SnoskR+AGa+Kj9Bi2weWo6kL5TpR+TPp8A+u5GFEJDe3bfNG/+kImbYc4X+
31SV1n6rLmjsUQ5RJE2tX4KF4rro2/x3pPHwIQ9ZU2B0qE1MejdSt7MkyZTl6EabbwZTdipJuM/j
FlbuKU01ekdxm5dvOqQqPcwjCwOXqpVyn94r5JB5D6CTjri1W31uYp198KnSy46z2ttzHOtPNf9e
lmWDL+bl1bguygaO1cfnhB7UFGO6vvoolql85/KQdZ5O5qeHCN2FyZz5IuVFOptNKLGm5ctLNDNs
/lEAODUxdaSLoC5N5sd7j9Jtl6iCYmikKSdTx7MqXtGIyxKyTp9VI5jEU9/xa4nfrsfPkXBxQA/E
dn/VoT1+3mQIZi5nAsu/WQcBryQ+sAy20uNc5ChUWBMvvWUy8Ms35LArooGHjSZsauqGtZKnrpwg
KRMZJcomuOV80s5WUY7fn+MX6e2P82U8EwK+x8a4FiUyp7W1MvIEI6ZhtZaPT8MM5JdRPkCggKxB
0gchUnSRO19/TrCXIg9s0f5aX0QZYNx+i2Ch8hjxVl2im5G25qTjB3U5u/t9Tvx30FLVnA1Qx4xV
9+AL2zPBOzUb2IKrZVgWn0cV/jVuZlKdhpiB+lgZlDUzKgBoDZM8mt/Q4dIyqbFtlxcMdTQv1BNt
bmej0Egq4HuXE1zhNDK7+ZRxqYQVYnsM8zjbv5bGal88OVGqOwLVaSU7cSSWbXbiZHpp/kGazeld
mXXA4ZN1V3V/XiEBnYMBQrgCNUOrGF2UXTmSmWvp36M+Nn0MDgYcTXkgaFPAAXsscHeovt+SUUDw
TrrZ3uMEE+61vjCltrXNsGzcgyF0lFEFm3KmPKPCPKaTkPFf7OrjFbLvNF26Mq1Pw520eOL8cZtP
MGyEkclRKnSPNw1wqwPqlV7hWDxKOa8XBAdxDKHy8clUo/VMAuSIrmR+XOUMv/sfXE7KH5IvDAgb
qVK7ylxzjS6acc8mzFc8cfVCGQmzTXAxG/jQb7T36qf3v/4OFgnjyPQRMmt29JEp2Y4otuQIndWr
MC7+K6/dV2E5ShNZieV9/BySIi6EiqX5JDxywNVuHrWDfVBk4ZwgYPLHpLMtn2fjsibdvbsGWipN
1dO6sLcRWIINrHLHFEt8Mcud7W/4B6yI3PT/B0XO2iPtxKS2vPSfOF17dTvrZmUudDxdR9SK2Na2
8x717abE1lD8fCzaAr7FSicyTNU/Uf0m5aCwIwihhGT57kUS9/oY4bcwzLjactrDRfap81kCDoX0
7NsAEh1/RFDt3DpLej4OrE4N9R1wTW2fA7LPU5SulodPbkbuzM5h+DwZH0n5Az15eLAw6FAO8z1E
zwCd2if4/3Lu8fXdChVcuEXSjN5JrLTTihXdlwNSJv8UYKUokZ5jO/Ynpf32BO8ZwioxKwH59vJu
ck4p519wfwDToPSHzDz0Jd3W9iReEUJL6PG0nAXu1UTju1JJtN2jdWIfBmQlHb27ROpeNqmwkCWh
8IQpLMQfn2RxpQi/89Kp4Yco+zQuh0Tee7Tf8gziFEpv6EGiLLKP5eZM2coJiSB6lB+q8xkqmEfN
EP11xfywtOgdCWYc+EXoLVePGksK8hcBAsLu/fV7t0dAw5D7iyVfokLXodi5EZ0CEbSCWISf0Ck3
pFKSaPGyzNRF9Y0Dk+Yn6Eeb63gw3pSrzaWNmI352GRy0u5HsDoJEZBzVUJ89EiQwUwdzpSCBJz7
XzD8B5vm+aYMb8pOhImx649j0Nuexr2O9lTSvmzIH16HdCTzsW9nGNVG7ZMuTUl8H15RzEllpZf9
ntEo2OuatDW7ZiPVhWwvBM4nTf2Xt3ofEPyyIsfs5PFdtRCvkUGZ1iCSraq2SPxpwLddarp3SYBm
+FvetLN51EJveRnktRAd3BSqb1hYzudyZ2qYtQ01JGsdQqtQLUdZ3bCVUwknHbZ0srfkRF/ugBV3
7X/ozBmx+Rs/btQ1PgaeE3sMLdaH3GJE1KOhXReYYKN+Q9ayfD/dighBZuOfirlZIagRVo595qJz
T20JwXKkSXpfdK+fXKRSyg7er/iqDdvOPA+bZXYk9qNzc1tCcp4jubqzJxiqsAzSu6lC9bd4rAVs
DdS0LlSrLjFHdjJY8fl50evE4jrZ55fXDZ2J47ZIZDYhChhsxoQ+lDFAdOB5Un2NbYjEk2Y/PytD
Moh1totdUIh6G5Xx5JKtblRxzMa2TU1zJIlSDErXyZKn+ioYpmzzRsEdRZkyqAGLZfs2g2pEEHqs
LciH50e1C7vME8IMN3CN9BEmqw0HkAEMgW1hXmyhZwBa1N7HXcQkfPRzBEhFdTeghSDCdayqj4j9
jE57VFCz8tQjGejafwI1vtsXb6WHPzzRTVpImX94ScVjghVeMYRAdHHzH7TrOIDhKys6HGc8ueBB
O9Ei4k2BCBLeCnRCD395G8XJNOas14L/JS0thFlJ+vSOJBiSqmx6Dkg5y6HNpg2hljPfH+4ybdMw
/RTXy9vNsd7BG2RUR2+yfT8eN1pfImw0UAWRWVxXmcxAHvB2AzO4csOCWdbgLWENyDxglGQZTWD7
WyuK5j1LhC23nheWSAcH6AbCrdDvwvMpokjGoPfVZ7WQzKB3+xMpYCFZJrTq63xjbj3d5wKzWVMq
sW+2e8dgE9FFhSqbZtcOurk173IJ+cuYhuw1vN5lqr6OfE16s3vW1wtFxJStCIvZbM+XjEa+uzQy
O7iJ59TgVVJcaf4Drl04rUiLYvz+3BXKPxiA+wDnMUthC+bNJRkqPZ51+bgx2wPnkyKQMIu1I0OT
12Iz2RA3gJi4Hoh8Go29u1urv0UZYxWH7J3V9aDd/7pXAFry53hgAP11ONS0x2DAeeXrKI4s1/w2
JfvRypMB/N84UuxKEoGt9gmkjOV2eR4OTqVcT+P/3X8EygseIORc1VSuJC4iWEO53cmpYvjc1JTo
MuKiM6RDniNPxr/P0iGznNLl5sCxfjnrYGCyknZf6I1QAtozPESW420qUIW1Qs/v2d8IzqXAEN+u
niTvRsME2t1Fk7g2+bZ8oLM6WaNtQxyDgqOd24rNDhvwCzJ7yleTKJ6R9EZRoqnYTZ5MiUY4f6nN
wBeF3qxZbA03XqB3hPNYkx9Qy9I/PAN9crb/aVcUu0wy56lwAYP4CK5eoEhDEzj8s4N8XghZr5C3
bpq/qCNx5gBnviS1/Za1MkONk7VExH13Jej0bVkWCdrjxNgsrC6FHvVy+uNEOqkd6VWX3tZ2NwI6
J8ObfrpbQD/yDdhx8zmM30hJynKp4eck5JJ3MrDbG/h9AgJgwmKtXF1ceTDKy255P6rEtqyovUio
plLKm6PcCtw2aNldtjpVSwn135Os+fHYqtZGcYxq+L7fDA5HaFtxypa6JgKPV91N/WvOdLPtQgZj
hENoQYuti9LDOOUtcOYBwhkxOhEfe+AdHnbtw1jxrcqzA6V6dRJpc4gjgHBjb9IxuGvYc/qAQrBi
HtUUDhPOKIhAwylQncROd/A2r9bMWKKydnUrETDU4tACBWeQQFvgIfFpf9IJV5iUtbYVARdQ+Zdo
my8Fy8tKPKI4GsqR92EBbI0+VBOLHMONDuw4/Vmy7CJ5/vzlHnAQEhGNRbNN6qxG3Km26O84H86M
Y0BnPucwsYjbSkSswhiNe3MU0OAdESaF/zZ3qyYqr0qFqytQ6zL29+2FBVkujy66VvyUZCaYCd7y
AAiRypXoCobFnZBFOXUI8yw4YuuOgTVp/yNwRDJgsSQgk6yxybhuNpUpMO8FyO9/lSDWE+Lay8ab
iHjv/RPiU58PK9LzCkEf5EXEacbQTyG8/oOdSmfakzHUoFZUdn10bqShQP5m0F2pC4c3Nhs7UVsQ
PIEF5VGJDBFTqPNCxtT9ppRjDsu0BelXootdmPg+JOhVAprR9ebwGnrN1iQFC0iUkoaijxFKtjLw
aRJtialZILHOPqSJFoBtrNBKRB8THG5A+6/5Rwok1nZRWBf5Rj5NqY7O9hTop+TkzsF5ZqSB/sCV
4hxg6WE/hL80Nbj+Sey2GoJLTIfpxvhKCjIlHb48euaYC1cOB34WvbzCT1X6YWLp9VhpI3cZ3qrW
GYNMhrMnJJZFCJGFWdw30eYTJuLqaoW81GbJnj4sMAiOA8ryrymLOEL9p7cF3FnY+5+wrv4ySoAb
R2hTl5M8oMZU4IIPYjq76MVUXToFW8oAvBMe/nPCNELibMqQaA59qxe8n4cNLOf6cMtf3tsanlJ5
qFCBK9AkibVAS6CycZVrsyZq0o1sZ/hu+E8SVgAR9wqdNlAQqLj8CNjmErAWwrgJI5URC6Moq2mp
dluNPnVU4b3e2e8tH2xfH4DVTPBoTW1O9Hrknr1TuMuH39cnM+e0boIYxgSmlUeC0CPScR6g0LXS
8SDtBH1UlovvzU8hkdcI0GP4nA79C3E1e0iEyFjclFu0wPSNCFRsmOWfKVgxnVhWSm6wgAfRsGC+
APPgT9PjpqF0ShGhRGnUqYKOHdgYtbL4eK9NuI46i+djQgWmC3wChmBsQsmCu+o2uqDF9ZOQ/v1Y
+dD/YDvnopHm+2xpzwiwH50HauREBeXa9FZe8+FqCbblFV2igZ1S3VO1lXxbKu//Np5Ecuzzw9c8
CiergZcCHNI18cY3Rk5Jn19yr0twUqg+5JPXz3qtYtQyybUJhKUHcY12e93nDrQJFxN2v/uENrBo
FJ8puN+Z2HzapP789syVqa7gDiQkcCWBZzeYeGVmw+57q38lH/zTQKJGgBhH+t0/xCtNSwJHOgOQ
Xde4lHyInyko7/bON55V+yFxKhS2PJRYAGj0aGXaboG9QQo4DILA0K7y314vhn38dGJeYiiYQhqU
u43Qmlcw3MefY9rPajaaCW4g+MN6EHDt36Saewae9R7PgSbGO5qyBw9QmNriRBYL7morM6rIG5ZI
zzPFhRi7us6YQVze4wTTb2X6tgg29XbevYG/rFpZ6sdcjBB9CVMmRF4D7Yyw4KDDWcAe0Ds5CF7U
BXh4tQIP3CW9lx/PElFSNY4BVdMM5VFHLmWlTSssjdJbZE4w4wgcSxkHmsLXkKz9snXJqIn6d/EM
FLvZp5GheG6x6v33hx9RQl8nIS1RW86+8UhzypMqeyHnyQcpy/dAcP7PvBFGA+f/YuFHNcGHMzoj
rjBYV6vHukJn6AKR7zASm4jeurt7I//STVYPIKc0zlOVR5S/w1VHmZwDhtj+cY5gmgHIXYlfu9t1
lG5QeXsWJOiP2oTzTlOZrfk3HlUEd+GwZMTBIs6PZ/MyvF/y0WOTYxdbIHLSW77H+fvFReZqZ/hi
cD1F8gYw7OIGbWiP62GfLlx7Y6hLvDBo/TLFRzdPL3GrBpg0dABNnQPpwtEQQuZmfFT6I6IFTQ5O
Mqa5WcWl4fuQojMMfPW0nHrroY72HaQzyECVFay7dlIvuXRAjO2KiVd/O2c+zSa7AQ59Sxs4ELB0
PDu2acDey8AoiDtsatVMcRhMff8o36Deg9QmeUYBrY5ce30x03ToEGH1A88271upjUKBW2rxDhMc
Wd8s9XDuSD8GpbL7fbJ4wCp46sO8nN9lpQd9fJrhFrTm8XgIdPTxbJdPI+Gp701NYewzbqMyMZ9E
1atRIH7YVmPyoD8/2D2L5rpVfP1HPzoIN0lIk1/deX61aXLNLc/65uGj24Z5IoDjqbzlaHPaYNql
AwHRFbY+vuKbGnXc2184/nJesBPdV+9Wtun+rGMlMknQF85Owm0iK+ouUq2YPHTUIC1bgDqCH6Op
OEliwFGd77o8sHufJjJRohOnrPQx1gX9B41n3TWnEBaXltmwBuZFBapuY9dgsmXRPYFUwmLXobgT
7N+agHZ1b63FTtUWiOmfDD3liUHFddgGJ/QwBOlXj8ZlPCqIFgeiiIHc6XKc1FbG6/ppp0lSAHFC
R52VX1vYhKWXOwpjc0Xmrk6jhVDizRhtRSlNs4R5oOhgp05l4QvP0Gu47l6effOckOWL3kCB0jjv
R2/zR4ugnRDEhkYo4LjciWC/Log8oXtHuVMRSQDmmp7cWxSAbnJ6cJLYzygMQIUAFVk/kmfmpcUm
DiFvPwsLwiKPC7qY8cNxpgvatAqzja+yOYiDJgKlSotD4/50pComcyw74boggra3W7zcYRLxUkWj
48TE9jxBNKHNnazHC2GCRSax+nOGKxdkW1V/v1GjUHvFyuSCBjspXBhmyVpPXTjdG0eOHbJJ+Rdu
mGwwEeRTEW5LhDRL9XJeVKTRDmGYdX8rco8xyq4JDao7XAcgKMnTS/66dbALRGAP1q75AZNM2u5n
RYc/Uhj6/co/yA7rxRltR9LKOx+kILSd01Lm3VRX/qcnsglgFbd3y51K9Zb4nMEb7ngzzO9K3Med
3qGFShGOBkJY4+G56La8Ufk9e+6tcRB+fYhnxLnS5wyFNAeISq1GJF08EGHbhGu7/Kvl++ky8vO2
UwY/Zy3ui+wc+oEChjSeG5qi1/6s3xf1wuBlm3OgbVAfe2lvX/NnlTk0pd0iJ8aAI3AA185I43pd
rgVetqcCMeP6Ega2048qmD7NDz907NFsO1TY3tF8kxHuLV6g6lVImEpFIXjGlMZrqNr+WUh41fXy
BLv3Xq+gekp3oRvp2oPmbFKQyhT1LDzZPE9MWiyaIqwSP89VMtrfbVrGykXdzJMTRsFtDELJFCgQ
rz03TaK/YQuRjzW1pi6JH6ETX09cS5wqlWBSxacVdWviOMn+shxRuywNnN2bgUt5wPKo5AVbS1iN
xxIRNAzu7++uO4MsivB3pwRzfi7iIGpbZw0enEyEY85kA26sUQQYGg6S2r5tmWx2aBwt2ahGGNiX
fNjJxY6bU9Ol6YLOjM2u8V3pgvPjzMqhST7FwaQ3Vem3ci4NnDL0BF0XECwb04EGnKBcChUbU9EI
HZmzhNWBCn3T6cSLky7bGIddaK/+Ml7fKmlyI0YGeWeR9u98pQ2ChfDsp9AF7f+qzR0ZslNOLTxL
ChjaR4Aq10zxSlak0I+gp/yQwDH0H1I5ouSQvfPwcIP9zflK5prc8xpAGv5Ig/WbHY7nudRggBSZ
YxB+K8urHcohksflmc6KDorI9GFzzC6PhCeRRZfwncrhY+R6nB97ordj/C/yOHDk9M+iwi3+QjNW
XTrOXVAyxFrKLypbCi5gVSWzQ2mcNdeztHjGcFw+PvoSbKbbPvv36MHMi2flLO78AYa7gN4ZmKe3
rMXecqLDbrAeEWZ5ujlGwC1eGr84rbbC56GD1aF9iSw88Yr7hIjR2LBM5CqHxeGcbKXM7ZZNItTI
1ApVE9/PF/H38mCWfezHN35rBrDIFvXobYu8JO6FCQOdyklmUBQ/xoCPiMCDDYzTCc/MTAhpTWkK
XI2pq5wDRofXx+er4xU18E7CIzsqGCUxm2LoMw6jySWHsI6zVfCWzdcR79ypb/L3HGViHbFJr7D4
QKfKqgVhuwxrimWevLyk5GGSY5OehhID+cva0sLC63QzHmZcgaXeL5Kxs6vAwoIowAWqwUrF3nN6
qrHOts6Y86YDTEJqEwkiNo2Luej0cwTLEzHw3KDBrAJDKmjWPtU0hDsabIVFxtMnG8ZGqVDUsGu0
mxivJiBkOWafPoWnjD2FX66B/HDoJJQE8RFQvFJ/OSZ2Y5HRAhni636mlpI2i8nGbHXZPO4njJ1X
waIV97X0thqgfvfHaMy/PIMNb4wB/U/oqPhQCVZ7KlgPdUFumMMrwFeNkIcmBI+9kXjxnMGUlAjk
2re8iZAC1ZM/Mly7jGGwH4O46858GUY6G0dpaVM1JcnZFyhqnHOBKP3VOpp0KD9SwqX5vfyPAPlm
DO0cOz6DiqgLLSUsKhbVDe9SE2jZLQWZL2PQcCiuodBtoC1hQJqy3d5PBKhd51H3E1vTPtBelfDP
RSQ029z/vJtwueW4JAFMNV0pmMV0KJ2M2VIrb0w2LeJ/s5AdREY6m2aGxGPaWWWlz9JO58a5mmQw
3wx7a1KKkloAl9Pp/hPSJyLOEcRBs7hZDIX3S8oA2iNwVt/nRQeYCt5aPA4NcSDYievj/VCsyimJ
pRE9fyrdpzQNFB440AV3QHzJxyXRANhNuYa4X6ybZ/uRhf1k44KpxNTCVib3kDll6a1YrmDDofW+
t5gW9ANp7niYRNr2aCmjlKK1QXeonjFdDEZZu06JoPjRXe6M14w4EEKOxRPQk/qc6ARp97MiUcHw
ZoRGivZOJ9E5RgykcxVk81YVV1Mmhg+5Cswl/biG3fGCeLLTqgAmVRqdCGlOIctOoLuMTDfyo4Ol
UCCZQE4+hwi9onUtie4sYrFmlL9MaMoI3TsBYqn7pPR8whOTv31G3DlvUMsmDhhO25z5fjX6VLBV
SOzm4pmuAUFmpCxrRBYs3OjlHGz9Z0N5r5KECbhHj6PtX4+wgbyt22KauU50FVY6ZJUpWmzjLj0z
IONy9VNdpcT1XZLIkym2HzshhmiUclkmE9AEvDZpVkwOx/N+qZw9nteuijsIbiIQnJJqV2NyZRM8
ugHwUafX5BgsDJXZG+TcVBs+oLd5s1UOuyn4ORMXxH0kPj9BMGnLnICTSKWwAHDPNmi9GpKfGOc8
1FKYRiCHqihMwxW2Bi8oJTdXYlcTIeP6vI8gugmiURc01shV11prYpdJwZAoYnUynHy3mZl6O3qH
JXcaIqVzSzJh65PiD4gK3CEpRQzXD2jLC1+M1j+gMepeDdeU1eMLrXkfZNsDzHAm3mstwQAklawh
OayesLlVFJebX11ajJ4E+YdJZnEai3s4LyAaBF9o/Bl+tGJnEbx+JUbuFb/x0MnbPSSjLmVfOBuy
SfBSThZEAJCbrb5dv2S4eyE/gGcEP8CV1MPYK0yDRTPgvgeMlQ6jo7YTK/olpC0+fdEahGBCapdR
unQ2RAAWNRa1Dbop4orDol7HQNxQbGozkHNuI/klHbOKQWbN0JWwqqq7II0eDy8eJnYfZEFGlpHW
sUpTNxa1UBDMvKG/bbK5CflPaPIQTqmpHE8hnItIJwlixppjT5Iq04XiRXT09jwZcmKkzsrgJQtb
iouy77VuZJbFylGoUUx32P6xUuSQgyTPm18ZMr3MYvRw/zSrwS9L+5vEr/aav6ZwAzQg6fhfvNoD
N7cd7nyA+8LepDwetbv43TGTcAPA3KJ1lY/UNNAsJoLmkkXv7O35A94Jf93K7rNxyQW+p2kGu1ud
hmTgjTF6UkhxlHkXIuz7B4HaPM+dQXZq1n3CB7t8syG9UDO4P73qJkpSQTtMPXrOwxNWHZHJF8hp
JTy+xvpotJ0cRVHsT+8PMLH2KXODGHFIPZtrU8v0TTzv+ZbisL7dPuGHDGsN6sZQ7Sxe/QmEVZbk
LWhlXYdmMc8Dt+wY3Tp+1aZb4KNyG8o0W2GqizPUjzyl+dLd0g77rEpuA6n1SR7+F2jTG9HOG5sE
cj/RqFjGjqurNp1UYraVDJ8UbDCkDHtutZO6srTUeVll1d3W/aEes/abNF2jGjk5E4sarFqbggZf
IKU9V8rBeAnDH7MgYAx+JggMvY9FG7ID5Eb9+XZrb28RuTQgoHUU4Nea18Oq2dpYoRITfwOxjFQ7
bTEUDqB7CNvqkcuunP0W9eD73iRGBNVPmatF7l4M6uJj2+PCMlZZBOtAnkTY4LnahjAo0p00AGbF
J2LV+Gn2gue/5Yvv0dTjtT9gbBUG6+cwz79LfYv2gmy2BZm59k7YFuuaMrxCx/7iU/rShO89qpgj
EvLJBxXVx4QAHwUizS9Clanquz9enBllwEFBzpgdesj4tu+cT3wV9Xp3obvJIJDUd+1hOv4w6MCP
8P4ZixDFf7drA8mktmwmm4kq0Ll9XxpWfteCeqBMKo4FVzxKLMGeKl3dlvebyHSsum6hUYLjJp86
ynbGWtfiMgGBLNu+FbOYMRrOxrwOhcDg0KjYN3Js3B2hBgMAXAXawKYU/g1he984a8gFVuaFGwB8
Fz30dv2RyAikwcAIU4rvn4wkUeuK+mtpIUrxPWWzoTRN0knWdoJ3HGzgc1I68DovbvXznvfKxaZ/
2SC1XoYkMveXnYqylDK2jjG2juhN54gM37wJObotDySPVuQGCoc1xs7S5GHfj9PybGaLi8R7RXGJ
lMzgkL9XT3U41u8IWMz5JtxZU5/AnoC3rWuBM6DUBpD8EUHJWIdSP/E2wZPFlBTGvwwJHXwmmiEH
0CPLrUL2fHtgli+hwnr/3sngUni8ZaeY717t/gFYQoSkuP0GaJCP4T16d0T6mEMAHUGledcSHetk
PQjwC9t57L3X3HGQoy8Wh66yOMKgG/j0ZPp43wvI5V5TzsXhDxPyYskEHymN48oosx0xxYsTIOyq
1o7Q4oVsRuvblbtZqGbLaMPnYh9Uv52u5r6U3ZTIxgutBYAxJlE9cRUWY+0VTwvO/EyK1Q5sNKCf
TTHrSJdHrPyjVl8wrLIpCbHsEv2YmkE7gu75kDgqdiX/YHV9Ukzj8dUNPBwOXpV6qcTuO6np6a1Z
HYX0QCP1Eeyl9eWUXtqnczxC2snxMsEHCEzG9sGVvnjmlyVALiBZb/gxf62YSkCeTiQ6XaghxGhH
CLDFy35xwMUbLyCdMpfELVucUXjYBlVdoppOVFB5ZoeRTpXz9Ws2aq6gEf9/hgk3QzzADPLoFKbA
kW5Cm1O41X8QdIyRsGkIokc+jWwPy6xUpJZfVf7ZF4q8T/oFcnFVAXId1RAoqD5gsi/2mu7BRPxT
tUL8IqZopgFK57wiEPRUo7CLufwuv65reEduTCiL0fXqLsbzX46nR1kQGti4umSbGNzLgesyvCin
rA4lyhRmaKlEe5LCxut4LSiB8P6aQp2ccwodCwtfOkOZo7Uc0Vfl/sMGYuMMAJ4rTj8IQwjQQAn6
ozuC/gVuZ4f3//My8DheC5KE0iro/gH82CPGodnDe4fiGM3XapCoyfqeC3l740Tsdsb26JROqC6i
c4IUdTmD1iok2D6rTzKOtEkX37zIc2j/CtsNrwKgYejrJgleG6wJ1DJpbXQ3iXXOjKag1pWaEht1
ufF9qp4vVWWpHxXeqVytHsMOoyvM3Lv8choC6EVvj+SGfE/XMHWtJg3sXXLIw1trYAieO+eXx49H
0jMAHpkoyy0B/znB93yQlmU/mKU2BAxTCu5XlafpmDLhDJhDttQxpS6IGdo6Y7W2xaIT5ayIhSwA
HNObn3gejrpU3x3TjXV6xGTcmZM0ZoVy/8gABFIOCeL69C2Xyrm4On5vU0Dca9Of61rKLy8HC1AR
eLD+35rFOQe5my5I1H7LRzsOGFoWHU37MdxGUo1nrQxUYt3rdIIe5gd8El/rMBLC0BhoGhpvueBI
ruQvB0HTVpDE71BzrzpZWZjhXJ17WOQjJBMh7IGJjln832mrkxutsFUU/3wCEiRadhRJFWyOQoAn
5dEVf08ZU6Pj8UgwbSZD+RHVfNFlRaFlMbmToJ6APkW01e56argsPkkdpYA4S050TZ/i4R/mIC4b
HNvNXfL3+qculkl0go7wqIjpWN+GFlBpM5l/cYy95crWtQjC2tEvO/D1wnHRfhuq7/iN8N6O0Fam
dFH2Z1nzgs8RAQ6laBxBoBPUEbW/j+NjRdm1sE7SLJw3jPFbcTavbM8t+SF5PlHmj0JWvi6/lttW
kjvv3k5ZbcIUbEtu1tTJMDpEU2u4MyLbWTexdIWaXW0EsS+brKDHW5bRJUp0INfnQn2ZQNbZXpLu
+727F1G8dpIwhZCPbZpBuhPc9IvPx8bMU4AfGEUQvSsPEU23yw4asLfsc3yVQoYsHRuozsPq9mVo
LDf4nejXl0Ibi0KGg8X4o9kOFaUPyUHv9ly6ODegOabqSDj+rlSDMmQR16+Ms9hx5BI3rKdnXW9E
UzCWhUQPc3RDUSih/Xmzmegtp3k82en8YSZtBKzpWxW4Z5CqTJIwfbs+4PzYhlJeXKS9pI26rjTE
nhEqopv0hg4ED1UGQwQEdKqWKxXL5iiQMC1m8YjGHR1gfBI1cMWzPWED3kWtUZ2N0aFyJ3BCbD6h
5k0t/MrKAHZwufWpLBd44Ed2rL/Hxi8gcUc/w9KgJcpYWTekXS5oE2wYOIu2hojGD6s2EZ7uC9Lz
eGwBHo2VCVfuCIkurpy77PoM+cpIz6Qvu3OEg/w3TIMmdUcW+tvBDOnPHroyQ8d0VoEcgrb/rvNA
DBpM6uBjbGCyyN3xTr/OY1vQ/zILspnm2caz1pPRI18X5D09QdID5W3XMrXP9l7BIjaDXEGz8EG3
EwJX53SLocubvfYbqHmAQ4kNvhDtXyJGmFoA8HpPW0ml63//rV+dZv+F816wrWuoUgg8Wa752H+b
qIYWfOyaKrD9Zd/5tIQuaBsX7q7f87luFObzHKEjVNtQ7A9Q8QNx5ACQeC6D3E8AR/mJ+T5gCrK6
RwiPeU4JbPN3cwjWTrTzgigu4lXRezhfsH0ivlo8E4+WYDL2n4Kf76l4cSyQFJ9vuNCnk2Z0Gcsk
mK5WiSjSA2VN3kgMWUh8QhuBLyHSM/Y2Huq7zlHP3HIjsxIx5SBqUP0M1+smgnOJdiSJ/i21VHJU
q2WDMatSpmmdLYIZqGe89jmk7xjIckfsrkG976iGBmsHQZJ8XIRSU7oyDYVU4dtTwCm9fjytEM1G
9dI/yPkXUfTMIxQ3eJkpr4iT5O/BTiOyQN2Grw3H3GRrSuLWb2sNPOEsd9G8Y5CAHKL+NJGATdzX
+luG2fwswYoYk8cyGPJ3Enpiqni+7LK5YYnK3Xt2hcDK6vd/l9mdziSkazFTk9z021u+avjwGDNf
U0YoqwOqs73i+fDy0IolwpwWVR5FLk4fN2taR3w3oMm3ytGbIKX6Ly+ooMKXc2GaUEiF3u/O56RL
C79AXVFLpvrHPBE66iR8BHa1wjH5yX41uNVdE+1uMiAMQU4dUYt7cpH8nvLA7iTAH2b5CmpuDepB
cqwoBWa96010NUkFXU3z/LydbDD+eSipS9ZSIOlJpaEY+O5CdwKIJSD8Mw+haWbcgo/UceKyReTA
earbferxwQlgq22OOUIzTMnsylw88eseEPtZFcuLenvcVNmiS5VqOwyAY76Ql5RlTypWP+qz34ng
6eWkeGX5ROwNz7GPkcg9iYJAxsy8FHq/kWvo2OCTkd9PqcNGwQcrDfoniIdJE7NDNVevH0VOK9Eh
ZWCdQ6+aY5nZnvBGAxq0AJHHMfJ48WpG86rwaNUsWbricS4ZMfrzEEoYFe/WjUhyeEoSbqs/ece2
/Chj9OKgjqIaYt3S5MkeRcs04uHthhtjxv8NlJLS/UDYKgWU3UguFqi8QsoWhV1rVSHUfR7LDEcu
IB1f0hCCSHaAD8GffHQMSeVmOTMSPvyzb9J4LSC1mqpMRUmuGuPuQqnFiUZe6+gpBQRLjdhEnmIE
yIKULynMm409/VhTMbtNhhnHuKUry5sXOo55JRZQ0Lxwfg3/EwFOFv7ovebywaHJ9oe7NaHL8Su0
YS0yhg8NuMGXJkumY0MkpmWQbR+TKz9xAE4KzuHA/RKUlqpKjQmyc46/mz7YL7O+VbZO/G8wRtmQ
ZfX8oFp0wznhjBFz1URY50B60L7OowmJdftvpEcqU3V37RoTalQvabceXYqf8q2OPsj9McSq3X76
2COLZLS++HY2RwjRFoodxJsEuO+aA8lDhz1/tzuxHCV5ZLtJkheS81KpFZXj49J9d5Edor1v3ds+
ZIzRE4AiU2Hj1Ql8EyyKYwiblWSsWyh9scWiddVejNlugBx+x1QjyEHpCBgXKf47RUphfiV151QO
v3vc8jg3tmwgyuAP1H951ju0ZFSNP7Xcl+ElQnE2hd7HFzwuFAQb52wgRYaDI4+GThVVdF76qc5r
g7SR+W5spj7XEiGRh6Dodd1tIiIaPZNnbJqSMTbFQbMtyQYZ+aXLcq9p0GRiip8EoY0zmyIqJD51
6MQBsvrhiGGoE4dDOhR/QH9DBvMLr5rGgMsdOZyj9c819gvKwrQjbhOrbbneV0xkRu/THtA4kJ81
F5/62yxYfijcL0AooZn16iA54VPqskM8Bx/152RFRdUE1WsEAxliDmgNJ778LQWl5Hw6Yu7yxKMQ
XXXXjzkOz+vh4uSC3IisU/d1YDBQNaXPHHaB3A1z51jAYIs452THnsjZXGZU+GPtdXFIAnhXC58K
VPsF52R+PE1LfnrErTPYt8kM+Mh0tJi6SmaKlfmoiA3rhSCw8fQA7Gd9vNCzc7QpXXmHWpTGWn9b
2R8uuFfyd6i8o3q3GhgFV9gC5AhMaFR0dddOYDyOM89r+jk4fJc8XOFlqYBeqXTVl2SNae9cyilF
nqVSGSjLJOoyvpciHgIMB/eDXe9DI4Yd3Y/81AsaPsY1DyI+W9PHsZJe+9Wo/QlmPiyrYw+Y2C33
9/F779n4+O4TaW2I3Kg9OOBwDF0sxBRA01KIfGOzX4JUQfIGrqslOXcI/kuZtLjUy9AZtUn+lEbJ
zViESFy46JZ31nxEshzK5Cx0lWtWi+kaEE9DJdIYaU8Cy4frY4y8TQi4DKTZZPYYTWZ2ZqJVjsVr
DLtnw9TUhoaKosZXp0Wu1fmLNrIIqM8ClHcT++m99yGG+Z7wP1PD9xydQHG6WLFcq1deAS4oYUq+
9L3Y70pyWcLxLS0vT7sk9Sgwksl+sYE4j0dax/Z1rR+yxRHZbu0UF9874QHxxChw97hPp22GtQ4P
5NjvmOF9JgfXG4J4YpGmif1dfJDYJ+QNG1aGZuKnFH9mXrC7Bdojko7SEAu93kf7psEGDN0sAV07
GuiyStHX93NKPpNOMn+YIl1MppxdtWaW1Mvii2W+RoKB7onkDtXDYhVcJAwUG1kie049mH2b+gpT
YYxHo3OoVXvyE1kw8GsV4A/bMhJUcEMs2ocP5DmzPaad8GdymIGcd4cHE47O24UYp448oBRdI+Ww
5wk50ADg7/hhie40Vq16pUT4YqANOysH66Nl2Gsp/dmNviyqlMvzpVCg/BqFGdQarS5k9Mt1nl+T
foxUF66jzf8QWmgP+u2yDf2TmfE7YWsFh5H7bT9TGr4rOOj6NUTkfESa1ASf8/ylxIHIUUco+bQS
4FxaCjiWhf1uv/2xt9A541uw+KSS8PaD6AyhIsOjkaD1foMq/5GCr8xCx0o6PMeTHzKN7j9CVmQI
gF1yQHidVnEnZlhi/W0t1U4KIXrzDksGHGO6RRdnAiwWgG5eKC1rNg1lOu5zjYqYeWOxc/sp8J+o
Ot4145hN4PuObERm6PeZAXKYCmuEH+BYxggfPT4uhtLeU+Bj8yC/wR23+5lKeZDH1O31m3kYSWOz
N2j47cRKdD/t3NU4afs8xr0ih402eeqO8rFQIFE+p9LzjPzP/LQdRRSAZuAthcZ/Dd5I6v3EziAk
pcYsWxfrbMl0oK0iE38PekvtNfhINytpJ1vsNbPt8aANHXG2dTSEvqy9bYQ7zn5qbT9AiwmfDq7h
OENsaxgklc+nXYWUa45NIjfFUv43vpIyBJFqUiSj73yjYjDU2s1Xq/TETVIJ0um1frVae/tKZs5+
IRoBfcEjMTpG0uR3UAEh3EkfyCioinV9Bo4ehiAYoHITqLD0/vo8TOZuWU5Ed+zbAtTRp088ZhV4
gepjVRvrCkDkS0tY9Lanytgb2rrvRMJ22eZlmgX3KPmHr6oJWsfZRi6642giJdVmOiPtc4CF8ebJ
4eTYSkx/Ykgs00X3jNfYVexQqQI4p9dc8UB+vHFvBNTZdUY/+B12ihrgtP2PMF0/uoBSnn2+2vER
T7Z2x17NqjFPtVG+uO28rkCD3PDAv9iXvxmuuAfsumpB6PfhCjH50+sjggGdmjwEF+olx/+H5aQV
LMAJ/s9DUG6O5cZsTlxGEqwFxode7KSI8ntkBwJ/b0JY+CxdDUt1VaoaeuwHP8I4kNrZU4q8ghpf
CYjrHDRyOVNyZn2NqgyGVSuOcHDG2QlYM9E5Ed0KTLTrVOGEAVXFOgb4iAK3oKcdriS0O8zRKXP0
Elp2cytKW2cD8STQp25oSyTbTYWTbxKOwYsX95zT8kNxM2UdWqImUHMi9ucCXXbFsAdygHVJKde3
xy8caPZvhA+yNsvnhiw9Zq+QmWuLW7QsqPX58DlAFcKY3qYpwQlMj47Xw6pmeSkoCrdbnktN0PbQ
NONotLsDoHocSSNPSBfRSktW0fTFS/Th5qXYO4p9Cqpy+tUqhF+gbe1bDwG1FArAueLLYQ9P3Kih
0k1ecEZVOdxX1ZE1uBGLV+EniCvW9wdN60CAEESVic+ugI14ymAxV369/DeH8ZdHiWeuOHckikDz
tWBPWr6ANL7IiWmuA4EKwV2r3r08I8emRk/7gD4KUruvWkcSY3DdrBPHzLDi6REx9+t0erEvrTCt
TuxlFRlaqwzwMugtC0M6UkJrpiISexdpPkQTRXntrXoii77G4isp9NFtTVzm3OZkL9wQX+gpK/BB
KYDRRESW77G0qOWGALsadN0YUJETr0AT+Pxxu4BmmyXR5hzp8lAcjfw60iDXbr4aDWkLHcjBHnav
WRsgRqquPrg+Gj7sX1KIjcnu0poigJEDRxL3T3C6QJ5ptDnC1wseEu7UMFHznRkk1Q4Psfj4y246
Prno4NZKD1D3cIbWk2fPVCIngwCwmPxdQMeTMYa1gB9FFlxrv1CHILyJFp6ukVTR+/hVBHk72Gmu
mfeECX5xU1WfUeudzmWYqNUlBonmyhuWHcAMbtIJYXAK1/9C1cnMaNOlTwA7wRJYrlE1ol4nyrBK
9fYQegBjpnTeQAtnYM2lG0NjhLqI+dsWuSkJZ9J6mG7sMEA8PMLbYSoBZCUBTPSHn+ZLhmssslX7
lQM8bnA5TzIJ3J2O6AGV2bd19aYCOeSvGasKpPF/kS+FO5CCeZWax/l+hliCG6pk5Tr2zakPSOG6
nFiTxWLbvGd8yFpOmUDnplxTLeeEqJxuSIx6qwBHTVaeslGFyH4du2Z0xj7jUH40j+d7cQJsfmvB
lZyNp1pmiBqHSXyQiu7++krpNCAL/IQ2MA2Om1s/Ua3X332SCtYGcNO3bBEDiGwl7JYfJBER0v7W
/n/8MAEdF0JIKIv9/cS6I9F4XSSRClwoNyM58hcM364wEvxYP36mkdYq2KSXZGUiVYJZt5IdADWJ
68NKwtXuTdYu8XvesUygVN4d+UiD+8pSHj2Qm0vqM/ib7jKC5Dq8rcSiiK9+Es4p4KJr2YBLTtIY
6mWi8epdFAt2sRucpkxsuZyKOWsfagaVaHvcgDZMqqzUDWm13oVzHYNXuh8QwBhU3oEetssfmfc8
dDEZZWK61Hvi2v0Zad614wnqgekhZ1gc8qquU7S0kWZI8PZgCdyWXgciV3whgo6JYp5Xkygp3r+L
wTJFjRaNK0Ug7Yrnf8/d5nPWekUgdGMG+8axI1v5xLcKyRIETPDAug5N4Kno2DqEdP158VH42t+r
kzcXHWZRaeti71FgeKipcBcJ6z/Tp8gCLXwq4zf6d0Z8KJGraQL22YdsjK8phamy4nESTO9cwuI3
rKVbK/+OFscnYiDhEKQSPnLUH/LmrscBey5m53KwTygZmztFXgYLKg5kd5tBOf9ONGpeVZhBeOmB
nWzTJYNPDOZe5WfywliXsWG96t5bHhPDG/bvJ4XXW3to5HW+bhAXZhGt+l7UoSev76qnh88gHOhs
QdSu9qLHhz6K2EXPnW9hsITkvj8VDnimk547M35LC4np20Tju+wOXpzOPjrVZYwYpl7itXwph4Qr
OXQKO1ZfHMQRpUWFFgFWeM/yF+4r7+X/Kxh5aUKvDHRORETyyNa3M2C5mRnMt3JE7FQzmwGw75+z
hy0n2SwBSPbxlLY5F265rwYo7KFJNWMwxtPVmQ7ipi2sVSHbtjTEeXjBX/lRqIOk6NXfT9E4AiXp
NkDuP+rjG0erk/ZBxxP3xJC4oEd2rgCxGQhCQxn/13SYcCeVcydZ5RHqz8Om0BehPkXcSOenHYHH
ChZD7h2u+gewZbQ+WrpA0WpkT86cPCEBYowZdhIwciWTHDhb8JYubZAyoy7ayBVI5X9/UtaddtU4
DnFpN1hZgV8zYU4fszaWg3vXpjbkJ4/KEacpxFRbd1YSlSiNfzfl7k/fsnagiB/eIeeTMZAFkbU0
OTn/U86dIZpQaTutVMl1ttsVykF6f/tDfst83b5T3mtUdHnJBSDG0f4fiR9mmjlxT3bpRXEACMO7
+2WYrwXZmw+TACfm0K9Mt9EvubuSoL16+RBVgFTDvOlJR1mrwvASh9AvWVzEnPRpmCZP5FqX5CUp
0dApKYwN/dr6kYy+YaoTxrLYkl45xGB8jL4GsHYGeqkLwNKIVifz1p3auS/zDpzIEGKt/ito0C8a
epd+zBBooZ/VFr50c6/GUOUT8r+4deDpI9WjSnBl2a8dpd2PyIkEaxoM4nZPqbN2/R5Zn9ou2NiO
VcQgZ9BP3GCKPhAbJD13itk7TbLiNQ9MUCNXm/9NQZog0fDKaBGJNysc+Pcm6otrGuqpsIBFNBD6
lK7g3Se+dbxshakz6+ZcROH7ivLfdws1qbLG+q9WMHSJJN0pZRNr+g5FrNiBUuDzmG9Sjwg9wUhI
oRFEpJFPC7vKfJ2t02caBZCpcyeaCsfJgrELVLGBLex8aB/1ojajfa4h9LGtXvxp1ljP0ZDkOrHt
ughC7HLdZp71QnEgJbCDFTVOEW6fZYsvr2XwMf3zGQOfUZjUOUDXPs55kngkn5gI8JuPGhV+FHRd
7FyaB6z7LQjnbTYHTa4FpJU9CGv3nCjVmLWWVPBCKld5+vvaSkMSj1yQN29T49CJ4LPmoMZcZ5NM
pV61agra3zBLNOHD79HERsYB6HO2DyPKROzxW7nXvXljlO/Iiv+VKuqnK7EFPcf9MPN0BUsEmScy
UC52NInjfZsNHGeLFjMqF+CqL9qxX1DsxMOyxkNTwlHl+P3Z/m+YWcFEtgjRiD4LhLi6lv5pmXSK
htdYIN6GBc8UTbQyr8LzyIpubl2fTy52YOg4AUSSKZ91jX1cOfMZDnBioHY0DVzgvGWOss/RCaa2
W3oNtOuNbCvDCvL4RscyNz1iKKDUDnt54CXOM9Uq4vM3pVZoJIg3M0zm2hg6VL960GpjWHcLDC5H
5Q5UMicCuvrhT5Zq0eN3g4pGINk+3gUtR8D7IedArcu6KrqLPWKg377f2gd1ibzNeFtVa0oTR6TE
UjiIzkJ5QSSBwlO8NzzxjJcZqhH67WE+lIbYkmYc9667ewSUBeHyF2m2773VYmJ77njpdPUhHrtS
k98bLBJKn1A6M/lD3lB2Fv9oziNer4C+q6e778jSXFtUQsFY9Nm66Kowr9YBkT6nK4ffWpFHWYc7
8AiyHpah7wOV/mbVXRxzbySPxvQ63aAD76QvSVEomvEGux9t4iHPuvuiddO2yCyArbkj8Jrd04Tw
5QzJtWYJxpmRDIWUD+22+P2l9cjQU1jYD7LgCYgsIYmuXExKvG8yBbvBrp7PkGJjcbz+NvKMe2oM
MhvyW4mOya/jNGjPk4BbCAA3iLoxLY6XogN3C4OadCczEF7mpiq55mYp/PQ6yZ7OfToxJvGaExCc
OzYQz5WB9YKuqtGtXLeja13EeYuuGVm9mq1VHBPDyNuYl99jXr5CGNIO7y91JmiRtAI2WtdrtJnN
OsrWw7ZumrMPcly84qj9UhcORgLGzYjWbjTOcRl/CW2GtE1G4dDsIe/u2lNmlyoehs9emfF2tEgV
M3vEPrwEiV4mDQFcFzWKsDinlmGAaCNP4fk9HsyZOoP1+bBUDkWuOTFVfnGiZXTZrhp3U/h46KQo
Amtz9eH58vc1B5PJO5gndGLHWGIEJrwE361hlmJBcoQGMIQxq+EMKkmPZpw+OHB0cK0shq+7mnF2
r9BPiGy2JW+Y3P3bwnzNuXfjzpyITW80Davk2cz2ELDC2sXYSDWqJ9IfOFbXv40uh6pfDwltSen7
hI+AvEkdDGpTXcxgqTd3UQoAUP05Goz/ohfNuMR13NCv1rEt7qAcv/wtaZmM3Ma01gMUsd172Vte
ywbHmCoutBe+3SwPAfzEnTyHqLXTs4fpdfD6DJ7eQg/vl5t9NQ5H1zX+I/4j23QDYzyjVJth0ynC
z4T1CYxHf8VuqzsLi+pBPlX+slPPe4dNPEy4VqU796ufL2UedAs0ZqPT/Dd62/KayzUyZifLY0V4
TX2dF4hNGIwNZyfoPetEmnd+vX4BfVbxAsPj8LN3EuRywwcwC6up5bXVkd7JUkRf8Brpp3Yb0FTh
F5+kfAqm0Bion0xmOitdRn7bVInh4xwDy0ICcJHRvqAUWb+2NTTkORcr5nMseKFxaUT3GBeAh2iP
Rp+2pkIcsKUs4cUDhttHeARf9oOKwZWs293qurQgQlq32HTid49sn9LalxMrtXXbf9lbgyZRplb1
KCfEaqmSbO/0gedAQG/cMbX8N6ZkQSvmDX97VBrcMPZP4dyHjLiltmqyUv2L9eKnlugEdWgOC/1m
ixQxSsOUnHh95Augtn3Hmylm4z7q68Lq7KWAWwX9Vm3GXDIP3ULu4J1V5FVsEsQ8IzLDMwqJj7pz
I+h+TXNLVxas1RUHSHTiLWMhXUIBpRuFr6PCXuzlhkTBs9coINMYiTnai0OQy/QWd+OnB6Q3NZQ0
RKObKPUJZQreF+qVko7oUxrGZ4Mo0tuGdoaMS5Cp16nPp6m7bJvH4Qhdvrfq6HNu3bsnLjdJdAYm
W5G2S1qEjgzOsK3hHHXd96+6mi+oDIsMTa6OyOzocafybXECy81ahfNOS7kSPZRrds3WoG7f90M8
T+1RidBjI2mlVTqvMfvkZxG5TI7i9bLGsw+wnSdHA6fPz7a2GTiE/BVUXddteGwrD197b5xAyeBK
hHhysi89bIjP3UUQZeMGmdOccywHhquTqfmZS25zaiDsasyqNgGcRD+d8IDh0fyUEB5s+R4G82pj
m9twDiqVp7PAsdfULrRv6nukUV4rTgbqh8DJ1vC1itqfphwM3c11QFXlxSSfxNEYnc5Dn4Hmj+6x
XXQWPhdZe7csmgjgX1R/kkbWQsqhMy6xFG8bvkyhea/Gej+FHaYHKer28mAXITyemkeiBuHgiVSq
IA3dCMXRrnmrgNx2niLJL/r+DNosPN/KE4bjIyEaKBD2Ldr2k/Eyl7mnNRnoqcYdzZHjsxzCkE5X
kt2xSssf+LyrrJRI8acS1Hnh5QcG9i4RTrhk6Vzown0SkI+dv4qeeXBNsjQPym5MV/4nY0XK6Sl/
124nI4l0ZERlkBnSkAUoW2MagdZge5JJUWdnOXq3yPITILpWveDbLQIkOTPfe3E777+IxDLc4zZg
OM7HHEHWesCj1bw0EjGBHhbHVtIrLjKc1aAjVSDtxLZTwfLTCgG8SjrFOyZe+LAP/hD5Y6pbrZmI
yhm1oMfzYhBD46bEkeb+/+ERHBegL6vh7O/ZMi1Nw26T7A2KudDsPJTm0c+JT8gTc8Xu3yObVzTp
xohZsAkihx1dJThwFfBXghawdPuvh8ffwOWNMErXx0tBqBLcKRJSkMmQynIFD4LYpnt2yAnjligS
GV1ksLt3sOTY7y1oYDxFWkCqXrN04K4CiT7VPX2baBATPZ6nKonwxD11srI6+JrYMt1WFWyYRt2z
C2Lhwp0qkB3XYeZj6IRqgkfRy9nHbf4huyBid67oPWF4RdvM51wxvd62M+FBOUlWUUyeK/zVQPGs
tCO44FgZt9NGUlBnH0C2YNp0PTRawmKzvypz4+sHTFol6LkxjRZeBWQIC2rCNOJvwCO2JnXMNs+e
iAjCJ2HgaXFzGO0ZfW2T6b0Jc7bKF0NXgM9PMRxgYiSrninS+tKSYyrQJ5iVD6MMEsNLbVeRqG3x
+qEJhedFqP+dFuq61RwbcgRmVmbhSnPgK3Ew+9CjB/0MsRlaSX/ohV2NJT3AUUsRpU0sRKiXRxUl
ramtisGwZlzGpovWkx46c18pM+4a3XTYiLAz0y6vyciacjtRC7wv2Qt+ew9kB4wAg5oys8QZRTVS
6uIu3ggkq/CSyrWiYp9pk3YfjnFCHhCglwWYA/3ivoKMEUv2TosuqlKw7f4as+d3aev7mZZQ5sEE
MSf+0uDfNKngjO+qrrXQp4psgCZxR+ey/jNW6Pd3GeB2/ojvpJN//6+ZRxAsZzhalZbxqOlnRiaT
+T0X0GPf1MD+jIBFZ0JFiK8trb2/hz9RcZNHnWwrg1SNtBbG7IbebRwWgA2nkA+1qkKkfnwQH5JK
PPlKO1dVrF+HeLquYZqMVsDeREkpnW0oeD4WBK3yHLu4lWCSu0Nt6tVHCMs8e4RdLDvC32D4NGHD
ze06SLqx+jHwtPAu+Z2FYgOLpCY77z0Whk3Z31C4QOYKjuBRiwu3WPnE3nXUDVVG1QQQdyJlqqr5
c0e8ikN5ZvOflACURz7f8Ud4ohY/JvoWsYZwgtYIZdCIjUDUhe836E1YjI10HUqlyuDzfJiCyB7e
7kN9BRq9m87OyAYY2et8kpWJIAfqP5aXU5j0Zw8vA4dtgh59ULu+tGbHA1n7D8zurozdpN1BIiLX
ZPxwv5tC9tIQw+mUC31H7lr6cxzQEflK/zauNGw3rOl8Z1d5nWP5rgCDGFky9SSLbq+CyFGcHNFo
uGRZaxaOHeu3bnhTqFu0zodJP6o27SsLo+kSs9L6AcCdxq6FyHEgpGqDCcFqCcw3+wcE7zfngIKK
uhR9W3fYivRvhcnStDgF+1aR1JWTPX7hfBBpODOHZwWk1a3wkyl+hCPSChGTmA7rtZo1BURi4xRJ
UP+9Gc+7xoGQ4m8SjIWUt2wWBMAVIdici9LtChBX37BQ4cA8ckfoMQJzrKAjKrJH2YL4nMwX0QRa
vxKUnEBk8JRW9b+VCjT0rL961WYsyWqUHaaEFV4vazO2gL3e7uN9LZzzf9StT+6yhXUIe767GbKg
DvUdR2puff6DGBP05MkE4BNel6mdFzAX7vVTAbanbXmM5hZhdgzmX7P3cK/OYjriLGnF3qJWJFxt
ZQe4hStKBO+YQ1ym2XUF3g8pn9XfUCsMUXTvXX4J+qX4k50jMARvTOSVdZRRAaL5AHPcOr9aoTs7
eke248hV7OH6xomYDgPm320ssQnKUQPxmQ+DwZFF2LvMV9gyWoMt5kl5B9MdmsPn2YzgYSmCouIq
QOSxfnG62QggsAH8sf2x3eLFs9I2HQ+0VDU93Ku2WZznj4TuVsQpgoNpuTddBzNMsA6I1LWor7tq
1FOvZMsrWtn9F9PvLuGHiBdqFBZ/Mke49vwLtIToHkOr19w7V/QMcwBUGKl/3BR2pC5HYIi6ggkQ
3UMNlhbFrdzHkjaiyqjuJ6tpclHquyq+DR0v2OyTVp0iHwoz2Kdzbvd8Y8ioTryGW0QbzYk+cXf+
sRrdCELRta0l3aGV13oXch5+IOtgk09MpsEraGj+sE8H6QvcWNzDM/mV73uDkDPlQHYD80eJWuZV
hnjkIzTzeS8BmL5nrHiZPvwNxfl/l+a6dii4rpotPmMCeGP/SmZYRpS7KtgGrWT7OSOyYJCHNqNG
w56BIoUypOGIko4vspNvORuefsa8vxFBLugghxeGoojlu41vgWhDrWF6ykqQEuVhdttS9ezzCxxl
623Z4Vfx+u5aYIZkGzE6fg1eAFJSmXK098sEEelnkE62FgWdT6mYmolqlKscK1sE439UlULU95Jw
97K79Zxz2HIqGq8691m/S4p4JEdCL/DoBFvO2GEAbV7C2wdGa3a6tN2wHeIHPIHWXsctO8GC0Bbk
HQj1X8ZduVljdxxkM1f6ST6mlqvcag708bDuphJrHvclJyaVh99elSzgONhi0eZ12vZQ41DPqW7B
vMFTEc1PIIcMmZ2QpFYRw85GbtYIDGhe7CY5JRokmPu4VSEOdgSW4uoMagFJs5YNFMloRL61fgtW
GyLajx1M+CSVrPsxPC9pqgCPTZVdYchCuk+tQWTCJ8MhyeY2WP21VSNGVDuCw+ZbO5sK0k9qGj7X
0DdK4lnyzvM4JMbop4+H8Lp1IV2nbuTtTR9o4S2/kIfVS3If/89i2Oeb7TKo8axVkIqtWv1wH0fY
FRwSnza1MvWuYxwWYmsGba8jCHMlY9PTFMiG6MdfsTujle9wx+V/bnx1pCTJhOKNZbWIuXqfl3Dg
H7qnVWVvMO40luCSkRnAxBjy2JDgeY0qq3YvfN+HXgi9Q/L/rQUAVObj2GWZk0EM8HiI1kXuXy+S
2Zm1h/Oaic/7zIkr/02Y6XMYYlhix5Nwd/hYVdGMZzaQ9iXAdxaOx/ys9ZutK8oew8WRoS2YyMpx
qAPZQSujz1qLildh4tgCo0GwW9unWOI1i868XAX/nzo3xmr9IMDvKCFQaQpNo9ighD7XJocrkeoO
facA9WVOK8qqElxVew7huKIu4cjEP68DbuWlknvIcZ6BVb71Z+YIoV12hAF5K0/02bOfe8XVIdJS
ETPPY8J8WCFisJSPX61LAjvjPwaxd3FN70IsUTtcfisJ9tgrD/QP7AY8+vKbQP28/hdzZPxq1I53
MofbZ96yjCpax2yWaX9ddU4llWOFPlw9pp7soluyWzHTUAr5Gg4A1YcfrK94lf5UZzfL+YNtC+4W
PyGON6E+w0VH5HknNGlUeAxFiqgC3Mb7pDctAyCbwVpiWe7FsMSTlPf6vwmJ8P2JkI4cjCj8N8B3
Ji7+Nj5eZhiBtavg9PBY/g5uKJirLhxSC0jePV33V2xYUGYefTv6YQPQwcYPHwkYjZ3wn+Mgr/UM
v4wagvD2seknPpjJhCywW6lyWpcGmlUwJguHOoubzuwr32K0p9O7jK3ejItyhG034tPME/mdbCIF
smFVoxP8i717x/GEDg3GntkHw3MgjV/mYrAEKBc41PytFFwVYiYIFu/dzZojnOfy3Z/DbdZtxsJ9
URYfpNVMoPYPSSXeb09ZMgfYx91MSjLGlz3kCww7ndsloM6dtY2+ZiMbg5ppMyTUsl8IRXDcd47U
kCS5j5VjZ1eIp9YP01qntukFpSLQ56WqDTbPcM5KYvyMwHJyZdrpc9ISKRVT1HGXTe+2r6DNUmie
esp7Lx6Nltb5UI/0vH+MNMjcdwkLmjKkvG0/dzuI0X7oe8MNS0b4H9BmZKcQEf8LjmZKdqfcxdcf
9f/Xv3Th4ZRfcnzSO6tefvIdKNPqjgX6ciZpi//dlJOu2D4yfgB+Kb1tn51wtYQWHKuwByRxO4D4
eVUHAu9NIUT3uZEniNwyS3qCNtPUJ4yD0E17WZ42uDbhV/nVvrBYOZ1KS7oXLWsg1CpinznZXcEQ
ft2yEFvVnrZgtpS2KIoUDwjnjqWpH/dkZGJpGMcY30CpFpCylLZX7P64iVn71/UucW2nu30RX6/j
8aHZEs9uE56yevrSd3cKqLCHlP7QXrk/PX2s3V28DLazkApjAbsJvAF0J0CLGlpTSP34N0JBaeus
18ubr5ypvobuxipwLl5B2iwbpUwVJjhNyVLja7N+EJN5kKR4yirPbNxer48DrmnBTYGgHmZMjdhA
JRDSeOXzab5PW1LFu40nCMxFavnCxXmQ0xP5JdHGIsnrYeXytMz4i6k/oIBkbL3293LafE3Yj36t
TSRDgKWcAY0yomx/FZSsqs6cvyr9kd+5reRv1GqhOVmcbjnH945lfD0rBHraBPvH7jkn/ZkEc2ur
5BV9RVQNZsnK3+Y34gdFhJWR9lzk1ZHbEO9jwDoIwwhfJ1hMmxLjYszvqLtf8Putu+iW1nNEfhrw
1I7YTwILFOYC/UhRz1I5LpeFum+pbCXNjoKNDAICQzzlckzsG5JcnPt1+gG8ubChYWmvzHz5b9iV
q6YLEmAuQzkoAfSrcTbCQacwSvJBhTB0nZ7G2OFEqS/VgzrYzjQECZIcRmQ+jnmr6OtThU7Kmj9x
gq0QBJoL5FiVNaU/WKDVBRLt4d2fv+8yHCmGZE8t+R74IaYc/Bzu4s9aOCuBrrN2rGh8DHb9r4qK
mxGymbVy75vswztPNMhNiCdE2tWmkQt2gNBAdLZqTmiHddwCiXMmSjkkiXlfKvGmfEGXt6VnCPbw
OMy6sDkEAyxyzH41fHnzno9IQQS6mXr70H+azO2AUPVuqL9l6nbU2Gs/TF8qcmN3CTtJdSPEPIqY
hoSNTQjoJ+z1X9HBj7RU/7TSKeqn60hTqLK7cwQFwcITgI20W0ijSeSEQReMtA33iCBcekdrrkEz
cOBxZY+AJqj2phx5tWXrT6wUQ/nD/JiDZQPqRaV9vkR7rEm3wHWH2rvNKFrycytOnW2vLo24l9n+
iP6RY0ev1CXBpJM0lmnEBtNjFaemz82KWMiGLKIvHoXnbeQ+tWkztgGsGsxSVmpOu3QBPlGq4FGb
MTDL8inABySHBa/g8Lv5DHCsxUUTTtWqS0ZJAUdDgsFxmU03QKqsdajhN8gtl5ET27p238BdDp3J
ym4la9xv3A/X4XFjHynbsIZM+nUQCInZzEANeLGaqirq+Q8+KtP6/wksxk9qVyGhhEF6ehzmIV9H
ZzXiSnJPEnLGVWskydAq6bGf+tjnsD/Yc50ZtOxN02pX3L+WLxf6hEaO05LIv6c0dhV+Jkqy2akW
D0mymErlJKZNhZeoG6m69Eu3QOslvDCgcUqHjrihvvh+Uz70vGe8tctn+mIt0OdOfsIekuJGkbKe
2D19B3akD+prakJwQipK8KjBVecNfZYrLVg4pKWHNNedndURFUEucITQQBPRUCC3ih/9R/UkjGos
vY5RK9jI4603AiOppkINA1wqmFiWStOii5weme+3JL9NPvrSNS6+EvGiddB4zkT6GbWb8Y4joSUu
9Ltfs5HuhaUt6ZWiOvcmTmBtOZ+lXgiQpyA4kZzgl2JGvpcSRHtC/kwolY1nEzVZ99p94SlqbBey
KMTWTiDYxa1uoifuEDhwh7hFbK6IL7EGMppuDkSOpuCneGb34OInTNB7uUD06YifNZ17AqwkRoDK
raodTW6vu2202Vzej//jYP8Otxb4eNw3Q8mijKm6JBVheo5WXUB0x9+maMziiaEotrr7rHBqYB1F
1kv8Yo9i2A4k40kUAZkoo/5EZ7AqchgYRCyx59ghjUNXJCoFTlXNKtDhCqaHS+vaxW8PP9wPiQwm
q7MVpCYbNpwAZY+Hlt+T/V3QkgSHb+YK6+RRhvSrGYIwpKpKLqFR8fmFKKofkanzjA7W60Li6Avx
b+xDdQkH4uJpj5KgjXvUwTo+jwS+hlrWruoXzGrg2G/lm3SJN4E7FKPRvjhJYbC4eD/CTpaY1x/C
Ftk3v/DOvZxBaxrucXcjsU6kvfJh5giALKnZo0EMdhvfCVSLyhZUWjkumhK1JbwVvAoV45zuhe8S
McsXZ1AOnc6Hw205I3Qn+7xQ+pr2PFNDvd9MSlMYzidPHapH7OhlhXegaxtuItGK6iza1R8UanDA
BelBM9LuLsJvIBore9VdruFI6dmi3hfle5JxdK0ZLD420N/upxjlMY13dmwM1KKkWuz2VpM4C+yz
AC9KoAbbyQkXk/GyDdG0ZFpVA4fQ1dv4hvyBufizM67x0XWr1acyZnwUYkHOlGy0Yv4KR455hdAn
7dKc/BY7v4ZEoLkHkNKJsvig1e1jHYc0NSpKjGq8vaNQ4iDUglvTErZL9EPFDsI4UNIyrcx1yT9g
u7tNOL97wHD1vRb14WMf7ja/hA7OkP0zRobFReYjOtPA82+S3LGmSA2NcN9DGemi/z6PSiUOEm5Y
bNkbE0OMnkE3jVURtznpUzqWv3tNgOVIpDWV9IR0BHHrlbL8y93Rg7JB+CE76iTuWj44LqzZ2956
lxCrthDK7KjMciDviknNPLIogFkukSjeSFg58HTTrBXc0jmjR4sLZ1wenW4OK7ch0k2/LUDZoSFn
QD4sMcEvi/AANAeISNmzXD3HoeGd7eGFM/WVk6I3qp9bLVUhnRH8Kv+RDiFdzTOqRadlwwiqJqZW
epJmcyAQEtNVI9MCZdcO9XqWuYEgE+jhp8D9hDQYNu5wysiKK2e8YqB6Oxtvup+hvfIBJca8PygN
gsQhcWEPWHmpCvXHt8FgL2TP0DKtYvXoXtotCIgLUs1uvqBaJ8AyU0hm+MRoLbO8xVu/Eczi/cpo
JERXzK4pPSOCNAX2b9iLMZeOch2d+q7KC8KE4Ewl5MBZThtVAl6JuIho3w40yFP6nI0CjuhzFhLO
y8jSrFvnMSVWD3PVt67sE8Ze+VV/l3lxX4LVnrgp7leOAh5EEhOAqqRHMcObSNCkIwSUMBBCHnuO
2G9uNkrT95CDrG6YLK/bkE0jr4qcCd/IOFYD6+91qFoD3w8b70ZWxhcuqzpAuSBnY6rAmedM+zbU
Q6j48QW0lRKmi61xlA9sQ9h2ml1psKckenWZcgZGwkGINsqzeeQCeEqPZ+aXHhsZ+uMbNs/enUpB
uGYUnsauB32ClBF9DXa3IcbwTMKD/2fiBECl3iPGW4ebywjMwCDmdoyQKfv2jZ+PRWEDHDV7gFdA
CFQE0ddXYi8ksQmIvcZbbX3y3HB6JBvQuMnxYI1hCT3r8iFq2HPFQ/nRMqKQ4QhZXXmSBhz9TJIE
qFD3d6wvV0IMHtJrAXbRlubfEGVy6luzjZw8Ie0s4dyU/uYBoi6kZrPlosSTs3V8xpNy4AvgIRds
pq8DsxbM8T60nXOtDUGkodSvkhedPVUiosIczVT/M1q51ktdPb5towmOM4/fTfGuUXRYQorvAfMd
dHX+tZoBLejeMTttQv/uHn6PhtiUUP71MtuufRVVdXLvnXn7psm+H2lUYSOl8WAQqUEwstow4+2W
cUX2b1BD4G/R/x5o77Mt/lkkB1mo1iJBXC99zm7hLGLckpbku6LES+/p1IdYcqc4duXHSXI4gGGH
RDoACrZ7P5HInKScuTOqFvTeMX9RsPwwjMH6hgpRMV04+cSWDTDsTX9ninnxna1o+itoMkcHf5DR
0O6o4FaQZf9sq6v/dYcmxw/ZOGm83h08dhUwFGrVIB2oJjFXN15CUE8WhuZZqc6eZn3LQFDxjm1W
DPpFMnFmC68oZDW+LrpQeIzVWO37ncsX5ycRPj0/pfgSx4bMMTcyhtuY6aSk15+vW+iLzvSiMh1A
hasIk1pnkE0XlAIXHJsnxAYbSV7SuSemUikvFOosOra19JA0M8t+eQcD1i5r0Vv72y4EYoQumFH5
1RTqcsOJfFQDw1iKzvleVs7zIlZKo9RfAqv8eHbYe13c9jLdc2Xl641ZA3x9btZtoz54694QP0Ke
Tfe8yqX8eK0vSjgp3zK/ZDnTUj/n6vHDV+CWUksqBtHZyZAh8ghjeBdwYkAfgpGUnHumeRpejuV3
wCfDxdfZNFVs9kQq01DpVtFdLLjFf10W5P8PlSuBNbYzsQdiobSjmgYavPReoD7cvnpLtjfPH0MU
9t/Mu/e9x+8ZstAJESdvtmtqEEWpeoRxVjkTj2Q8Jvg9wg9ilE25JyLZkb7d/xEgYV89+qUDZzCW
pd3sskKO5EKdrTV0UTy/ZTG07U9kNL2HvLe5L2A4kGqWsADDuWjdyrYSQCMKBAwyyvWy81U6It9Q
HBWvzFlq+TGlx4dcQtx/mLRwXc78fyIwFKPTkfNkw5qdIz+f7mEKMN/lhBM7X+LpCfIl7X+6hlJJ
nQzWNq+ZavAb7GE4Msg1807nt8/gG2cFdeheGDMIG9XO17mgNkgQNs+kAS73MnQ4OYS2506KEUZc
wqO+/RYPbyKe5VPChWo2Col6PkdTUpGw9+jqHk4ofFKyUalEJkwQbmGCjC19PVe6oZ1T6zEndcJq
nPgVPrimsiXmD7SR/8kmnymoy36l1Jvae8YJc1GwggN3Au3oaXnJygONI674Nh+5TEuX6cjZW++k
sN/rnlgxwGDyny7SPmpaxqBWmmGui6eVeRXKsOqVsMYfvXbRjtB2O8krP/mW/WM/zbaJUxQEadWQ
NLBnautfaKQ6E5mCq53uO6sIRImIHPzdJjknWn4sSDhmeErQMQUKVW7Vdk4Qu9UJKdI/G9fGXLco
pZhu3YYhgHL/cZOJA2bAlNzmH9XimLSGBDTk+JH+lyIR93YoGmAvtZhEgUGAdPHXrVGaClfQ4tZT
xMiPst6vd1J8a/jjWfoSHfRbwr8iROVcMA/Z+3ETapLFjEeJvaXkzVBGWlLCtW6mXjg6SYxL2FeS
7JaxtjIb4EMTZ8ZjYZtMEL1ttJd7nQ1COS2XZ7FtAyK1JHwyxNlD7hm/PLLoUsFGOmBF8EBLwyxj
BshK4CE2LUw8toC3L/GS/hei91SPRxjd95bbHovrOKQjOB6p7smtUPJXuR7MEtEDmYsrEHJPEzU1
m/6WAwo5cqjy8lKTFBIeFy13RJlphlkey/q2j211gUX0Ziu4KEyVsRZCp9WZqKzLq62AJCnZasQo
oIOsnoMiV05xKTdCzKHtwOvqwvnkobExwEaTIMRYFeQK4PwtYOwJ7Zb4rwnug9J738Yl88lwgY61
moEKdIp9tUwgsy3+/rt2JKxJAzTguPVY2FRIrKm03FGYQspj9S3xGGz6yu9bwPNWsEMT53vIbBWJ
nsFeJisQMHBNA+rXkBULFdBQuBZC42K6Ey8mrzvK+OXufVvq99BKpEO+j1Sjd1vB78ebxFBAzDSa
XpsCWrpGtxLAzEBFRvTbUOlffWMJc/VqeGzeihOKsi0j6xL8WS+tlvGm/au2stOWGDKLMVvoWo5w
puRyg3H6Xag8auGxwcfRFw+nZBuim7KNCltj4htCLja5PMVvVHF3MVPKl3YfbGgdyVRwTC8IZEDv
NhpRMSssD8NChnSEKDmEJsQBaBwFnLbPFqShcWxjBS27D+E2vSU5Pfj2XWSEuGk56KJtdZ+mdgBi
6wuegj3vF+TzPN45nDZG+pbDJojM/2PbBu25Glr8lToLU2Vf4iR6zdkpjSuCsu1t09FDodjHdBss
f7HZRnn7mWKEG2IXDyeWBnjxcQAksA+Lpc+2HOLKfWCYV0qZuh2wjmtCi6jt/+eHOvYmp3qZ4CZX
UR5vt/Okv8w7dilV6zgLpwRwV1+UvM0TtlEyBe0idigShQSzZHv6bTDWZtRedhN1uRUS61Ry5km/
K0SEG4TvvzvEgkoeUsbjmXmYU5QqadqWFcS/mqS4tAdvP0ryDlSDpRqvNle6UNhoB6QtrwdqKZWf
TH6h/g80ZyHCsUITvTheqiHovlvXvyAMU+JgDjjTbTzwuyImV60jaNu+RxjQsDqYovf+fZzkIJya
W0eRwnTY61ZGesmQyZs+YwXgeWz6ZnrhjU8DC2OoU+E0qEXL4MH3C5mTDt4KWB5QEo6vRb04OKpz
L0AMtmYLch8nsH3vEN1N5bIXk8yr6M28c7V6p3qgh7DG7H+Cq7nwWHFwx5QyP/pSqPd/I56cbHfi
ttUqjDMrA7R8L4sB1//cBMLwiehC4wNBSc2vXPUm8h/TGkqswNZOkfbiDFi+l1WrA4TT3qvIOPFB
S0PLM1bMahhj4+LggSUlUTDDRsynJNz9Sd2UINgXy4ey4iGKEiA2CZrvJ4XoYci+5HizYsqswDgv
az9+IgYJNWiBhJ2NSpN+6I4fuLPq38QW4GqyyTyO+BGpREXEjzUGfGjXsaMNli/DTqwh9VvxSE6Q
P6PkWJMSN1t92xXXFGBOlCEvho67kOGvfDexxJp9zHo1DOKIHjp45GLaPp4HdvJss5JL2XpKNfJ4
bGCUBDdIxKaAsOgBpy/fPavf4WfZlxknePA9nBr0xf5ru6Yd6kCjXueQXEyNLN754aLh6c6qRC+s
vxRpnuLJLHkkZPF2Me8/8yF1tkLDcyI/fWEtg2dLaxbW9GQd3yiKwbHCkWfYpMOK2lJu1Lx2Novq
TDhRg+nlHZuF+DmHBH761Dma1j49WE0Fe6RI40FtBcCQCno8qYXEWdRupj0qIbMCSOxaQ/SwJL1Y
A/vpOwvt/O2kjp24Z7ocThixF/Kuud9HTMtR0TXToKC0h4yu36rZnUeCK9A++zwTNv0Yo1lCS1Iu
UsqxyiQ9aRD+sIiKv6c5o1PVn8NGl0A5Lzx8xO6gRNTZi1O2e9Fa5EXEhcfL7PUqxZ1iDjA6UctW
3MkW3NKswdb2ZF/wwKWUIoFy/KnqgdaaEbSO/mpa+nbXt0SdiipIlpO6UJ2OA7tIY7rE3voZIz/7
Fo7QhEvsJyF08HK5r6Z/zSG0JR1DOe403vwBjpoHf0yZoYCp19UuB9G8G0oyyvYT/bIX4e5wmeiY
WTofZA1NST2fHanvjMGMDgGXBygC72BsQPZwi2tM3o5+3cvMUlXJDHHWJR/czR78vjgHJWwSTXU4
MYq6xaEwBi2mrKWnSINoel2p5xfVqdUKgQwNn1teowWV0l//HaeM5GPqW9xDeTIAKXA/74ftqMbl
rgX5YTyRKPedNEbBBcFVDzW5Pg4R4dFlIJgkKNk7W834lkri+zBm0w+ugI+xwU1epYFzfTQv4fY1
Inx1M9uxd3sjPueHgCqMTZp70TcM1c52lj28fwyUYI0p+JvApPgKlewWvNmQci0eA8L4xeFS5dp+
9SCIpQtXFG3/kWPb5VwYGbvj/HOBgvrCuXLkYYJjZdAMaF54B1RGuuiv4nuchMiMMShYTa2g/BzP
+YziSqN+zF2duw1iwI2f0wTDHFGOxRMFvC2xZTiZm/N6uHHDHBEpkJfqffDaj4SYmVqIdq1kkq4c
Fb13NKCpuWv78UM5z0679ATCKYdBlKTGkU3J43JC0X5NbMjapO+DDbLVP6f33ko2L32UI/xVa7qs
E0VGXPUw6lV+3g65oCRZqHpT3J68cX8OwglEeoQ/Q8K0yNH1J2BbGCYyJqPDnxgpdoYNpUiDDDoW
Tgw0XyZ8vklT4UYEo55Vo+aCS0jCYB5M8ZPZWCTzKI/NaPdzlT37XvciNpE+t+nAu4N7HhdCYGns
iR5QH3H2wBbTRJopU8Y+L7eFj/OMwaKsEuVIniqD6HsI8VJYj/vLDiylm2KSg7fsFb6d7EYvWGAi
d6waXaUopxj9Ky7dPnjhrUJ8W+3KCPXmgP+HqYhq1rC4KuTOG7PwOuzzlOwk54KUfwY/uTDYKpcS
iJolLR8gv+gBHSEVcZ3R6V98xTApTGsTE2RqbDe4WJKMf0Wh/9zvnJw/Gm9cya6Q0eVJZgW9lyJa
RxwdcThIBT214cZ1qPUqxvcQ9qbkmxW+9GTgWrTV3vhHctDlxIxTB044m8iaqfD0zv2PdrySupKh
Vh6maiy0jJgaQouUIrwWal2gxhYx+MsMoyLESWziSfA1Hv/yT0RPDcdLaEIEm7F3nTtLo7XQFo6e
EX9az1udVsA3StPHNQcuoaHA5elprhcLAkXtGja1GLFuJJDB9gW+fduxGjCC5vRer/kxjBkShuNn
KQf3vldkA0lT1gDBbSfZqOcjUapso+Eds6OZIVfgCEUF+IJLxVhgnHy80vyZ2O9NKPROpKVLwhZY
1hgicISDAWxQIYKk8+MDfUzEQ31AWeo6OexeQJUOS5xdUuPqwLgZ4JAx9AzODfBPsZyXYm/2T6Yg
4auKwjRr7dgFgrhKtAlc49hc2aCFdueQOApkxkp96W+5i6TMue8GhE4h7p6/vp+nL7ZlDbSwYYyd
yVrLwEaiUtQ01Br5ErWCjsIfgPKN1QVrwKufBqVd8meI0yQJMtozdIWazwmtEqvZuIBoNeg6fx4l
fXEZ0XPreX33MxO1sVQFU0WUv1k66yxc9PTvqobgRaD/+FAFoxDunpgRFWyfZoNzB9SZTy5y0k8Q
11SZ9/XQ0C7wASY53aIAr749GT5bzxDMR+t6etnZwkxRh/Zbbc3e1zK1diOmCyUzsNYouIfJ2hqi
inM9OAXJU1bO5TEgF7x6wq5uDEpgJqbsxdboj5CgTzfM3K9CveTH4fCmtexetePJ1lR2cXlvYVYD
GKYv+7x7Qe/KkoqWBFXHRF8EIjg5pmSQ+c3zpKUHcIF0hAoKkgHJf6l2CkvpbkhjMgJTTgLWL7x8
UzIYM+EIrU1TvdyU9OCh9NaUyxjYdadIA0cSQIM4x2lOdbPKZ+jbfSzVzw223++VDp3lMDbAeEDm
2RZplNiLKnpCfcd4pMMcsNDNQ5GbPX0pyfmQzLMOps4IB5kxk+YQVPf2wv+cGkG9Se+Q/hBi4OFl
4LbSAMuXUggA9IHNUGsUSjOxTsyd0Gp9w5cvMkjJvPRYSrwJiRRFIBMp0W0mvtyFqufHVNTwIfZh
jPk7I3pDIRZCbo26n90lGzUIEegQECNcfpKm+i7eDPsxhKV2RfOKMzF40A05340X/4RW8ZPf5BEl
EALERqpi75H/5caZ36jgyuZyI45TtArd/h/s23Oe0WAxS/R0A2nkk1PjP/TFJjcw/O3FLjYQkTOA
M2ja0CGE65nJYIzlXWtF3GHZQsyp9ziwzo/ZMPpAcFDDg9i0mUskB3XmQK8sxyHhA1NPkA1rC9ql
Q29W/mdB+ejX1QjPjw5s9sYVWfUrTU9onSOMrG1aDO/i3htYkecmcW206tZmHYFGjZnpvid42WJO
RiH81R0Y8swSvvhMHWOPIAkBtWja6N3QS98cfRIQQDfj3ZJiN9K2d9QeIAHdRtaSkHJ/DE+MrtkF
8Wp/dKjYnFFaiOZ7nRwcnu1WLHrjGYZ3Aw72WxF8DQ1QI15b036XpfnIbPxnwMiiCm2XNrQGSCb5
Jpf7LZBios9HIIFOTL7HHp+LR1ycEHYuB/wg/MUsxiuxlXmG+yu8qotCKz97NZ5l0gFUSWAXvROY
5HUCfZsVXBfPzj5xYlNoolXB5DzfGuQojbfA8BHaWOXWA41OCzz1Jyo5cvpx9+O1VIpOo4AhYSGJ
LpR4DVXYtHV05lXsYLUIIrDEXwRcwCzYjM2HoOHJo81NskphK4dNIBsJmRb49jlfgHNPwBjwOfGC
OafEzuyJhnKkMYIeMor0sHKbfQei4hWJyt+rBLc7WfZNZs+XY9c5tXz1eSzPwhhMEc48huTm5/u4
ybFfccbXkW+5gf8rQWN373rucOzXjSbkr+vFKa5enkhno9BGOzSoqVElJz+DSsOQgNFJmbSPsF0J
mV2nNRjqk75AO2gfEo+ithA3aDeAYW2gh6cxws8BVbV29jPa4YPUcTcdJRiBOWg6QbmS8d+RGPu6
UY8/wojz0X2dM1MsTSrUhEzrA3uBrmgYUEpJZaGsilLsSqQMPnpQMY1UgNWe/nV9mzLPbrj2rlfa
+2sqUewEu6BQthWWLamSBLsmvBmvqir8CihDiF89qCz3h+1u6XyMvoV2FAbAoppVJYcFCYFzq/R8
SeQfjPRzA85RBQFM0pkmA53meV5ZXH5ylmP8towd6iS6g5NrNDNMxi8nkQK7nknoz6bv2/1bOJ+Q
u2rXw6jAn22TsrYRJWIfrFGjW7V2ccqarnsUkUEDNN2pu0Uqpb0r5jSnkUl24S9G+Lv/89ApaQX4
Xdjd9oXycRn35ZheyU3MOgFaI/jnrrR00LoJWqYg3LcxhYpbej/BKWgELWprlw6+QGgQIuzrtNhs
y+N+QW9mezSpTQOZUaGuA+2dNXTzkimF1u3PMsqNAaWlF48SGpur1nTq6iCdzhO99QEI1301iGic
rUh4popbO1tFKL9h3ssyE/XURQ/2pGJZd1zSAanlebvQuvabNtuvbDl1+jz0FczlxtaSuuR2lqS/
q8wZ9BqJJSYYaiTmJnG1oCB1ST8q0xqWogt3Vf67NZ9C/+oLxFmlzICSDM56f4e7aj+oY2Wh0hgH
cu7coYxxhFQbdwbK7oaj+cWp2OgZuqU7vABEXfH46SjwPH6F4oKMzsytg5nXuBphDFPEUCWq3gcW
Wr7gMGTq/fRaabeLjhqNXb70a7Lt2LqCz3+349yAl0ANRrKGGjBNv2vkcohHG5UtWS5GbfCQZWBf
Rz2ZM5QMgicXKkFKKzhVaE/Jw3iqtYMFoya3JHhAqjolvv5rOoZAEATTqbMEc0zUuGURaFLmNYyN
yX447MBet8pZYIRxkaej6YlDYGTBCxbl8POO919uowKW1r4GRHcE9Bs3ZPujtZYyP30+0HxXz63c
8kZBo8tX0886VtaOQCxiXUk7HJaNiMb2XvS/UnZuO+EcN5CvfAsgk2/nibxJwtjZO1LFw8wcX/uJ
CCqDmRoeaNcvClfqX0/xEOZqdK5GsTYC3NMF3UxSfFSuv6idAEE2E0M2tXpMgck6Wxogm6ms7u38
QKwYqfa+vVx/r9eKagzIKixV+ohVVup6AdacEznnG38KW8ocu2RFbSTi+AshaFDzGv9lm6R5hoyQ
/EoSmOKRCHIXE6LP12oICLn8PhxkjL2h7twg1aGaYSrDYpDxC/WbZQOFX8GcMG4zuxFhQw+Z9vFn
dcnR8l1Zamb+O7+LKR/zxSLm/nIFIokBC9AxAZdoHDHocGN5Dx54tGfGgr/0A686RVKN8l1OOeir
Bp3WdfwtzWWwosgcmSyHAP8ET9Gxw+4n+1PjinQge9ASC9ggPL/o3CgRO5RCuQC99IuCITq4xEyh
MrIF4yEepZTwLqJVhh3FVXEoyDsCYD0/mrFTjmdNGboHxDx9+pze9vYUywgBOElaqNwbVMxglkI8
Wy63z9GXMtENfUwp2ssTaAtIewZk/tWiKUPCqQRdBMNy4kr74+BSwyFFxvUzF5lyKJNO0TEJ9P3C
3lAIkdkuW32u4H1g4RGIBmLBXSHxuVcL795cNREeqWKlefRi6s0cbhRklhbes5rcqym8JabuXwv4
TkG4FXMGjXIWPbH/XpSOymLTSaAG61VOMUPdxhDgdcc3OoquBQpcpYQBSWqlJTTMwIe4Kl5TZhwk
1PlqqnlW03j2qbNqvHWYeO/nVFO5wRZzd0BRpNsXdaEE6z+iq2kjwEGJnnoTQRSkrgR6gzbdn+Z7
sxiQ76fPaeUJseOgucsXRYHlBFRbGHNVh9I9cGCuTAWRDPsXIJy6/Ox+Ks4jjmwd2jw/RpyQB0mz
h5Rs539tghF2fupaOPmwQ/M9GBaGYTXGLU20QLAAqIDXDGScFpVdtZPSmFno5n7qgMLQjl5ddrDA
v241r1wnmProdazWSw216PpiyHwaLFruLXsupWndhXdTQ81TsYQAr91WNh8yN8rygFCJW0gfrmug
aOypmy0HzaUWUEHoXXURGPCRXJBrAVCx+Hsgqj/nJF9+qyXB5Mh8qcg07tkZIypZyi3ku/Rv3htU
rJPntboJRH+Ye0JpA5c6t9EMjj38lsmrCIz08VJ1+isf01gpU0463ZJkT6Z3p5FmpxjyrEYhuocF
0KVQEaJx8rhcimV9JCW+FbwBwhCRt4n42+GMMF2M+aTd1B3mx9KxNEegU5Br7q7V+qT/u2XBB+DJ
l8iykNuNqmixpapNhpchqrtHYFZlGty+FrHUswMeEYqAIyHYxR13Z0DFvqgp6rJWEXeMiZBdad82
xwSJ2mxE1p8OpiTCSA06jBe9c/y+0+TqU7qW6KxwzTTipKs2G//BCZCNbUJRstUumFjt8wTD2lh5
tCtkuDVBtUpmacclY7HoRcfhKV8l9NUS85UYwJfv/cSX6cWGieAGHGGsEteYE7XaSyNqJqRRcBXP
xVoBHpahNYASDI1h2fXRJ6/P/sIO255JKQ6MUmrQrAZmlJHa59JeP1Lq0r1uWzMmxUs6AlFKFEw4
+Nd92VQhmELZyEwSzHu4UBf7l0rNpMpACalmEKJNkkX04zvuHhVVsECaiQEsqc3u3H/W4f36qm/g
w84pMhMEMFHe22elZe1CLWvvfhhqSxJrpEN/ujZc9QJzooVkzpgZVx1A4hD0g4yXae0rFNZ6mg2V
MfaoeFFncRBl/U5UiDB9g1mJ1GpQ505UaC0pOpGS0rscKtId/znYrtWIcLBGOy44kKTzFh+4FTgF
GiCnukJiAivEPcvaocRZK5+w5RC0CqlOMBa+5dgmp42HMkR8+fkYDBqQeDAyGO6i/thhRRQ/MP1F
9q7NeLHCzdLaaUut8QyRKXergHSDrXWwA8ExFnFmo0DoKQ+TX+zrScf/nB7/MggHeatXa9eFASWO
WOISx0KI128pxr8NFb1Ddw3MeL44LDiSwX60wOEEchSMLg9g293npopRHOdd3pLMoqtmnQGTHXPs
NliOryfZa6ougP8/btkpkm0wklUjege/EqqHGtE/iv47XbA78iST6kmCRcKszOKJq6uHgo3HAnfc
GuuJGJMvr1QF1UgZSd3nVIO7i5fzai0XQoNgxfxWG7kfoJ+IsRtJ2elIw+LBiHHZG2wbZ8KaJghU
qrUrevqw/xaanmS+PHhzFOpvTT+Vts9o0RACcErktgeT92Jg8e9SYbW6wOzJLXcSwHsL7wuObxTM
hyrSMQfb2CHLy4zNoh4RZ6A7c0KBDxn0ik9/99z1k8NaoXEsit593Kum9eTAoz0NkBNgIGoT9Ei3
josJJ8I1xH3YTPhodCjvoEcixiBb5TWL8/riRYHxzBzqCiLJZFWf85PE8DgfMVHO5UQK4tQwhs4W
AmKjwMrjf7YgDvDauaRudMuGaQ8gB0AxntgSBb7a2SQUDY91skgE2lXNMQ51tTD6hxvzbOC1ABWO
GHBPap6pFcAR6bbwW+Ak/k99tvUJs/m20aDYEv7d6w2hFydfq8PX7j25sJc47oeBaBI4vHrWvzvX
Sq4RY7I7pW4A4s7Kirk56cWXnLGK2so0LN1JphE9uJi9tW+dPc6th64ZQ/vZF/l4O4P+kiCHZeuj
aP6tG/n7EVG/RCGjEa0FHSCVwLiG3WtMGOH2o6RdPIjmkrUvQEim0X7UMukaz1SZ3YAMcxEZ/vVE
PTikQDoZwQ2v1HkFjxbjndaiaZ4FroHzOZmr8YtLibTxh9Q0+InRC4dw5xx+7+pLbPyaDMqTOytW
mhMvzNneaDUXIa3Al9jcferVBZXJonReYBVfAE69f/xo4V69Z2ZO+CgiXQXMuSib2PVUbTggJikB
Dz8nKgTVwGbb8/G/zsnWI+KtNa+mIgNEdsv7KJh3Nbx/+Z2HuKV4kO8REcnI7QOuCK7RzG4ZQsfV
2A3R3sRZMh0UGonMzmhuYaxlLfr/5AR4QYQrXMbc8YQbbwNwY2WAXjuY6PTiMh4TgGj9rMAWR3Oj
DnxWZuNPjf551U9MAOhU+DiEeFXTFdvKcUixy2BwtqjtOTe+dVvbxORzg7M5chS04iFy8VaW5xXF
IeAO3MtrJf5VJXW2RgoiEQM0KNaUkca+iv4o31vL3+Tvddv0e2tYMIgsatzHvOic3xzsnzgcQt9X
/MgXmBlYTtPGdxS7JLR/wR1qv7tcN9f8VT3FbSYDGwsbqXQSVQZJAdmU0QF8NI9o5Ctu8nJUAfe0
0KEJh21trRKAB2Ku5fhAuUMgJ9C3H+VQ7uj0RZFE3SFpGUH5Bt2Whyl+swzLe6LcB4TYpsW74qWc
U/TWWM/m9J63VRE2bwR/C2BtJYBndOCPXKLUFquvtlhu5IV0At6aIqhHbfnG22bU5fGxVr1jgFXv
35WwZLe3uuf0F7sy6cEjFN4cN0XY9MBjMRdRjgBr/TX6zWbRazzhJXaWt0bg3BfWMFbLpYQ6zfTL
LSSUGSyRBOPM13miMDM1Be+LDNhnwcS03ZvhN8bIY7bjpq/u6Ts7RydUWt68vFPc1aMsipJOoyUk
k8SQ55k3N7IhyZ9rcJl95Yoj1MojT3MxD8Konktt7iiW4S1Lqfzw7lPKQcNSKPIt0Fxh7Fk+Tprz
/paHj0MP3J1NtWt/f27zgAqq3sgFusBZMwKP871P3Y9vHVg7x+1J/CVldgOYqCt1ur6lo6IZNebt
v/+ExQWCBa2cNu2iza47ECqhoVhaRF8hGLVSfWQ+MyjbUKms+wPOBvZXZa+yYgQxoz49A3yK/Fe3
hb9LRZj6Z0iQEm+fnnlwGNwuvtZNvK/ZMs7bqqeydJ41AvIKW4DJCZCOiq6YULgh0UtcoOrP9Bep
YQtTBGf1iDVzIEu2+6cUEMfIaxHvt2A8gxBftmQXEntiQ7cyhPFfg42UugVcrAVgJx7HP2+f6gXm
FGPPc7LpYEI1fDT1kiJqrwAD+YeGaE9Ejddda/jhwbcZozOAe0auwV9HpMH1n88PQzfev4pp8jr5
OJUc8SaEc4SMKhcVZDGJOn/M0sUvsCyC5LdKc7/ejA0psp3a7bTZyl9+gFzArZzW2HsMd47m0cEx
lqzRHURK1fTM3Tol3ZmWz3IrrM0BjVVBrFda+cRZL1QgB63mul9T2IFV1CmcLoPbL412jaIOnm5p
G3qEN2W0ZYsih1jwxkX5sb+6ke1bfVZCE8eqFxr9IBN/ym3Tf3BVHiImOVnEaMNHhWA35fMNyRpn
gsibzqQsFsi56+iwsy2JC2mDWNGs3x+uNHu+A1PxHf5WuIMmMW9xxGkZl048gELDysbHVM6X8vyY
Db/w+gYeE96gMHh5FST4Ew77LcClusUpmKClnKVMaE0gDqjqYiw68Blto+XnXTMZRP8kqGam3RLI
PKYNPwIXXnGqS2jpfGh1WiVHndtk0Vr2VzxK0t4S3YIV3lSCf9MzH1F2wfmsPI3rEPsFQ+Osbwls
sova2g/or4YCKKCujhf3zQihUD9xAhKU/nl/qwphn52H5lHTGEexXWBZx/JKeXqoH0rrp7JGRebE
z05PUQlCQA1EYZvmiYn0doyT/S57RTO/ux20s7pz40kLeU4twE8aG11mIXicW9ktvjgCvGmK00sd
EKEh9zqUbvwxk5Xc5nEwwFSYq5NPMkvNXo0VvnwafWC2GKqPMsKDbYzJEvLo2rofdslBEvMdtoiC
5/9ULFGddvIqoxOcCkAY50OczL8S7hxQdmoW8OkjyWCRqZOaq3xIVqc9poH15JrARMyqRrVhbB6L
0twOxIqyVOPkP7nxeYMVkPLG7g6IWZm5HvFx33ZszFePbNhVRkvMFv4TuULl/xva80lZ7u5VBlEY
fx/2oktGbAyxg4+ZEQZ1PmwjzwGYivkl+ZaM14AKeyY0/UgCFkbMnAnfrgr8omgU4gQLecAjGwsq
O9uZgs8E3TQhgyirGH9Bo4BvLLgXf6NcUUPjM88wiAGH/8KaYqcChptmGsob2UgU9qPmSIUbLpKM
jwmBZsWYlbJZ4aa7g9MGAAOHrPd14ZdcXebiPoNFqGleqNfxYV+9HhCEKjAoURfkE0HPqgFIBsv2
eqFYIS8KLUb/Axx8daX64PM+1j7dlwmK7T+1BC9rjiDz+gEl1Tenrz6Gy1wk+z9UabrxUN7tln4b
5X56d8711wmD0Wx9xa+knUl4o8VnkNL87A6Lh7g3kYg7gZGykI0/yRObPibfOl/wkqKiksYKSJ1R
UMolWYxKZc2p8kfXkBpHzN2mhfW6XK4Q0NyTom3yYwHy0jPJwbX9Wnxx6JTzIf39urc5lxwK/6V0
WUjj4UGXGDUnEA0bzAb3pam66gGGCrXBzoiJp/9JUl8wgQQkkbsw7DIP1r8Eph6RmPIZ1i3wGO4O
CRDyeoq/c8BlyRBnCeaZhTLS8OoDW0Bs2sFru3kYRFXxzjh/WymVwFbdq8c2Vq0GCQiK4DhdcKFH
+P0NHHP4ABdKIQSA3BgfdNI6Spnjs9z9vEbIe0cm5MtLZqAmoBtVmQv4kCsSuFp+p3QFECZ1yFbv
lxgops+DWyY5mUIPEjGCowVTV37psErqLrFmAGIsf3IprlBq7FgnpxUFEdv48pUOew0uqvGQSlBp
tvmp1jA+XwoUJySqCOTiWIX4kgbJTpAT2nXOOcn2frsFtp2iJMpnSkW/tA43UsgrQD13qW1u86qr
Ab7Hv7hBtKHjP7IeNubZg1wIIj7gkN4n5tINmVeUmyI86igxFJjGDjDQghaWjWvtL5Gd8t3h47Yr
+hpYGFiOwZ9BfxQO/TPg84N2OqasvSYEw/pm4K0qwX5j4Y5sTvKc5vne89oKUDl/SZJ+8vu60wmx
JsHXLXQPimOf7V53w2Bf05bNHcgZSc0oKJokd+ZCzXCFxpg6GLJcO81nIy6joFgzU8uvx2jLAvAm
y0620PN9zdJbJqQ/+Un2LcNFQFWrkxqY1s92CpwPg43WVeRKKpIdvdvMzpsahSEdR4tRwvhc6Hkg
G6jwlmZtyyQrq2I4DKETHSkv2R/18L8Omgi10IfPEFkhu/XIPZ+tfQEB2TMo0YnSdjG/aBIE7D0u
88nalXqvTzMGkiZBg7pkLq+HQh207mSoAppVDSE+F+mpsh1AjmUn1aWc7PKc7khReIjhemQnUcQt
hNays1rt9J61hfoLAO5mSkCTtaye5auwsXtQ4/GdxglOsxO4bBVTjpZn862qattkgSPLfZImzPqp
ao9J4cKkgK66L8HSs5/YZJvYertip55GfxNnS+Ej5tBfsgvrSyxMzrJmZZde1cXTEtPS5jhy0otw
B+A9OhL7eWdpswKIyaoBQwbbVtE0b8nUzEZcd98Q5oOkkpRunhO7ya9sAvztDWVPuRYWHcYAgVjV
uM7rYbUx5lGE99ztrNs98Qxy3nW79Co1KlyZvKbV7HKBerDrKxij3X801R8rlhW6fE2ehmOy+MPn
9wgbNXu/aZ7myUp9/c31qKhYZEx2xWFCvrgu99MGBe6bYOX90YgS1C2nBkN8f2XLpSbdYqTQH77h
EIFGHCzZNOHnBjxY46VjykbbgwpWbmh5+L8GArFr23byA15LOH6tIm65H0dZmNmmT6uIhvAEVaE3
pfopsBVPJSAYMXJyJAA9P9P5q4H37veVC5De7Idzz8kubc8xlKpCRmarMaVhoiWHaPmhduJYlYY3
GqHCpaFtNyMf80BqYr5cxWU3TpI7ewNzO+znIQdQEZoCNh/sQLqxkEaEboGu3lQogNP5iazy/vMo
CidaZ+lZDw7ck8aZZuZSyZQfGgdzXfX8YNdiVvZYmJrYTmJTTS1kMckFYuBtOuxc849EeBVrKvFf
dMkbIHzUT4krbCgHkCDp/KNiMF4HOVh2LGrv1qr7344qH9jE6DQ+cRMkTRLIFI1bhtz3LCxw3UcI
m1+7SGjDnFmZirTmgO4OLkO4WTorgnumFsgv7tsUtA8Cp+Aha6aa9rePaKcNntzIdoXSOG5HDy6e
BswN3Qa72VLdpk3NJGeykMRpveJy13RruoVuA8bb2Z8Uf9jqpUMEiuPz3fz+yxccOvejWD3ry4nq
1q2A1ooSQJHqoDEQmzVoJzZ3zDYgiZBT6Ib33ZB8DjulTwC1gz+HlxFw5zqCf5MirWOjNBCA22tQ
Uc1riYOkcQpMrnsY+nF2GOka1Rknm7x87oDuSD4ltYmyE0ZkgGv1Rq3j9MZacpuOeZs4LQiK0Bix
4iR/sFuQ8i1TXzKMJWj4F3OitGKLtJlbpxhObliRhQP+mRCu8IWfi5h3SfDNGGfW45IdKQ+NlMVq
3YxB2i9o7y2HJ55bo0GSmkX1YF3jLyW38PuGz0SNBAZcD6I0pWhWHoMSBgfqDK1+PU8yCHmB8T2w
2mnpH9RXN1u+9gZGGEW/OVkNIJKRGQ9msQMyMFSHbA7Zhi0aqQMGsj4urbjF5pT91RVB9kMOrjG1
eWmUVR6g/vw2L5sOZgBqbg5JQXP++94seOOccecmeoV8hgGF0HsFMQagGuarVU8d8jsAqReAv/It
3zKkOsSlEFs+KSGo8V6+9l9sajKwDAgQEvrYOSHCsxYKKO4fvaGB0dCkoIbJeBQ4fSvCPVlzJFJr
PfcwkkG/vNg85qfSw0MPWV5JiBifgtl93L2BsARaHcchDCbzCjL/cotfrQzdmyfH5ItdnAzE2oWc
pkOY95vGmPgZw80+4kdfUDafQKSKAO1Ej5rnANVq/qquQq5lDuil59laz9p3JlAbgymU0Ou/rxps
FCFekXEU9WN2/Zvo4lh45fbr+HtCnIE3JD4MZUZQ0bZCgl7OXGrtf7rLOaK+9GPHeLcYYjvIj9Os
gqdBZa1+hr+zY3774CS7+Q67ra/vq0mwXtQkTJPVV0yJ98zDSXj2RkRDtZT7FpHuiN72hz3MlREO
oiwEoTekYzSCXvbmA1VncnvcyYJB2SNlLvLx1vLrXW9jYcBQeG0SppgXnUbJlD/KsV1oAQHHwqeV
qToK2TwrtlSg540qX3vqo1Rkpq6hgIlznh4GyTfoa4CiFJ43jkN7Gdt0TCv8t1SWRKwzxoId++uZ
wkOggfd/yBhDNW0P9GY+OMeu/K3pvMm82DILL8Z7DTCHFmhi6p/asSChfYTZpuWKimypvH7FqMB+
/ac4TWOF4iJTmq/onDaezYRdXJs+WuLkr9eaiCrFPW6voewWt8dkna3ogpfazukwvtDvCNEm9zVm
2KnuvvtZI6FT1Bx71UgnkFEE5SDI3ptYZtegRP5CfgGzFP7z0IWT4XXROS+YIv5h784GsXTvTyxK
/N2xTbC71CfRnnN43fWXQg5rV7HyjXkoK5ztugGizMfHgMEvPt4p+UN1D9fNSKWUeUrNkNO3/wh6
dQNQPH3FWGx6ZmgzQMA/C8Qs3qqyDXoJ6vLnLEDWXVTYlmwzW+0MLyBtV/OZLJV0+Tm4vp959A+5
o7qJdHSZfxgu59j1hidhwpuq28D3yp+6U7l4MmAIUAriPTtLPkEnWYmqb417LiSXt9Z4oI0u2pZx
5azitzkqyuxB1xiTNDJ2rNb2q12Ie7XzPLk1z5qZANfzkLkUW+xlLaY/bi0Bz/ZO3gZP7FcFe/dh
6ecfBmtslU83ZO8HbLvGBX9g2vKm79Rc80mvTvogJxJNtKI+jstxS/OCHQQQLPDMADjZPRbllo/T
DTXQwHVfxQGqAObnjXIDLCFjaLeCbg+bobbeRYDPw67HVAi5RMX5ivTNP+hXOeGOLWnhBQxP2ACs
OXugyuaxlHMWf0iIoBtA8vXS8NyGZr3f8NaRdKsfMo2A61rqy2BSpLiwWr06C7jV0vtILZ74s1F7
maUXPipY8AElY5EQEwaFSNTlNLJVVwD050mmvJaXq+bvePA/fjBKAkYQOvYRpMkEzo8VDD97b4pG
tjbvnm+6wvh9SAciJ5mGJTxo9+Xx5paOFuD4KhTNgQbQCmNEGCLlgy+w/FS4MKsvB6Z5hYqG5ts6
GUU1S2WdVCLH0p7wUJnAIPyeRzFlhe2c+0lAp8FNsE1Ln3YRG0K/CFDqXTmieaSZ+vOLzfwVuZ9y
YO/m6SsnUthvAtdC59CJHE2oWjKU/VPB1BP3Cg5riYrocDRgS+fQ+J7ogAguYGHSyHggfWPwdF6y
VHXLyfqDaPB7Ny9W8H+DIYX9jQxqw1Ui9HyqRd4lpBGNiHh2+7mGpQs0GypxfqzYAfQvskL0Ka25
ymRbQv4dJhwA3givX2nMI0s8abQ90I2E/7SQ2dO/y5+qykZQnRnOYOUhjEJ/TrvQhevRgp8KC7D1
/1hA04VTXz7BopoQRUAXIs2MaHvawREw/MmIyTXs4YiCJHaw2gba4EL9OLDjiIk3IgoXaBQO9D5f
uNHOBcHCiLVgDkzx65LHBWsKzzagJtLHl+Lf84LQZlx8n4LrAWpF1nyb9wJx48eFTBJBDL2Or7tO
aAdbJryA8ozTXPT4NmSEbjX5jvkldr8/7I+aHNwLI8AewvyQnsz8JnbHCd1ZB+9flD6a9rl30Q+q
6PdEAZG7E1PXBKZAxrvhgWWOD4Y2MuMDYc23pAVPFPc/i3myUlLoVhGmx/vIGhC3D4zvNcd/zAtp
YwZkgGrUKFkpd4wpS+jR+cGcQdqI69u9zeNKEQdK+gglWIGAWSenapvgD8Z7JbMNACeT0ZHUir52
XKYPlXs3N207OU8jY9K6lc44jNjQv8vG3ccw6aDuZ5nX+X1jRI+aHDnswY1qPeWZKha1g32XSMRS
Vl0KC6xXbCaAESeV8ZFhATVtBvK/HBe7JyZiJCokkXRYx8Lzg5CtRhAujEBHkFWTI+zU5yrLoTcR
w5SvH/UiAzR54+WoZewxvr0eh4QvfdwJxQnPFizaw9RRum0ZR6NWbWM8OH9g78hs62xNGTcJf2di
ekQTcheUxfP0+LOAgvvRYPBzR4bjU1KSBhsZMnOJIyzmNQPWny+odTX3Zhnno0FU0aW1GhP9PvO4
Bfs8WkmIZOcjD+i4QzczT2HnSrhAT4os3uyvjDHEn3x0zmhges5fOJ1y5oPc6D/VIMvl3n5+XizM
DbjQK0wT7ZMT07vJ1O7tugl4Sew8WdUxF4kQjWZpFqNy71LzumNeLYkd0OjiSxiemsQ4elpovfC/
+rVv3Ilu8S2O1nT6uwoUEKx2WhUUYCArj8rXFuPA5HyeCuTNsgzthkRZV/W8YWshxSVD2P4WHpQF
jQ6QEWcddp9E5m9r0VSVWZFma+WGWRpvEvH3syuM6FfaDcg7oFdh2xTD/TMF7VEdQL6h49Efeajv
gR8Q//478JJfdrsQ1D8RswWmbVlNvRX2TSicChYlLu2captZKsLuZ/z3Txvq4CSkZ6v9S++K5oh1
G5qpyWQwPugbu6K++ZiSnZq6HvdP373+2WFVCtaIxdQpno7PVH5qeWiG+X/cr2srRuti5pI7NrDP
vX0LVLkSPB5BS5yuZ4+Wv6X0kiq5u8RiyVs9PT3MLXq8rsXFpJzroV8h4jFrlHyf7fp6x01ZAxVV
1jpMUO8d9lP/xuWxc7O8OS3SZlJQWCf1owbkro5d1Oa92xTujRdUh42zB1mSVDUG5HEy2GBx6gV6
4sHcPh7mJBP9knR+w7iz6EUJtGbolWWqUlWqPQyXqUez1e52CYrNaOHZ68KMNM+6uIQ0oYK2J3Hs
aOJiwXryZOpUOQe00AIHhXf/ZfgzHe0nZb6b7ldfxyng7njDBChgxufg8PsecdDXsVNawaJDgXw/
9DsoxP6zuIEpHHXuE68HrinwGjVVZychTwcjtV3bZ1H7OFRTPXvDdKpMv+UC/Mt9W2tpOwMCNrKv
mII/YpwRpExly5Da9TneD0rZJwv6yDP4c8A87FlHXWfCxU4/6kqLzspvn7xvPkyLLLaA5Rz2CHX5
qNQGdG2PKKDqItoBRN3fykBBiu6/xzPYKN+Zk7zrLmHkkkKoUMXjk8RlifAKLRIemp+WhSoLucUo
V6EajnycidzzudDaauAq5FTtX5ThxGU9XXavomFEowbJrlgD5Kho9o1YlQZfSm8tAmUiToEzdnG/
ZU0K8pvklg89eLq5tt4IGMTxhDHh1GkfZ88Iy0ChdZSRDJSV6UjQgVz+znLFOr6e8snZdUMJ6KJH
Pa5M+DQjivkFrO5UqNwgG97QhUajzuST2G/u2q5z78mV78q5lZnvy7hMkFaXM1tHzL7asDOZTQlC
1Ld7Ad7i1IZCTHWvup0u98VnXYP/Zm8cjAhZ/Jq6loOj6PmnrBqol+2sFrE1rjAyikRHCAGLCsQS
D25mOJQ520YQXWIvzHDGSFQLjX0Rg8+dtBDcihq+MWKozw5BV/UD9smSDof39sk6apovloyn39zf
PPwFJR/mmGXXOlpmlhi4adhe1lzD6d8lt/+eqIae+3RWeQHo/VmB71G2nWuCgc/dO9ZgG8klIf4f
J7DBaT3H0M39ezb724OTBfv0xoFMrVIL0VYLqi7A8TYqdkFV6u8oxmDHd2lBWWRVPb6zh1vPnLYb
Xf6u9dc1auxOd81ETEZ+surcntn4/8FIlNlCzMxGoivq+2v7W8WsPCLi1CeirXSpYYYU05B6OQo6
FSix3OmPWzfeQ03+qG14uH+x9uouBsV311jVH5/xQ/epkh9pN3ZglRL6OOC827kdJ+DtFz8W9E1P
pR0ZV7ynvlBU7yEby6I/V38SgsHQdVV1UppQNCytQx9IUjeWEqCKda1NNXIGmLBn+8Ihfd2uWVsa
p9MWm4xRsvifxT0vp7SA8CKh9p7fJqGWGvuz94U5vYzTug1QZExqVLmlZ3OgiiawER7BiP4Iwn6Z
NlRenGod9lZWxih4YFYUJ0t6TolL1DFwqDjigvubsr04Oxl/9QLNBYo4Ig4itNYiVS3OxPx+EJGP
X3p48tqUVn9MpMnG04QfG7SGtyUCxSKSocFLZVE1TNj5kD7Ar+B+r7Jo3AQ06ZrTwhSieaFpM3+z
rDy32D+WpyvSxEDkzo2JGioqMsdagYFKMUsJkMCCEFP4ADuyMUUR1tUEcfI85JcFMbaCtsyHI4JG
NKQSlBsu1wWYPYpBrfDAnuWxUG7b98XkwWvRjPCoa04LVNIrTdVjNYZO3yvelgAjPQjun/Vb2c0Y
kn2l0agvOszkGpE73F87TzcgKQzfM7x9vaH5oqsxnt5pywLRM1WcPg5WvbQ1dfto+maSOlCpI277
LF73s8F6FN0z8bWV35ZbkH1jf2ms7KZ5k9yGJUbAvLwnn1vh+i3DpijtrkLzO+UgxPP3pvt4q62j
f0zbzFdOX1J6LOVXdo9TPL8hZT8w+WrceJ9SeqGmFxJFmjaB9q+cNiTVY4e7HeiAGjBzfPdwqKbM
GWH+4NWa9Jx/LsurtkBhzLehmAzyeqUuBs0M2TfIj/j7Qu5z24zI971ntxAbAvcf9Sr/R1xYUBGn
90tVno8rQgU83wlwrnMMiQFbQ10XF9oOD5UiWon6+4bGM6lHxwp54zdYA3wSon0C3LVzAw9219Pi
rLNxL7I4jUuY3Coioqjj36A0JYoHNj6obO7+0ypTMs+K+46OL90XmpBK1HOVsj2vFTC8qSwOu5W0
wIb20gIU9TPx1TWvLi2fIjxDp3n3aaAIdfojyuf9z0zISOYBU11TQNUfZWs1v0JZaXJUTGUhYoAA
3PglTE8aE6uIXSAc9VLyKpOCGGriemBnN9rHrZdYFkZBEqbbGgEbcK7Red7A8l7UymNPmnQ5vALh
7mbObciSYLcDtcP8k8qiJyVtVDtyIwl0ibURLtlkpEcNRumH9hB8R1feZPlG8aMN7eOkLBFyuu+f
7QA5va9cPoRpr6MGVQ/LnVZ7/VXxaOuRwb37PyzjaFeBGkC/d1GX8SDGa2vjMG1kamjeNoBYXGsJ
zZYeKdjzUvjSakm/BEDXGcU/VG1RAOXZuszI+rbmfyWbN4UzM02Tx/pADyl0R9GgiuYMyAsOw5OJ
Gj65NgS87uqCc/SrcsddsjkwlmKefdnj4YoJDGzcm+iFIrzn79gk5JtRJXoSCiG0VRI+3bYO7dTR
LMd7cHBG3UMn9LJi8uBgRciLbVLQKPlFiBOS4wdi0hBimLLI8OmUvMcAU29+XXgkezatnca645rr
Z+bX2jRk0YmS0su+j6xGgBy4YR3fbR02eSJnJMYTWIRxumG/AuaqDsDf+VgSDjWcdrojEMtz7w93
IKaMEzFMwGPR4bkF7aLi/EMutPFZk+hQCDn9Gcngul1SYCUBeyf0aNlfF1XGtRL3s8o3j8vh278v
hc/XWjEVPvyk0NhrE8aJUbgAWk5K5vXliIqSVlSr7FBGZjr73GVZruyfg/niXRF2ddMN3UJHeA2S
suCup363E1gIgSqeKQiM1oYVM9VRo02Zxyrwtq5WEMQDo7HomOWFAlQskQCCsIj5A4pfCPjn+5Ub
/YzTqj/JX2YiGVibV6s+Z/mV5agE8Tz8TFcPROXqghxXAE8mb0XUIr/CNvtuKYGlKOquaiY512h5
Zp1fLRj25zifNO+N3vPfoAgcJ0A6x8xI/uUEvGz//r15ip4j0U4bYeLyEnWu0lL6en7dA/tCIaja
L4QKhifUCV2M/oVWNj2BaUWzEBsHHSyGc9VO3jLJdkafl/rESMa7uG7+gZTWNxLceISDZGT+OkIe
7ZXPYv9ZL76WIZQ+pgMVqLF0SFQd7iq1FDTnK30SiXHOZWVn6ZIr5gfx601EoDIXUDR1ekZ+b4Fz
5NxvC+rsQInJufwoDjaGdcPE8Tt8HF6PalGAYivLx/Yoqu5jMOT+vCIbp2HdidvQPLP1rY3MZ00g
WEg+nUFWdbrbcYkW2NhxxKOyKkV0iHutF2XOP879Zegmo2gjUs7068VzDe4IYq08WRuNbIazqd7X
PytTsHXzHpN2a81eS1aqYfERHGaxi7VRJz9du9WpFGu1kHKMu21lIeiHrMckJJ2zUNundoSAof4/
FdqYmg/ozrFHQsGPhLMjWwjbKno+0OqGjKjxUp4T6yTEmczIuTbd0qznNW6KtyqhImsSW6VPIih6
ZuZQcX6vLKmpq/4v1jwWhlBXkGg1qD5WLMqvoWisAdbEu9nSFMvV2ILBH2d6Eih0VKq+gkMB0QnY
ZfGn0E+dgwK+1xs4kh4tzhbJXlVIPj8gyRdGvqzio6wBZuI6SS37CiK/rYRQWgDwgFwTpoJBFu9M
c3gztMmhrw4+TciAZq2BmHuVQfIfctEiv92jcrZm7pFDD2XmjTT0zfxI8O9fmF6ZY7yd5hXc0jZv
l4eTon9qrUBFvtsP3C/xncAPNRtF2iAPIZ5xh3GdzzD19nRJOyGbQjM29AX8w5IdBuiR4JKm01pJ
jwsk5+9uxtwESsXRm//E+ihb4spWXeE/g51h2RxIhzIlW+hNZ6TTF+2TNuLjb1FqiAnlmHaD4aXK
q7T+7QvNmlIS5q0/UtcI0pmoZgvx0M5+9z8W3UTmzOU60bsbWONeZIsn46WdTU2dgVBnOw5bbAtF
uGIoJAZjZtyVk85PV8+uIreDCu4S9/khOtyySxPN12NyDXDxSde2C3h5+0J2mFy9/sXpUW5DNINw
6NRZTK+G55PggIrUKFcnIqbV6Nfv1YmSGVnvYcnB/ZjlQJJmnqAPffkoUjwUqodlr0+enpBs0m/O
TYuOHpK+VJG7yeHITtBNUB8OQU+MNrTPrLhjYNzJG7WK58Kb8+IcdipDT9o1srf1PImd4+l06bTq
QGmViufH1wQlOD7qxwi1U5+1Vmrjc4bwpPQXmJOOYbmiFpktiMh+JdAq5HJWrhfaQmh42dLYR63B
RBIQNsm3IGeoDUzvChqkgSkZc1FcaSwgaBPMqmIKMfrJQ3MmK1xNTSkDwSUpa1sQQRDBXTvZ3hzN
/AZg7jt8TUIl91jnyQmSF6vmtLCY5ecfaf5omn7LAvzWZiT1jwlvExoDf/plkjmn2bx81mrRC8ff
xnycP/4CQOIy2aP1K6yWksRoIVxdTihQheAGCbFnWPXWeecL1XMi1YiGHSET8yqqcJXoVs+ova3o
S17GzQhA+qRLN6UjU3ZBuZGEsc+FUSfIiB1LPzGrVEVQLS8kQ7mjmUHy5vZW14Qh3EDiy4JDzpgn
piWXdAepaKIOWfUdXH/mgtLpuaVU0ULZRzGWz5fjlXBvrD7+wkkuYSOSDpsUJy/ruO6s8DU/Bg7p
MUrfp5RSpbSBwgTClRP5hI6lcHBrvjTPnZnadmUkIYjG6zBF+k/wlLubuT8X8N6l2BgSQozD2YEB
DD10gQr1WTWAYgiz/dOYolX65WXE4Twp6ESbZ7qvLYTUKD4xbpsdvs/3Fk26kxA0Qhz47C1ZKhcs
rlHv6pBLIdkUurzgrAdL+LeNEEVG8ByqRO+AxjaC3ixc7hM8PFwXc6z7Q5Yqe1I4pXdcKhQ7e+c7
KqFv0IIBGQWpuheRSWSSHbGrqgC4G7Au9tqGI8Ll9P10EL5mnQ5HtzaicTV644JpVk5veXAjXcTb
10nMT1kAeQ96iy7MPydBjQoLJjv1Itmj+Fd9unIF1IDHnUpj6rfcotRniW302qo7Z89UkoGt9k2A
GCJmxZfiBFw2gYn/Djiv1nH3vAAUUBeWAxr5/TJoy8IUSeaUtuD/xxpDtaI0jDYwIGSn5DpxyvMm
TWe9av9eJTJxS+4Y0i59qNuFbp8/9uUVnPsGKtFA8cKnN9ca2EMCyyNjXF93IXGaGg8or+/ra4/x
N5R1G1L/MWO5tCAfvtwZcMCdrH6OUwYwo5dD/eILq7Q2pa+bfdbGPy/1C7dwmXJJ2+yfg06jzfGH
GKa3SXS8hjB0zcHqd8UT+jQUrD2aFL5TV7WBICqpXea/kY1HR1pqZMWe9mtlXy8GMWpsTS2YSti+
6381TcZs4WxtxNHjn5TrT+WpaTBzeT7PjXXOk6HbH78AS7WyOoj4iohVTpekZ8fOe27ZUZ8KK96C
KrR+4LixNJA+1MgjW7/zxQiLFmUAMB03rlYqeVOCjTCdsnQSBElFP5LHDIEufNnzLt1/K6xrU/h2
qLNzH00NYYD8/Hc5rOn98o7iwRuWzb1Evg+LyYb2/Sdz+oir/72AT6fMF9x4lmkasQ+Bqh4OEjOm
rkHdUfsB7X3ePGZ0PJobi1koX00QXbAQ13+w4OV+Q+IAA2RuyieZhlnFk99C/RLbUjluFu5H/F6j
2/v2w5dxBHlyM6xaAfvviXLR9ueH5MK0tFUYNyfP2BfrEQ+u1EMhk1sRnFwKM+YuykkKw3ust9t1
8Hh5QVvV5VFV2h+cKVv4tNJGlb/VoxtkKTEXksed6OWKtwWxyXM5oWBSkFsptnExj0ZO0AeaCSZp
3oyADFqjgLb59T68ImNcghLy+8g5sTJ00R5x5JvP7MPtMwYvSGuy9lbpn/bCUTwYZTPtlVqm5Pua
cEkauRuAOOyX/h9hqPDwNqLh5rsmCdJfJQmRjQ42Gr08P17kmI5J+ar1/kViiydj5IH06eF0+XDs
16il8JtqFMzwqIOcUdnzvKqJ0KhC+9PKNKenubCj6rOULqByX7aCitgrZ2dk//qLmE9/4bp33fmt
UR9Ax4BEfoPjlTgUXJipIpEZkXxbi/LvckFSkWlCGEb8m2Aki+mmEZvqXmBS8BYxmZaJa1HaomBN
18sL3eGCu4HbMKmmI0jxw6QX6bVP5oA/5+Wg3Pvx/BhwHcGHr9krH1io0pPDasc7GVP/qK5el/1I
YM6VPU9plS6bliuyc2QUPM5Wif7VGr2vDfauGx+veOZzfyzBnA4hgIqc0gsc7T/g1yDICUrCP8Fi
ilDigu31Zu6AbfmwydMxzmAE8/WxpO5gVTiJDD9nQUPG+s7frD95qUMQD5LRbP/biEss/3f/hoZT
9kIS25lwW5rnFTt50krv03IHZNK4zr8ZdWru1NJkiTXdJE/UswNPmSQy116KNLhQeD10HPRwYxhd
wHJSvpKYxyF55d/g+nXPCox6VUoPEXFZuhKWsanZFi0GfYfe+A8P+kI0ZZMeCeFdjJ7hcVBh2JgW
CDTN7jZskz9LSk45msLUTOWdLaszbSe+t/OPPDIzWsJDDaIaTOYJ6OPIRu+JWEelG4XDj3hmwPjI
CnuO9WXe/xrYwP199wqU4wFALpGuSaa0q0lbna9Lc4MNDbUG67ApNsfn/rv2mw5YE8gHGjIoZNmS
n5ipC9+MEL2JITcDSAEmhRGBdekK2zQVYGOdxV5YkU4EWffnA5k8eHAYKhbv4pFIjkQ6j0mqcJ2C
W76uXBa7FTX9sa3DAZ4u5Css1MftltM9hZZch7vOoAhxgAMgbO0RVTYRHAhkTyGook11td7Jg6uF
QmBkwRrpf3Ew6u3d4SQq/WtOLOTa0fGk+miIlOfNYz1TEyZk+0oac2X/OXh6N/hjH9YXqw5IYk9T
zvyCqILP4nZkgneCJsoOORvDjkLxlnjxd9Td/atbow/CjAI3Z+VGgD0FL9exZJzPK5OXx3CG7lDn
uxCo0eUzsoEIpNG1rSd5nnZd/yPTsQNRfKcvb0nQVw+ant9BW0m1Ek3hFaEU3e7A6PKjdmP3gPcx
UlHqDADmZvbzZDs2dV1vyty1/49nUevIi3k6h/jAtvHgM4/98BABw1u8AnJewWk7cyhyP+E/LZjG
bXkT98PAmBBc/2ghaoEj9mGivV76Q21jEl0PPuf0BjjhDRLohR0EeAfJORJ+ast5qKt4Z4wryFLY
rxFTm/vdWw892tRap77Xpmx3UhwIg/zFuPq+Oz6yZ8RLQu/ZqhzTC4kEwPrX7L77b6LOzcS5YxSl
qULMzkxYn0MEq67RroSPz/UXTBUaz++IMq15MW2wxkSX73lD9suPrBXdHjm5Y2IZfboQnwH9EUP0
xb6092H0+KhbYV9o560IFashf9BnDKsvMYOeS5xzCKB48JxuXHa/WmIYhozHJAp5EFCtwhqUmEKy
gniZUK3jcpz4hj70vLxxV/yRMiln86KV5rv33vO2M9Wg5N2R0HD+nRadfITMpAm4E0mLn/gWiY+d
86uOrSduVkh936nCmWywgzXYCpP38+vcxdlDhuyXBLieoguKrH9UldtEr/A1UxjDaiIb2VCoq9QV
DapY4zE27210iN5i8k8M3JGNGhZYkNvUrK610eSQd+7W3nUxP8B10MhRa/EiaciOEg3I96pucoHX
edCfHHsydItp+fuPeyOdAbNkvKVlBUrgs3DmVUX0yk9SpHeQTuXc7+R5EQhA/QDcXzFj4o1a521+
dU5rz2WXnjyvpqVMGW26ioEQKhiz+9q/MesMlD6aCU2w3LdZAbqRNmqEm1VbdCP7ZMUrgjDQS4nw
NzlewGFYLPMPs1wW1T5M2hvEZ7PDLISdUCDdBM2zxNm8Qvr22cyonP3/UkQ+Q82VqYxSPFpZL5t1
XrOgwnas2/1+WHkXKyHYEzdQdoodnvwlXbguLifFjpDpD+b5lRKCZKbvc7ySXYNgHTgPjl6ku7y6
nNvDedFuym7SERKTtZQLhhyTAdK2FjlOKiKN+8liBZqgzGhj3D42St+RMYwvyP6muigaCGqi1gSO
ecaCrHVj2ZaUg+Dmw5CuNI5DWx/d/faY3B4+VaICULA4hF02dC/DFrvKPhFQD8Wfh1uYSuOeqI9d
+crxEex3UJ9YIuYooFvLZ4/jtmM9BlTctSrCw1buFndqnRoSRyPzIZot4lIXIG1koOZK+oXZ8NZ/
zfvQPwX6ncNu6BwBqioeX17eKEGnxcbIYyNDotMnyUZBI5nf0PMX7FHD+Hd/XAV0Rg10k4w9pj5V
DrLgTYRmKC/BeI4ixKyrUThYYpoS5NnwJiJtLlR3BANRe7z1Ze548P74ADuB3sAwFdGVjNavHso/
tFkX6aIrwwQRXFlpQmlyxzy340T22OVC1pa/sSOdCSsK/AjxKBRTQwsyNl9jCFFfI5+jqanx0sds
w7+Roc0XZQy14ot6LfI3aIvKXGC2Ci8nyZghQzXXBCNyQ6e/Ql2m1gAfSjFZasKW5yiVC924zfJV
gAKpadbOmhrJaahXyq5tmbfEk+/1RNnzszHb6Z6PDLF9ToOjFOwFKQC2Ue/8d1H9rhbmG3YgbFe/
QAJbeELV9m03qUzMyxeXGf+vSefq2+rrXQTKtKvnovH2VuZLt09JF4OhP1i+HScN+A6IrUjBIYZK
iLoqPKWG6aen2+cFw6Fe7y1Qdr9nCjRiZQERp2aESH4uFi7eeAo0dEPjr3gwCEiiglxlHavn2diB
sfDO5OaamzLFmmxyhOYaANvjQ/XAt1mdf5SBdl2acQhPeueYCcoy7dIwdC0R8hvNa7aZwOH6Hvjj
6BGjjnjx8D0WvTrUjEEgliQxV1kfIF5UBiVRA+cNS4nSFDWhAnd0i64mHwfqMGrdtZGwoqx6ZMOZ
YVQBWaYn2/XGyIHFpD9EU7c9QasnOyPwgMojkzhMhsAjUtQ1qe/Oxudt/L8GCdq+r9Rn6/SDoXXv
PdygoNJKtvkpMgOtv2kUMBTxURHi0HexYStOzMCXpqsVMVuovkxcVHPy6YCxnZZdUlKh6P1y5Btn
bXMlGL2pXosoD5CNsqRpB54xJTjUUYGA3uc7tRr17wyfQH3dP2z14LSTL4lrVUmT1sVzduy+qG6d
/G1auBmXLywRbI6wTDOZDQfV9AWMaF3FHZeoejV/utSneWUCkCnaThm677hj5fvX51Ow/6+mcH1d
nj5vyQT2sVbK5EhrVmCE5QTEl+X6VHONBt3sUWXr5rLTJW/Rq0TjZH67epI4sZEdAP+qKWrFRqB7
/MPbBsUc4dIaZTVyxXqm+UgNkOHCsg7aGGG3SsI8NKNv1TfYh4xd4OnDvSZemC+q3zicKlzhLO6Y
7Ah1uHHa83X7Gk9sHpeudR6UW0b3PUuLg8t8nU23nrUmHTzdoXG9VNmJRUOVUlTgUmYd7v4DtU8t
wOyy/1hENGq5fyevMuO3MC5sbKm2/+PPH1XP9dHMJEhx48NUBACo3D/5Q7zf7ks37jLsr4CGr6TU
pCPQZp1Z/n/psCVPv50SyQdtbsLGCs5Z/u9WrPYmlWnQs+NKVQZIqfWvEF2WuwN6GtKywRphOj3D
cbwfMjZ42RQfnytEJCf1oBik86pBXP66GoQlpe+KkgHpP6f3CMLFvZ3+Ln3JX5mC/PTWOKI/mu92
WIMiZjJDQQdjMkjjvayfeIDWOa4xf5GfKT8jbGRV3IAE/eAGDt3vXFHjG1vNBmdPR4y6xL1anqWB
09SfgFapIG6JV7daeCna0y1r8wyTMwAR90pqu4cusWTcuIJi7mqQjBYqseaxFJ6lEw1MfiPmrAF0
3XdXHkmQBjzGMpZlt8g36oaayZtLPTeE51fRlAjmasypW6hUttqPOYGLI6Y36I+rjTNGpvPxQxRf
gqLHIt+UZaQh1brvE44fE2r4FlLYQV5vsEWE5x5bfskCLZLHiHXRyWK44vNG/X6e+e9L2TirYuK0
EPUu3g4DnuKh4hncfRkO/QJjq5hrmEEbhXBcsGONraM3fpz/gMltgE1iSNP50RMXbSfidtkccBKV
PCF8XzXc0QEK1SK/0oy4/mgrcvLVGDNQ/BoMqRB81cg/qwvNujJujeib+CzwuXgC6gHYOkrJTUIH
mm1jqu1Eqni+SwbCnxFfuKdCNgjycnJiaOnYGz1LZqIBtHpKrWR5n3ZFny6UCVoS+vuqJNFDJ+Va
h3myax2vVRUKxq+sMFh+kvbC8sXcdiZJEJ6NYxX8xN3oXjhCbzP11FjmX3sde2VLHmWjr3Vs7+/D
6vzxRHQJ+lkDp94ayCVHbtQ8roQ8KoBzFpkwGuaZTtQh0lEfBgKhukEuDMDmo83neqTpAOyYud/Q
nDmWUdHbInHtJYkbeF9xSpoAVhZYSCbIzfXHtJ5elpzuMhm0dMSOoHodheisMQnG5HtobJRR2pdk
mKh0jRjWYPGMHFapNnjbqdfueNmyLnJv8Nz8qMiSaJxxm8C2gkhPGOECwNlv3m7asndXb8J6WYyU
vmkmPBWIN9EMWpQxcZkpYFvKZMFWWgD1a7N3yGt0IHm/efcxkHGZCguT89+ppsmmekiIVD4StiYs
rwIprFOfmSaPrlwl0jVsGpaZKjNTzySziHE9jkgS33T2hQCdZYKIPGi5smn1uHI4SgzfUGG2YY2R
CbKHCuMUIq0H9Sn9Q8DSUQ9v8n6djT6EndxKowV7ZzVq949yGUjUtFpBaQuakfD5C0GM+PPD7a2j
4dOyanenqJ1XdLq55mLpwjKwA3ibjq7TgTa6XoYIZxPAfEWeZj0CtTY/sTDOqV7f1v1D/R9B9SeK
2zZ/YAXueR3T4tR//QckYhBVHi1Z8hVgVYCkz308A6pEA0g3QFpEfYopq64t90liOQ+PkvGM4Rci
zWybhkPGCr4aiJkEJES+tYQWoepJbdq8lUUhKogVLZNdVXxtmFxVLqptkLReVx8ITSleHYOnUv2m
+GBqB9kZ38MHu7/Zos4F/YTMPla8mXpXI8WwCGW7U5fe85S2z+f/IXW16O5E43Z5cpN23NhzpAgh
aPl8aC7Sbubh7MW1d3Nc6x2702drKr1JbFK6ntiaAnLOzDAw8l4cjvRaJC73CVJZaBzlliA15gjI
u6V8s7sfNO4rGm5KrDAVC5WoyFnaRT8k8TSTJsR2Vi2gs2FSJoYBtfPSL/g8LdGNph6BSggoyX77
PyWc4HYdX0+Z6qzz0SpvpaIT2RklZND8rP33jOGYgwEFMqVIIkfBjDKPCUKBuJalDSOt8wgmIo4B
rfQJR0K08by329d2H9+QT/zwofGwBKm8AwieJE3ThXNQ+7oU95TTuSJsHxAm1AeaW8YorhjD0yHG
rvx5ip4/ooJfIr3C9wJ7rAWTjUXwsv5LlWmfrPgAgvNqPYm0Q36W9cSCEX7RS3JVSPjcZFvSg1N+
yc/WYWeccHlpxKiA9QUMzEZuO7Hp+L/UjGQLl2XpaQJQcXIaKJK6d+zHRrDIrgGo/BZ05+SxZbEk
gSR3rjLFuGRRLQpdqOA/5UKfPvTf5WNC1jYv5b7QYCuf6CVrTzU4Wt8THD+JBZWXJMUKEAqcljPj
mUlvwi1WpA5l7RbgkHe8SpUGJZW/bWRBEKj5vsVFTuLVXjx+qXq891V40aBwBHXHg7+cH47J44hF
Ew3Rk1c4oc7r5O8AJvt1YmFvAi/cZvx2sgyphPAfMr3qSl+S5PynyaYF4BhB/yU1Oj5jjoLaTiYf
v3FlDMuzuEJu59qbJwPJPKhzxeUIKpzuSXN8sRDegZGgmNBbfuUMh0qTPr6tVZsXG0cFOSaFDsBw
JvloTkikB1oJ62wkB3RCY2WaYw/Q8aqPsfBWyC9SkByL81QzEJUv5LsJ9nk9PucXPjjwtFIzLSR1
Izk0H7w+U7P2M5aXvmLKECk/gbESeusJEMEyyY47FUglY+h08DKE1lkRX+8++yye0qQKlS8abVUS
aajxspmTS4BD7t2q64QAc+cP7guQkgFEXd2lYCL8v+9uKAKbE1r9SeQLG5Nwa08GSh0rNPk8BMe6
cFzvJ/yeY80C9IDHJB4mZkEO2dx9a9CNC/dVJqhDQivoeGJVB5R8ygxfn6iiL4ObV/vD5OUdzUKW
AEjQ0hnl+nNVCKUOJ2JpcnEILFN4PfT7mnJfhrWBVI9dXHpBUQQ94rRr4g5av+DNRI9RFavia0hh
c6U5KQyPa0Ke7Ln9afeWjdujyJAf+fDsNvFKdaW+E2tQ7PiNFh85wYsWCJ+9gx/5XJHzrKf/QGGh
GmAOascQjPcKQGLb0HokRBXSXPQNUDcoTa+oX9QuaAPYh3Sk4ebtwYodjOq0XJd9BmAVzLDKX3yD
Yy+KmOPzXGRDEwQybLo0UpOdqIo2UJeLiANirQI/nBEYHMepQ3CgMLubQKk/G+570+WBc9XkR8Hj
9p3C+GoS2mHhcLZwJXhgnjjzfr0ka47o1AUVNgiDYKkWPLQBSsX2ocj1Du36fupDCaHopMSPGtmh
kT9pLV5DdfuZchoMhiIIkxHBHYQL18KCzanvKIAmy1BiKUSY9qV71oaCONg6Ysm8JXTXOMJFMBsH
x6FSgyv8tc4c7eiOjTTiWlbk8l9D1wG86Rtz1DdPYRk3LXXwssGlnjc4Rs8/ajpcDxif1gnsemIt
5dCXzMoVJ8odHCP/lMJlCK2/ccPuPuZgz449AKqGP6DOzT3gosscWoGj6YB+/iSTzDV1GCnbxZ4e
zNtBkx687cLLQYDh3fCDWTjsTdwKF1hj9ZyGQ+SYqYg7ULcftSipQGRI0xKhlf0U6asK0O0mDy9M
gfL8U21BL/gxtID0QHrepSCYNXpCE/H613UiK+OnytlzL3zKi/kqQCzQGW0frfXKNSglkTZ8GBJ2
vLAmdjx99nLS9gSX5ajUnu2SOkcCF0WadjRNbMfn29V/NIz5Chqt5DBNTEpV6au0hdszA63LP+Jc
me83M+Jz9/S42kCzGe1LjBU8/WqoFCjdncb/LCVqwtL/e0MB+cB7DGulFJlgsiaqAVvxRf3QF+j3
yXZObnOvW4ZulJw8sz1qJQ1lLVfD8RY00CjhkoEdVaRDFFuWWjYANnwIHDj/3QqpDBEqMtd4jSIa
Ffvac712RcSWoG11MubxLhPblRQn/FMV101OwRsPzRw7c3ffGOlQJfeVIHGCAa9+Hx95czHfKQH4
txPFN3DghAsXE4HgpFjRVL6E/4GbUBeRiz8r43GS3HjicP8HG0fm/OtKANhnDag/bDaArqkFVcak
cO4ujT5cABmjjI2qWZj4u7jUvHDARluGMNEQvZSudUGaXjc5TUPIMg2oVlnbpv9i4JLEAAoiONMK
+oyoka2TaN0eBV0s6+tmxIEBX2ffGQZXv2byS9k9Yv2zDANsvcUo7z+hotSt4QmmoSkvDzmqN3lJ
BmjVXFvvxpbkBClcE+7aQYQ5pqSKjuyZ5a3v/p8PRNvkP5OzJTeyv8ATfw+hZde6nx/lEMTfPbgx
Ml68B7jrzRp45lIdauolCmF25kMs9Ikv/4FxjPrw3BlY3nZspDwg4Nq6HN2Gl3AZU4BO0lm0iTOE
IzsZnvt2aYpF6tUZSvMx/pCb7ogTdVWP23JUErF/CJ3LzyrqhdL6Qzexf535qGM/0HS0aUOD89Ki
oJKfUaaInqp5yWlN6hEqRJa5y0bhMLVLLokIWdhdALZ+dnTkpzJ1ik8yNcjJLaJWbCFRbNxZl2VE
I4+lEYW9/kMAN+8/NPR4eEUjn42jAhCpa4sQLF1xtWB/9oiyYy3QW0XR45EwErCbANN7o9E5fvBK
7vqb2ALSrTQVO10Po+sHmyllfV2784saqrEoml8Kla9O1dG9q228sgcDFsio8jB/lL0wfCUUKEZj
JmZtOXkNByxxeWl69FCoYBjYf5AzKXkADKEVVasNd2kbSnPM0wI5KEVyp55hWoSv8p5huh52ILhE
F7BNdv/8iEOWg5XEhNVArFvcf19gDEg449VbSY5qS4jU77B9DeNm/jIU4j55U8P64hoFXu2/2dv3
gTMzFjWVXQJk9/nPB+u2rqWWLTg7678r7xosgVEHirEef+cjUZVh02cweOdnqIVqkY213CxExj4Y
o8twUSNFCbGwIdeaqfWbteGG0dvpIEmhfSJ2569l+6zkBTJSacRxnQyiTNjY4yuFTzBIJXWgUCna
TlVlUWh9yY+SzL42CALWhy+P4GMIuQDdpUyd8m5h3hn4z+QG5VdqF20361FvJlTWtyMgqBEAkcCz
WMGDvA86uUknnKF7AYzP8BvKD1lESF3+fe/nEmLGCwxScsQ/wV4NGyH0AsnQvbt14k0MKt8MKgDr
1+XYCra3PKsBjyvmxyi+7AsHJyhWGBDjdFZIO++CWyK0nYhpwa40oHFcIXNr2g5qjUgJW3XSd8rM
QIuv5SDqP4OqoKD6wclohHaRNirVyqDemARColo4HQDw1XJ/DgbjjhGdCwbIePigL41vWEaqzYDK
ceHYZZQCEyhJ+8V3YRT54B5/twYJ/0SDAFi6G+6Z1R9H3ADVfgSCe3fSNRFZKlzcTiSAoU3E6sL3
UnBBxPVpN7w1sKY7Nne4cbrw4meDLPOlKShm9uLq7xK+Bk1/rkWk+2cCccKzzODbxX4P1KiSVIkK
b4qLKJCtHRhxhd+OsMH4P1tojp2+uFveWx5ohgf3dN+qr87wj7m7E5/0CNv2q41IQYKhTJGCWIT4
V5SC9vZWLxApDEh6j2P24H9zlW3mLRlUcKdkNrg+/R1cMQomaoK6I9c+oOXv2CrlsDf3TT3wjWGt
gJ/bkOeh3omOAwV6w1A7NEnD8GEDRuqvI6hHryrS4MWSkPgpALLOG+rwwqQ1RPVL1T2TlQROIyfV
NanemziwjWV8ssTezSlL57Y1EpXvlDuVzr9BMyZCafLG8fDSFwAEkIh+LH9327poehSVMhS7hwfm
tx5IJDYZ1dW9NZeTiwT4l7NfSW5C21pK9q7/zpgXD8o05ezkyMqqtxTTsoXL3N9lrzgNj7PTqJAe
Pcwea7qqJ3daoLSQIqXueYOwx9T/3xE5eH+XPre6FG0YSNNjdCv25c9SgKuSBXsK6Do3Rmjdgmye
+4yFQIx7xd/M2/fcxnR/o05AKqOTBD1XsemYyAXZPYGKLvicCI3Kbe/fAufi+chv6K6Dky9MjPg8
DfM9phI3vpQ6aD+jCFpxZPiSqiDfW+CtjKALbqZmpUltOBDQadzTZX3ffErGOBLnhq6WDjr3zHhA
VbE7Urk5ayYRxdnTE0OSTe1Fizu6CUqoQYpvIJdkus5wMfCfIE+8DkCG1jheTBbxzmVbtdCyXpvp
ekNfu4+jbwnqSo8/7HgDt5hb7ztHKLTmU50wnmFVb05nTjbFJol/LddWSzBjB4qrazZDGnmB7vbL
1mHdjbuOYKEPeau/MxQSzjEjJpFzgEouXzsvqQ1pYzn/7ObCuv/IQvsiE95kXOi6kCDpuOrmqmMY
T6Aul/23s67TfCxyZjs/mxOw09ie5CKwE9/59CJ/jOL5/Nmly+Hx25wGSU2aCfKnC+KPFAPyOG3B
MRcdKkU+6fEizfyPjbUQ/h8VbmFyjaVwL3+PDGV47uGPPTMLb+SfnD2Xhj3JWz7rPhTGGShY1E7H
2y67XM1/3XaFUse0xKfJMcDG/uLY9rFcneyyuvQsds+WXltct39Uw2fHjp638JjboDP7C3DW6Tq6
FAOQOOuDs2r+954yfboYC0lXDXrhtO5iMGrwLtoNDvM+chuf+6uP2itZ11nwKCfmrtS//mlSt3FX
PVTqVOpb2OCR33huV1WPnlEGPBXm/s2OheutD1BjGISNFfQqRlbrFYDSu5nCZ32XWh2RDxXn8IBR
od6s6Efns8MQHRYtodaFEmCsi1kSIRmG7HDLH/QbjZDsui6uoXXrMKRUSBgSlJW4Yy0FcOW2Z6mO
pFYw/HXEzrmw2hgyIIhaG3m3NCGJqCvN+cpwip3GvG+lbQAhFR3GVJ0ZWhKu6biwZiUruU7iP3oT
DXQMR99umG9FdRQqUg2MPXt8AL1hI5TyKc/j3/eXaNn+18dYnQ2e2wm6gH7aUcSkMd+U+f9/xNbq
Ldguj8YnEdkyj9sSKoTVoHAJdCUGq7U6toSqcsapcoPYiMDSHckl2ajmuel1faoLRB/MF6g9VaGp
HMXFaY3TL/oIbLPZ1F4cmuc6mcWh81eW7ZLAFy7PImcK0/1njc2nlbwrrqPY5F8LDb3XhcmiT7x0
hr8VFtSOpu+njYA+i3xhu7x2N1zpx1kRyLcD3Iv3hEpLjleI0DI3Fj7MBh4+TV7WljtnE75p8f2W
VfNb0MQUr0IVap70CqWAWTndCOrJrBqoV/PJrllP+JQDd+fCAC0VP9zaXQZy04uDfnai0BZ8GsfN
hGvguOpKkbHy+YMR9Blbe56mANJwoMrPv/74kc3+hRYUFBCuFIVUS9JudI7qLuztnakFAfzD6oz3
ieYiugYGReWEWF5yoLaXq7gPt5Pa9pefiI9dUkuzT3xD67HptN4iphxhC0DzMuEANU83x2vVEfqP
+o4HOGp6r8oJkhlozNpLMFfG7iYXuuFT5FZBjIf2dRLuP+9aUNsQUfsIrGlZ/TZ94Ee+T6KWv6nQ
QtQoM7OAkGRPoSMBn1dMLohkGg1Q8I+LGvk+M6Eot5d1cC6GW82sUj8G9h8FCaUa3sQwvFRSH4L4
4cy13UBndUWKdcxXaEAKFQ3zpru2hbrgSXeJY/34jb1bNUTgcuzonIq3mh9QQgKKNUYqn9c1nvYp
QbJj4EyHNoZ8rrvQl2wJ4dAGLH4H/G48+YZ9CBTKLXHZSctJcPGF0k48wGbgzj4X1h9jiULP5n/4
wUW7vOwPBNTn57euwvg2OXWQLw6Vhnb3XgpKREs9+vuaW8Unbju/T+Ri5MhY6NXNM5ZS96J/2T7p
IGy5H27tqn2IwtSKC9CW48gbCqYC6Y6/UC70YG+EVqp2T4LffLeuW4vRnDblm7IoDAvdw+a3d3a/
Rr30oOGQhmcInB6IPDVofGReIzaYFPJxmx3E8FtZjD/qk7L+5NBPYj5CiacrqI4zWNdE3jSgtYfr
Hc009rM2fuEsc3koVUnuA7J9/SW2d5IghR2axLyngZ0OkaoYKeTlYhQu7Y2Mc0sZqBDPBaGdEXmm
i9bmX0zIZWOAtgbHqdAb/pgnPG6WmvR24r2a8ZYFp2Vzbe1U1He5HbmQTtVWeiNnE8Vpw2tWM3hl
op0MqkUh9o44Jwu3K7KIHb75uMrVmTnI8aFJJLFR08EdFG8XBgrBn0eCA+gFqvMpnJVRgdxghFuC
iW2vpiRBdB+9hSJg+Ts9ya0ULkYHWzUhshOQIqXvpXBTZ6bPUhvFaBPDI1NiPSfrQ4nFWSF31xbw
/8EkxHcf06EvcLxQr35DDEJubku1y9rDatioW6i63HiJ4IhF2Rqq/xPgwZ27b619hVMTuwWTGQPw
MFw+h6CnzmSnpX8cf0PXUMdHMjYUVEgJjKYPgycyo2Nh6kSlVe8Oz2S0Y4dLzWeU0axsSy8a//mi
lzAVq7YW9p+EqOQino/2gPBlTafqy9Ap6KTl3xcvYaWorm5dUzKXeucFlSnfQLHhXXJRJcwirtub
/5qq9NIqVhJGnpPaNwbrgZiHjaGUbwIaChaRZJUiHxNrcuW6XQ/qWvTfshZwaXw2ULM9NfTDiABc
O2rMkpbmqUsWfiEIVqNTR6Hprj9UJYULdIMGsH56WLUxaTbknWGF+SfHdh3DA09WG0vm2tpacupz
kDjlEKDmeW1svHUjKpSBu/vJt+LCzsJRU+XdlbtFbg501ae+2NKx8kUdMKRR53GYTuiU4J6xfvEB
uiCwYWsRhvOaj2HJvk7aoGFLnvMT2YsBWcGmzmS4x91j8bmPJDSt90aLdQx2iDtWu2g1ZVHgzK5w
PugXcyYQUzFwHAd7EHK+Sqwto28HjtMqGr7uwIvuO+vy+zwigdtXIls/WSqLYheaX2Jg6CxBMY8k
vEZGhESP2hifcpMMea8kn1pidoh7Qa8NFl0LsUpGst8WVyIgjnzAml2rN8MSglOGUqjY7cVEBpcJ
kj+QV8v+SkX8B9+DBCGpaB6OcS/1yTGBbQ46QARvPh04FoZ9hotbnmRKagSv5TrC+NUGCLZFt2Ep
DKlbVhMU0MzDkF2wRm1RUvj8Y1SliYF+6A0ySnIg0fHFdYb61nVePLtuRkw41VHEVVsRYw++lWSY
BbP12Q5XQVP25mJIh3hCszs6Bjkg/lklHGxeKFWkV/wEX+B1hyi5Bui7jIuzDxqwlaIcmlItbay/
VIWOHC48kUquaE1F8TPuK7yWoFiIWPDwYfq7x2ZMtEKNcS6vu27HGYbIQMfGnYW+sf39X1A5IocT
z8vGV4TQXelV3i8f5JLorVFtT5q9sh+PAiy9kfHGbu1pDFWQ48O5OGGqRavMhlKEvcYcCd73w655
mypGp+wAFvZAelJWN5mtimkUaELXsOsat9fVDg6RVw/1rUF4G8BjBuTrvLG6tdam8/QluF10ms0q
ZRCd0FfSWyS25JLu+r8rVong9x+klpKhFP+PvO4GC1JdnpfG2AV7hfxcyO6DyVCEN/5FA5QhOFSa
FOp+ODlYK1wnJM3FyELtRcsXzvp/VAcsGH4H5lFyeLwdgx39AUwM2jrtvKrZnMgrsI1q0j3fy2IF
LhignBQYj0Lq8A1BkKQwI77oupIGFy7oKMuNdguP2fKgbVkcKsYozdla5p5EmezEcUVqC6FuBZQ0
OaNtrUuUdrPyhXV5i3eez0nBSceVYqcxJCwKLXcRxRvfmLt4Kah2gdwqCE+43uxuTcDju5m5yvUM
+GLe79QKVradtMygF0+ikhUVecWne5G78XntPmUUTG10DtP5HE6Jz194QF6Hbh4LN6WGeod9EiEL
W7PgiWmltEgS/HbMGvRnHHgkexwH7X6BxiaO5fMjLyg0IHyCSoLi075vP7Ay6z4QKX3Ru7Vw0z0s
7UOK1lHue47tCerkwid7W+SIURssI5AgfXM7g1xbFu7G7TuijGcrIjuIbvF7bxJ6otvDTER5t3Tp
ywu/VZuAdpEW/mAJJcMhEZY0gEjRAKSxPU1ysi4sJEIuWdhp/P9rQBUK6aovj2LYDVJ6SaXM48LN
fVi+DRjcQ8/P8YMNS5nLugeetjFfbbGyHt5rTnT8IV2+PasGPJOhEGFh5Q6CQ4bBvx64Ye4sI26p
1VIivviy9i8w0jCsaXAY/CjJs6h/JwkGpLoQKhZhKQjnUWPhwznTjv04jqAdkzzG6/NY2Qg+nMu1
4OpZhTEcv7bJ6+4VZ2m4Wu3pXgoAUjTbdx6VdKEu0S4pg/BXzOnkuyvFwGFyIWVuz6j/JW6f+Rvw
ViesO7PLCSK3bSfTwiBYIHJYEE/xzSpFc+EFvt8ptvA4FFkCymSFSM7AxTzE6jhy00sMhN6Ys1PY
ZES3WfNHQynumCACWOErBc4xpv6s8iXkazmv4wQuWJYRSVSQM8MuMsG0SjlvRSkb0nXLcU9yZqbW
ihueKTMYjxtW4qJpFOl6fbsk1O/4gCE8UzrkZrQNXIbi/Kbh2Oc3L/cX12U2uN+AIVRwlqDAEeDA
xx9C2p8erC1z0PhvDHlQkGwzICcyr1gTkkt+qf4mV+Vo1+F/O3VRoKjVOu/b7aB4biryTQvq0G7T
rd1DU4BusiL+5oED1TknfH8oyDJsTKe0C00d37vUGBpnih99JkYbzECtYuh077m5DdfD5EYu92Eq
2mdcDQTwAnC8kj7HZpubSJ4go6m6h+T/5qH80c1ccUDmoges+dN8r69ODwYXqNyvLKYLa1om+vqG
aAsMI32fREB3Bh82Z7IfxUd/E+v9WZb1sXf7VU2nqB5kEnI9xguoKx+9Tj+acD9dONKaHys/YXEA
Nf0QqkhVOaCh/Ysdos7lQ3YNFEeztHUrGbW4AdbEvMdNRzFNmZs2PM/FLMBtL/xp8BU7+pkklNfP
ET8tbCFIGic2QSubOuD8IlVtn03YrHZxC9DOYaQge6gAyNZlw2xYytfqCHMmYaS6Q3O4gEqDEQXu
7idD05Pd3clpLFJtvS1GG6yPqY93YMUlrF1KY4fCGYR2VkUVmfYMef/l7IAbec7f9fpfSXvCuZOq
FvcY//9C6Eb0Dingw1fDvmaJiIigba2wDw+zyrrl5X2HUefV81zYWnF6Yjgx03rv2Ihh3uq748AR
MStwKs8gkFvISJGDOcq1b34ID1uAe4gKu1rj3AwcPY86IV+NaxLwdoJaYrZVTOBxHI7ndRykfi8m
bkUdI3qDIEDuUjAzbcya3Y/+g3mEgKpvCiKEMYiD4HSP24C30DzvK6ccpZA1JMMghe9cyhvHv8gr
rCB7n90al9y1CKJqnRntCP7C2BwwY86npWe48ICWb4fhtc7WHRGkxB/bU18pvAOPQslNV5MTOpP4
dK+wnQ3RNGHrpNE3bIzM6EcGU/O+MHohBmZexulmaQVXfovODr4Ed/8KOkB4vqyZ+EXkWkrZREkk
6kzxGPBGQGj6DKQ9l2yHHjHnoJJ+KqQv9eMWEm+j/h3nm5Qk+n4Qrr6VkOFU1k1fpFzDybmdf5VQ
QtOAtT/ON8jNFo93sGrKvGt7eMmr+gTQJcffAEJ0BmT5/rFXYXvLNZK58l/17FyED/6sbN0e8VBb
JoBuSmLXOufKhXWHAz8v9IH/wSpXMrBUlQeQ7WcLDpYpsVUGi7CRuKoPf2+4UXkxc7OJSZnA17vp
aAt4XhTFmTHhgRQCCl19lo/t60/onMCSW/ldWYwP8QeNBdTkIng37fTxVHBbD8wRFvGCInjKbt4U
i/f5OrqfXMU2z0KXYIDkQGnHpkA0d0Xq/qPSe3++YzScPo6f/dWhTeu5ClVVPs8yx1iGK5UZ/6EB
bMbn851wEkn1ib4eFPeFbIR+60bd+keAuIRAJZa+rNQbvPg4G2t725HsyPuDHLyQYgWoWUNJEEaD
AXRZvejbKCRYhXFpoaktAK427QGqigkCtaSzmYCq0XLjSS+ql9uZQzR5dI6wgkHR8s0tN6FAnxpz
JDpdoFSF2jslmT3xrm2sucuIakKPErRUWCzfTbU0P4ctjUH1gQ7SbM/bmSoRkHOl0KICarPMK8CS
QF83kp5pBmz+YqjN8udsY1nmQPeHtF4dVsFaGlBBpZ5cYly6ADkyxm6omZ59lOXOTO6suQ/+iU5W
pyrOQJYAZZirgWZgelJs6O0sAbMS3A9epQsJQJPowdAU8h6e5pU2vtrqwTjTzEKDmtbyCt5qUSvV
QyWxks0nFxFh3CBmSri8vZDUVZ/MwPxoDd2NT1CbQVoOjktlCd9J3feIQLVGd/R/1L1o3SDlz1cH
mKgytTqOfCvM4Rfa8PCoyWCO3ebeuU4WT9bD2mMTk1KfsS5ATZXnvb8mFdCeUNZQw6hW5GFhluNz
OwjACpNKMedYOwfmyzteeZ4S6eas+NoEfkMgH1Rc1x+A/R77Uy0Am1L0dABCzjxfuV5OyJIqcXmT
+dgNPKx7JV5VNBKa2fPrsgI95875P4/P7hYWAHkeNPtPopOxkxzOpBBJwPaMG18t6wzUDhYEK6xb
YHSjRbZlXvrpMzr3/2Bj3gMKrEBZy4ikduPjjGiQd4pINw/KnYjyUowVeCWwYu8hvlWEmu8rUF+V
JcPdHNWZm8nhpOI29fjRej4uP8dEAjVWLw5vMCNS47AG7LKrSj2OpBpW1FeXt4LUebQxXy8bVcwc
keqrwX6lHv2xPJoA9NOA6LXxffdUkjlF96fdkuAsXWfqsROutTiG1v8fB7YaLhKs8QYmgQmq8eM8
nZ6Hj5A2LllDGirvybEXvnqnB5/c2es2CTEQpESE4wyp4L2rZ6cECYeeFryK10Ocmn+N0zCLbo4T
KPPqeKuH+ic7NaOyFdfuxzPEuGyphlq/t+MCOCEEipMlxvOriECp11cLO9f9g7EXtTMo4ro0wnby
nGyPsevAMMIW5EePjKYyLSnOZfcqLVQJtUSNBkgwoTnET18nFj5IpOeY5ApqbLGuk3v+KM5kR0C3
2uAWJUN+SqMf+2S3S4coxcOCLXAPlbaRhhm6a87zBBsk7TDR/8gcyNZKJCpF1CAPcvyHZk3rg/1i
cZDhR6RfLVNMlYE4keoD9Zy77F40wLHkQPfLxRifiYIxJmlM9n1RRqc192MT1m7BLm3F7XwRYg66
98DlSc2lczgfmDKgdbnnD/kI+0g5zoqmlfe1POIRCmR3pJ9gLVrZcUH3IavIoygrt5zD9P8LyAhB
wG1FQS/SUFYeP0u9d5xePTpLpCbdCmqShwWs7MFE66LFmE9v711H6LmB+M8oYMMFUrTMalm9DY8/
mZeu/7eYSUzNslfI4I2sjwkD6TDMvfEtAU0UI9EBt0op5KjtzWPh/YTfXfnMGC/KiMvtsZxhPEiY
Q2JOGD5T7rDuoCfl9vRJKpme72Ti+Od7YflWT+ZYq+RcyW9zI3biewRFE069TkM96kZsb8txjkmw
VubcsJrtGYkVVOMCDvScKh8cQ+yASr77vZpwCbNLHi3KxHpowk33DOJWlryaY7dvDyy2YxaiYIGe
q71cBuTs2xSfm3iJ7vP4LoubiqrlPDjOrXdOD/Gslx0avsGGvgJ4cCfsqjHONRZdSzGHls7oHUIh
LizQ7zOMukBEdfvtPXVfzK1CGEyHB7GIOcG19avvg1cPJ/aZIabyIVzX8OYGHudsFbg3cnRO2P7P
RmjFDzj1iVVdQgxHsB4uOEIrFgbjN4CE1jDizBEyoPJgDxMdzc2kBKWa6bJproCnJdbEEHV4OHLV
2jkLeVEIfYGarnWpbT9S2tBUb7Gh6EnaAvTe08WW5k1oJnsoqJmbSbQo7YcHHNHfDw8fLY5hVsKU
QKJvxMLGxRFRTvBsoJZS2j6IHOop23NdhLNNrNnLm37NgAK1aEyn/y9Mn76utufzaCjv3u+sV7ep
ik9mgsrhtmQU0VBqQKyzLJ5U8AKjvekuAW/XEOhb1pJaATpNRx7Qlo4vy0Ob0BbqcCOHpPde1nY+
cxadT+82pUF19NwHKfCg99nJOR97uYDWUL0GbmzYTYQmaiWSVoptZ9JEFsJf6crY3Qw5Txp7hbqQ
WKPDgRZ5UqTViPLpINRVTBahVQcU9v/KZEoDRmXIvw3oF2/Vedcmm9GkcPrjrIWCClXggoYh25b9
H8M/V+D0xGUs1H1TaONUpntoXL2dEsvHLe2qNPnlv3gx/lciI5vZmXZ4lLsSdlI0sC9CZ7TfEkTX
V1KtpRIdl/BRMLR2Qdd/Wtkl+CTRabROm3FDLk6Jcq7yY3d1Zomq162dELN5bCa+mtnBxu6LYw6t
oWFh4MLuS0fynjhxbCZDEd8yi7VbLuRijFuM5T0mzi9JYe6Q2v2TRYcyScC7jZ/jmlwY+mD7hANd
IWj5SMmDi81kjSIAgE50nRrYOxz9MjnDl8lEKbGx70g+uAjBK4L2ao4Kl2Z+UgtksZke5f1IBjn/
fo9Nx8eymo+PS5DuMTRroYfB93U6wLt68k1ZrF3xA5ZmC2hBY5DCvrPbE5GeWLxY87d/KuwCeYNx
SVvy0+GHW4mqC+BiHQwoJvzzJ55eLmW44Fu9bAUw9ZWJG2hZVLYZskKiaouVdIfSf5mPN5eDDlwm
9lyx4+e5uN1WlBRYN8Wy4k8bDY3F9XU0kQN6yOgDq+3UT1bDOuTAE2xLLpywXThan/GyMKJNvFyU
6fdcoUP/rADdmuWv5XUJ40BqdfVo1z9k2hHKjKnco/Ga/rogKCAzidPT4+YWYiw4UMc7k7vqjX1T
MSFre0rp7yzBlOI1nf/JH9rls9DS5FEmuzYM8Fwj2JYDPHs/oA7DIqj+a3wdzqqsgLsRNlLrEQv0
YCtfRNwnjXubfPSb+HZMRuKwTQ3wadBjhEhq/MqJpPxCVK8vzIb3iyRfi6u4au2n76uNYOZiOx9x
AojMokxdcbdBKGI220/phH8txerZQ8oEaVPihskM13DOlR6MmS5suUafAXjgSbicQfjIhBlLKQmU
Fah39L5O95KDD4/aJjTAPC+/SDMSi08k09+KUm6sWQcTdtTgqdPGnJ5jTOAHu+OLV6fCrXnr2qLE
AbA8Q/HFD/RGc6HAl1xmP821J/2pqAkHT6G0VV0wU5XH90rporKaul3l5kcPRDAVifMH9PQgr50S
dCfwtH7XcZV0JiVlhk+GlK9wpbtPGQ8erRh+0tj2a3m5+JNRuZ8GtwjgQCatFmuTlVrtgOeJgMfd
jhgFN5QCBvfGi9NglnkgJ4HCb8KCxHvzMYfv1W+Yus37O+qg2vECBYMsG973c8x+9hrk86Tr/1lT
trxSZsYJ0/a1DVT/K/+EMM1g72+dlo92NOvNGBgX/1fETB9Gxc/HAWgMyg8n2EuMLx1OXCF01umh
qdOeoghMvz3J4fvzuncZzqeh7vp7S8IMkVK1CgFjub2ZCIlETpVUqsap4V/ODpj2S97blisaKMQC
hFD4o0mrboO5GCGuXma/D4ZGOzbnV7wtLGBwux8d5NYaJ2AcJBLRpF72sPR3YdUm7DY+WbCrxbH1
8iUCH7y2Hpq8YdtxNP9w2s0+F91GAJSHFFcBaBEsCUdXT4n8WnvBFIORrAID9NPO/FiOKYpYRmuT
6Mg7GpM6uIMMwlGL/EyiTJ4cQhktXNFrgOIQ3cCdmDJl192pLAOfC8wngnkG4Lil/t/kQa1wf0gX
qqyXhiwugxuoJ/xwupABpMGDqzlzR9btVOm4wMwmZN4Pf6njqPh6HnMqUbWmPJr+4ayogDsqvi+E
B4XJ8PdIAlntZ6CvHMXBD3jxD1QXpuIzDtqEnl/yLU2vfZwSN+T7HYUGUVrwJ9yEE29tz/lUc+Rp
ZPAWuh7CJOLcBtEKTTnQl5YoG0noDYD7OYQNP9l+s9CuDs1n5iOBcIbNhsRyMuhYPFKXMLRY/KUQ
wP6cxd5eo+V3But7KR1+fNuWZnt2Sso8a/Gnwb/OJ6B5n0Q334/V2uFgjgB7f5xbdi4OM6Q4+8eO
A/D2+SMUJW7up5F9t0yaxtT2EoNsedFM2Dv9+Ygma9Quq8ZnuOopqBsAQXS9Nz1i2aUPWJBO3W60
UY4pgP7xqfwkN1Y7s3Oar4LW72oJi0hmNDwjUfbKd4GPqv1kgBjFrt4QN+GNdDbrK5V13hjRV7av
imWaJht8gLcKzh4rDt7IGVTHptHvMcB6p6uo2u+Zd3VnEIpzIgS08Yhwz15/Z9uhY9Fs5efP+LSD
CqOW17KHTLWHk46P1H9EprLO3OmLSerMYRev4YWO4YIUo+ZO7M2t7ctBS5Rmhpk5Cjgx3KICL2wK
NQ2tL1mrqCBRZMEzdKAJ3+pFnrfyc2ctHCZht9IIoWKRuPYn4UgjxJiPUZT0/uXOWv26MZNArpQg
7eWBUBLEMH60wUzaxYDV4D67fZzlmrZunOY4ntD9qsdRgxIBqH5wc2j0sNCKvVRF4paNZKwjAYld
49pVSbnr93mFMbqhGoX8/52Lw0HBO+eU5TEyQj3Pa7L9YjKtO9TkWkc9S0t4lBwAogoFOgUJtMvf
TMnB9DWQwvVDl32aw4lOW8msf5DJysOOJupTCy5cZ66UXyY0lqfJdr7JLTzlBG/W7L8cv/mEfmx8
jU0yQGuzdC4p+sAI207MsndN3gihydVbzn7PNh18pZpwZQte3lFAPDliEpRVwh1VEH1jKs9+sThq
4ulKnJr4pixHzcLNpFnQou/lXqrB5y7mCbL/eYLiv2yeRcwu0mhPAPDZZuSf2PqKlN8j9ErPbbP5
76suh2p2NH4wGYu5jV41eayDsh8ZYB2C9RtLyFa2Yob1mBkGcfWJcozGt9rbe3w3sZFEPgBv7PZu
ic00pLg9Zaln4aQMCOwpEAaX842jQ/cME9Jj2eNbHB+njtKf7mE627dj7sorKL9SN2uMhN+2EYp5
POeOzy8yPAiYU7mc94eC2mHun9MNUNopzliP+Vk79dLUCFJeizDLOFo5jr51GSBW5UEE3ErkCH8i
kWUNt14RXGLlthgiYI7NSWyPK/bymHaV/3H2MDlP3dfxi2UU60xeImYBTq3wW7Dbck+CLmGSVTg1
oYfh5QQKE5Zz3v7xPM45hjOzkXyuDtD8xAfM4ltC6AfetgPEji3Y2qtOGKsPadBJv/e9o/d7+WkR
vksSOeh2d1pmD11CB2ozMNyl0PpMwdV78I8tvSf+cY3BsTWK5xxKVJ25/38mjgZ3IBhQPtPexzc8
ZzjX+z+NQDlpe0GB4ipChhTikyt66C1zS1KZFsY5Wi1dLntAKLhOfqq8mBhrjyUAeOJhIMEzO+Ut
FtTccsHPXRHzTHfzVWcCUlLJcZ5uu8l3i1oKUITnoLNYJWyM9mvh0izM00f7GZL26LtCs24kSahC
UaWXBTbaCfQbayukCNIWnT97Q396NqmGsPKRDRtygPozvNaRYB64HENkEPdt5bhZESgbG3+RpiGo
unPmYsixmzhsk6K8UpL2RsXJFjG1u6QVMzr8Y63yJz/Goczn+Rh/vJPKmE/12OoSrorh9QPBJmK4
cH9D6+Z5NT4O30GLTyfRyZ7gQ2jR00d398w9tfuIkvSwqOMhI9IQNd1dNVmdL9xHuvV5RsGE5lhG
n+VCD+VvMrs3nlbYjK+0Q5uaTLHgVK5ossGSt3VsHQoKKYjtP/Jnl+IUMaz7ObLxpdlaG2hiAARE
o6GvI/QmVnmfG9ueNEdqmzBIS+wkZzO+ov1qqgdoHayo0LU4L2UAd5VW/+JDLxag5Yu9gK2Skcu2
8P9kVbe01EXdprjc72zME1kE3cPNY4HaGt+BFl344ZqyiWT1wjr7dp08Q0o8XFQ6ssYX9kwUvCQG
qH3tTNaSYYCu56Cnz7XR4fTpa5tHcLhHp2aSJAIx+xEHMaJEzQRi+CVNpbsQQmXzu0p0+00680jv
CG19zxIGCjAyUMJz3X0svmeZfX4wL9N63ltATXdizmW3eQFQUm51pRAVfhIuDGvT1+hOEdW698uL
F2B+u7pW++XATwLEsHGQwH0SbRFWjpTVYvtiV5nlkP+WSjO1AhadeYX8pad0EeO0NTkP/9PAsWJk
yk2CYYUclUVSHLn4lY0sKT9riC3vKVINPbjii4HTmbHILcPPMmcBmS6tj2dP/gq2QQnqRCtDqFaX
nGtygFxXqb/09NONLufqptpIRZ6Hg83d8rDt/NBrIRdEXOdse5vNbsdq+X8mXCGi1K0pxYVE4IrF
kofPXpFPbRFf4CE47AUJmgEzoAI4KE9520QNHOaaUbl3/IVBkYuoAEqGU4m5bV/1WgxnwXrMEUlu
bCW41AsUX7K82yRyhE46XpiPOj6JU6a1pGT2sCiCSJuYH9ORgFFgleVyMxN8EDuLZpALWTvaymBO
sQwagjEgu/p8wfzVKZn6CrBDnY60WhSFiQnxGW9grkIjSKrZBVk3p0yEPq6exp5kpMibQpkRuCJT
AKgj7lMxyKXA9+/zxLyrEEP2aOtE26a8HbqNAZdRyajPJ8I6fwHJQcrp+vznHt1DL9OYdQcysAjb
qolON69zScasSxBbWzuktU7lBOnbGuLKEfmdZ8twaCv3XkdJM6Nq+kB5pAtfd8NEHlONK6HvBZdJ
7aFDsgOJzrM6CiquzerY84q/Uakzv2I8UUf6dI03tLAffKjU6tCGyB8yUJ7eyQfN+jLqmY723FC2
65j8J4skljKLg6nBcPmm6z/Hokay/bCWdE3QBHnq6sLjFwTVErUHK5UkDCs8DQSUYFySURRT/5yU
SFNiaq7KMP7GTu84JYWy9VeGglDgF2J/NBjIcNLIh9CJUR/DY15F5dFKNURtRB834ygQGn1zTJM8
M8cbhTDETQUYy738lvTpeeWpERXrZEbMb/ToTCdei55BGnEAPT0qLDHR2k3vc85lr6lXUyX42c/0
WCXLCo3iVfyEuBqxjVQVIHCUttmeeUfmbvez0rlslnOOw/nOnqJkis8TnMFUBh4W0iNJHd8IKUvA
NFYJ/NOnXqq3UTYVTsRBqRAM0liFj+P5S23maP+Vhp/6LV9MDZoy/Hsx6XNnCSLwA5KlXg9ubETd
wXpeolu71dZ8XNTXczr8aL1jS+N9yFCdM7al8qQYBvvzkSVoABYgYQESJqkSPJOagevMX0tjaxVk
e874P1Qd0zMv77nvwqyHs8jDyEWEbx099YZ/X0FMtKhEQvXrF3xze8NV01uLE9S6cpNj/5UwKYeh
dI72zyfXt1enVJYrgbBMs+Ftc8nJ4ED+1nFqGWLtpOEbN0inplhHWG97QRT135UfxLptuKdMPUaQ
Rixs6tIGny8fptZiL4wjXFYflQqu1+UCxmdlvMfbDMNF01MLugh+gIH0AdukYr2FtKA8gaum1nqW
W7JpE7ac73dBuVldbqmKbww25Vrdx97g0eS+ftHYsDu2y1EdBHNo006dJgAXzwbWX01pOyZPqSAL
EYjBmKtVIeSIYiwzJ/4uutIvyqtzke7ol9B+5s34KI8S7gUFnzyPNgKnEMsGzVf5H3wU+ixfa8bY
DsI022CgUk6AJIibcbKGuJE1UaaHibVSCEtimJxAkQsbEBbPGFS8txYIp1KJU9tkrmvE1PKrDryO
QeXH89UWDjWJ5L+N9jBPXuYhS0fjH8xbEtPVVlIOtW+VBQk1LW65dFQbMFUWxcoj0y3TlI12EnP5
PPOXNjkp81r6PLvpL+wpKmahc8lF1VOwemyRmX8hhQrx+/mJcQAjEACgCj9MmOzqnVbHezgUEKc/
FGh2A0+mSRhEwPLN10E8bHHiKaG6C6g7P4EgK9WTQ3bXi/3lcwcigRPj/FoMmfI7OnLYTJgcE9t7
9A10/5Cs4httsEQ3J6ZBT/n9cs5aBkG1mj5bh/1Sqk0pHG/BAudY/8p7SYYAA26DSn9XsALxRuuI
QQIThfzdxtjx28IodBloVbNf86CMPLEW+7+QJE2ynmR7CM+jqbKCWDjdJzCpH84ZIc9ascc+sO+Z
IPTQC96bOHL6PDpvXWEu4NmIElGBrqGpRxC++E4G/P+C5WM3/AVS1CYp/lrQ+QuQd0LUGuRWTOQO
tkLEQyLzGbePI04sqrexjE9hnjhJpYM4MIB1IlkOLdQ+JcwOcKSaX9c3WFrSp1Zq21lZH6zyH0+U
GJE9KGXcShY7af2jFVqZz7zz0C5cht2GqTWuWOwGuw5DRk8qvUoMLYIIiYVe2tF19F1tylPSC44t
UtloHLPv0N3iMQZjR8Si/QYgWl/lcasv/lpOtQ5rTu1KA5O9+xPgnV+/J2SGVmX7XyCPuxYnRMnM
5p6KW2doF27QO8WCp0KvE3a8wUmwOeCa1F+p1RFFVKnFagJVzQIpdHtzoVeF3uXtp4LZLir+HB2W
Qv7X/P/nUPiR4qN5W0vAJtLuTBhSzNazH9MXlV/bHfxF8Gdq83s0smncwW2+HX+W86vgVhel44Xc
3h6yUs65+TgYUBLXMnnPo3sTH+1VqMD9KrzlHIWv0cCqDvZhYej4BvwWd2UYNxhR1jiSZhOT97tk
ihjl8a53kofQAEOs0Ud7S+0OdQIwfFTpGwJMAzpzqOWAJJXT0lNLVnpChfHFWRufuz6XmqIjHxjY
E0IwGm6qkIY+BGcUIGLq29/OYOAqsxyi+2qnMC0gpVlJXZJNEDE/wSnUcF5Mh3qTNcuQS0WMr6z/
HuqvRTYO+aKmILkWIfvex/sAvc4ik5v6bbQmkgWzWRNvrQ+6YR9p7/Vuvz9bAIbw699CPWe8Jhry
CDwB2vDxHJgkuqxUtOlCbqTLHacyq2m9qRiN0wOXOqhk2gWy5DfM5t9CXk1SDAm/5LXkbHYX+5Uo
tty6ajrcwtiLCWMzwUNZt6OichKFY2F9UNabsfeqAxWi+1BpFtF0J6xvMohyXNFYuX3mMuPh+D5U
1q6eoTR1pqtzw5kAwHEJl1uix/nlr3nW9nZgy+BvrVa0+jM9O0QCeprBS5VfSVTfTjA8Gx4wHH/q
wHr/UIbKRwWG4L6KzLGdxUm+shhUKT8IQrDXhOIMeZR1C0HQlJ4koT7nFNXyIYoEGtWfWemrnZhp
EgPZC6/0wuAuRAy9nKN0Vte/LvEQz7wyBpdTcrlUI4w20ns9waBgCnTRuaw7i/sbtpJIC2xZO4xA
s+J8a7cj7dFdek8DxHozYEmqI1Ao9ayWE5NddZmeYJk1VEyBvU9xnGBLJHcpRh1oFcDIPffxu4Ve
2ZTLAjsuDWO6jquDQok9YPonsjN86NYKlOIsCequ5sbSRINuPZ63zqRVF2E4oDO85BIZHV6CMqWP
m/Qh63APa72Sgf1zAY+wycshH5kgqRTorY6KQcuZkceMHc+ox580BDGWY0Q/+VdI9GSIk/r8YzBn
wGl2wFp4tXqE0Zn4GIRjwIOOD4YWnUV/+qtAVFbqSIDdlQz5nTsv53txS0tJGCP6XOcOk9kupPJq
HXB1u4sxAFN2aKUiPzosPVUbC1xNH6iuEeC2yFFjvaczT+u6RxDI5iAfBoH2OPgyIJHv2DGFnebz
chw9ovTG14PNsrI5Qxc0fh0fjMgfQZGuko9/QWbw1p+whb0IBwRmDIVyd4gtDAhi3cjiwV/m+8qv
hwEjpMUb+yJwNJAP1vrFP1eXfk4CbkamlcK8Zg7us2/xYnMeXjJm6dRYghsENwDNbIghesBmTV+k
AsHudXhlWAXz0piAs968Esl3WCLiANpAyj+GwimoV4iQY8lyDkfTp6VDSl64DMI3LWY55hb9Y5oR
CheUsE/aibw5XUd2G0I145NsGruv1qkeXi52n1BJcq/6pnllmk5zKPsly5MkwHUj/oxKAghFi27p
PtfOT8ptNBE3G8GcbSHTzn5+A3S9LHLWSzjqmuXY91tQRqNQadoiUIQSZ4AQj7tEpKZIwUIcbic/
ZaV1oMVzuTGsTn9QJ4TDvPAdjxDEyul1Zw55weExsahBD0oyeQnF2Eun3xkARxbXinlLZqYh/q9V
PfXP3KfuWY8ZSM3/nighvzD3rbloR0zGlzc5Ot3PYLJdgOiBmv8J9f98IhuchXjwOY77HF7N8KCY
0RvaxwYgdOgekXdAggV+YjAo3tBaCFsOVBRRlt9mM8A84AOOR4eFKmZQGv0/45bPpAehsSjh0t/f
q5D/Rr8C+udT6wQhld5xOGrxZPbnR7PhrPbV1RcjF/B6flgbYizuSmlwIw7XJH9cNxeFvW9Nln6/
RqLrqZSfru+EkIU0A4FGbEZyVCasMLuIqu5JiOX1yt2KMgUucXpl3iwC5XByWmHehrRU+3xdI/gG
JLajJLCNWqyvu01oBbaGARIp9N+QU6IohxZfx9IQiYGUXddqUAlxodNqLFbQQoJPkdy8F3a/Eld7
0zD/AsQdGVAff42ktTf4X/F1FX+d7xMsNbEBE3DZFHJxM+ZPtRgQW0THSzxSD+6zpJ5i5oWfc7Ji
iqhtB2udKOlIHw4tx4HRbGl8HjEmImRy1SZgc4j9v79VkxQuh7yADRd4Dh/Or3FjUyN7GWCTCQ+D
DBZ3JXyv/GB+1jSk5ji7npNS0l2iHLjqoV5SNAty/IbbtamAMF1n64ixs+3OyDd6MBYCIx10E65B
4R621bCP5i8dFidhXaLpop8rQC6eTMQ+WeVhlyyAs+9ImaJD3u9WaWI3SObyCISOHyJbGkhP8BMv
edg5OySjsJ7CCcBinPBRmO2phgtuZecjFRqel14JC6zbLas6si3Wd9pGX7gjtbkqQ9htH5Tu4REk
q7hzCs3sm4M0ozPuZtZ0imHVZZzSQcq8i7V+y7KodbWgEsIuHtTxy/sn1Jk2g0/6TKL7jhdBcHIy
ok09jdrwfBkdbW20VYmZMmT3JAVp9WOliamm7ezdHz68zk3TCwQx/6RhrASmqMNAn1CnLXW9cfzk
vEjWPOqG2gSyg2e7qJOSPQTB6wXye/hnN8pL1i0+ew17FKzM7VPKYimtRpsshkerAqqIZDCUiFRB
s1Ip0Wcb6XdBLqxEbTJBXoRz/nf2nxHCZiiIHerulwpBWIcge39BfheF+r57MnTlpnhx3xoA1Cf2
b3jHhvUjDFc8FmUKesAzMX1LVIH6788IONBmbp9d7IkLt3Rs5HsBHFkidKoQrRGHaLT7I06jzFEF
O8C7eO74YGi5XgxWu4/0XVa21IXEYchTv9ukDHxb4TUAJtDOrWTqolYoAOD1zfa2IpsqhXjkt+B/
4bdHQjflC0HXMsstFzvAuknT1XwTIU2Z67GNrpxo5r4ixb9Y1KK5RSqVf9RMdQ3Kcgk0Y0nw4PRv
FbGdur3ReBKobLKF+VPfuKKGezShZtFVPq+PEq4txKnVsT9eWmsieF+E1Xdz8+pkNopOeH7IQaFe
CyGbaKhSSrBrasYaCWPayUyca1TDCyPeqCzlcXfqvsWMFkvhsDmytzDAhnlKlNJkeuGG6xi6exJU
9WB3IZMr24Ic+qzbXiq2ZB7uIIDsEmlSqQXUolKngo9fxc4rot4Ag2CeJOwTDKUiShJBIvTdLLIh
vRG7RaKs0ivg3b9ALaWalghGgz8HB5nuqMNe+hQldXI7OrJAkiCZmxUaZJ2BW5tcuZw8Xav/93dc
iRz4M4do1mTxR/nRIZP0FC/ilrWz/3Tk5Zxj0O8gp1NYGH2iJ/x8T3Kp0zjIzXV+3WYYvYvGQHoI
zHFIQmOjqg5+lLxTL8MMQOXszEpayxlGyd01OD0w1antt8pDJf3m1psveVg6qP/2BImFH1LrAQC3
CzvmDkvr4m44IPE+Ayibe5JnQRtYiHvuWp+5jA27a9tLEWhQHcSrA773VGfmQoNNLnXZ9px3rO1U
h/SNzO4n276AP8asnodpXcgHni1YfPAMGFxegEnlMUryL4T80VEziAdojpIOTzPW1hMv0N7VqEkW
P3ZpxASLGzh30x0w3quUCzUYO2Mf52YNKXxqsc+ok3ovj64olFDbguN8OlRU8jum9nHnq8vALDcC
b5RlOT5km97LiMLcoj5fmLc4LAt/O2nY7gz0JVVJMiC0aqQIsy4pyIyaFh0B+zNU4HQVttciOSnb
POGw5Iu/rvqxEsXW3WoCjMDSySPzyojtyF14mG83b3IC8wlb45AxX/R/2XROVYxyoXHq0eqfH47q
U87O61aJ39k0m1jEzWVlSciwqUaAVUTB0lKbLg+bwL3h7R6L2kXDGu2NM12Ag+PcWQg8d82j8lKy
r1qAxiPbbyFoWDjGU6AtEtQyQlSqWB/Jg1Ic9FjZT7RotHQoSNDTBaK/FTVMCchLdIKIMPrNsemI
y0kmWndacFG6tQwunc8n9WsdhS8AAZnRNeJtH0FxVWYrq23IFgVMwz81hYEoeGBxl7OQy12SHCYz
cR+68wvTLJndlPb4OtI5V/YBaxcGnUVfRlqegh2zfvmMgdWgZ+nVXv8T5jXETl3YU0AzeAyYFxx9
i3DMFXSBdEUuTwLBJ8ZLASXerPhQSJLC/Z+FPj5Rm/DNgd4nc30EawbZ2kCLrA8rqqm3Vejle2UH
dv8YPwHqNIFxAxzKgqLwgsJlsA/NTSqYWDxFt+62jxYRvoIgy7tLzZK+upEifvoJ7DWJAAWkmYJR
jSDhXZL1Bqx4OutqgVrzUH8EifpQPU/v5m1GVQw68xN9hzZzo0OI3j4xTwTBuyKgp+OaZ6GfT/n+
4EzfpYoVH74Z3OitIY1OaMjLiPDTjn2cZR4QQT+6mSXjT1FuV7/Usaw+jKhMPslO5OXII2AHern3
f5uPtQwuMsFenqz6vfH75KZmTVDSNT3I0CveYZiM0Yz24SSEhGf9X88kjHWbdgum4sx8l0NBfc66
gRjD4g4dkNRBu5RARIZsDUCAaCdg1bujwpIfOlMOZQX/92IH1i415mCN7eg0viDX7nHWz0IU6s/E
m53RSGCPiv2PzvBksQdsN2qNR58dqwac28QPFnG3yIYH86b4NSeOqfOPf0QRmzIzft2Fvms81zGS
etReu4iireHVbRiaM4wdjIZkS/5xCfynfSLq09dlktvmZ+PXSro+a9x7KffWi78zM5+8pcVm0VBM
m1ZzWLGNfa6ND6VV6ewlBh2IATqulnOu4DJX95isG4F2x20MkyMhGBGS7zO4ayPBSNkFXSJYXKjg
9m2/R5TU6tMXpp8tEjCPnXEvLcjXIWRqjZ7JnfURdjYgZp1/Ol7rszMggdTC+WcCieJWIApPtkS4
HFC7oeNUequHrjrnZ43omHJjLAh1wS0OgAUh8fQ6bLzVlDxKRH5lgP5akrdsvd655NzmULF4zBRG
yiliEtg589iRcTMXIrC/fLUBjmGgURk44vW8JaIJQTdOvEJQjwTch8MhsUCYEmehCmxt5wFdJ3U1
oHkkzIQkRFgWttNmKyG+1pjiqAmkEtzi+weRT7pcPLTPxrBxpIGGpE4FenGSahGNxIO4I1JziDZd
zkNnhLAySLozCjPPBP5Zmc+4g9rYo/NWno69NCThj3GVumNAzTYarpSyRrKfFG8Cm0MzQbjK6/ks
+D4FDxzBJcvLkV9KXCaat72u7opZQa9n5EObK1nCLT/M5EVhqKKESkNwdkT/twTqE9kUSzNJz7cH
P9HciyMcQFqZyIbbTCvQIaGazP025lIOuPiu0vw+sONlVA1iwFtbPACLIpQ/4XGlo3fFv31ayOL4
LMWYXHtwVqxAgNJnX5bKmHT+ZCW6eHIIOhDpiFQdTwPPWlXkpuyegEDkw09rRsUAschbNLqOMVYt
FO1G0F4sK+ZiiZMGkH8WRIOe71K0UetQTjAzfvdn8wZxXcdXtz4eURYQacOeBsDaB9VO9kQwt4q+
HEXmldL0Yr7wSD9ECP26+ks8RJJPjj49vXsBE5gbagdkNb0HNIkggxqiB9HRWXP/eleUl+dT7aw5
PQJp590f+4oN0tbrB6zIWkHiNF12lAV9xP1Vpaj+RnhsWuUdka1zxsjKqJprvSqEuB5bpI3dFYWq
P+nFy1DmfYL2buhvFBHgrgUQUWrAIfExlHqa37O3hOYEez4m98IGV+hd3aUet+rSfP9h6xRghtBD
UQ1n6oKZfrvWS3SsshfcgrDxK26PqiAkMGSU/VobDp+GVgkHlX2Zqe2GvPr5JFXFUPXJafM5EoX9
VFNm8WSguQ8WwzD6NMkGHt6kzThqeW8BhDygANvzGiPJm+W9Hk1JsUqE31cQttJubdfdWdDqSJbp
faCknaV6vdyhA9XAqQk3/Z+mgdtURaM8FlqblzA3H4JVDb15xhwiNNUC9o0SR4diVxvA2BHPxP8B
HjSxfkdR2Mky+vIaMs6Ei/s0H4I8ZoGnuTF6UiBKE8gE8shifRN+xs0UB2+5+4grvDC+kbp2MflR
EqNlo0v4j4ZW5NccOWBEqPYvHbq7ppjlYfdA9WzlVVgKynTlxEMA91/yWqHR7rnXFae60B5oL0C0
nQWHWb+CtRrTV8sFrsOtyRW37sX4j9OniWteyRtEobsleWs6ANgj6gNya/twY9WxTes6LPSctfFJ
BlUcCMVrG4+/oFUFU8DSP692dbs8NdN4E1qlYKPuBRaDydNb28Q+uJHbS5CQDcQ9LqdUoSqwpYyu
Hy0hr08pHVdve4rp3Lt3us99Cr4jyX/VSwbZB9I4P0MtdOyCJMMlcGcg4PhZefZ+Mh1zmpfSmplO
pO7izVSK0pJ+nQa1syK8OqjxlVultrWJSf+uNYEOKtRflIcgoaNPvMm4Z+Qm+uCs4eQFRHoax2XC
zPRZyIxpqcSEyTV5qqJavqcPr2tiuvAwZDPTrMTyUQaAKsOsmOpAZtK+zgNheQ7YJo4oxVSqKx1h
GuIezX0Q5Ik2wXCpr3dI01u4UeTnBgBa/7FJm4oJzRmA33rT5gTbJ92P+lEQQMXZ2GTOTV37Wk2l
wO6MNAGQkAsshbyTRbsUMHfuZTQGrN1u/n74orONHQEIYl9Esw4sqa1eSxAeq5GJzegO1VjMJ+qx
gAGCVQlYcbv4a9HRlYD+q7p8xjPm3LyRXq2GayjLeR3TIA2tBorgiirfRHSOc5/YDuUSffLNRY9M
0Mz8PlR/PrC8QgP8/bVAlvdnws4qOzYMDvkuphk+Sqqua9WUCI8Llh9BH1GJ4OtZYJqu7wd7W1dv
8mMinOlSY7bkbtRz/cXK1oycpdGfeOn6By0WQWaeKJn/WmgyfOl26cRwNKS3ivM4Dj76B/O8TmKq
CbUO87DaLSKLh2HMJu9LFOyAaDz3rk3y115Tzqu23E524gPj9u3i86cDZtA3guLfmahmg4VBaitY
4+I64if3xjhpZBuHcbNNZnsq9ZI4tnSH45CViKqNpiG18ZKdvv8/zhw2Fj7UQclU+Qos2IRN9e1+
24nwpFD9ml0nM/K3oQ8jZlPVvfQE1wAMG4v0m0P07pdxbq8sVGZTJA+MFyl69OmEN5RsuDXKIKfy
+9KwQWsLD46trzCbgSapnAGNprpupEMimvu4wBXlBRYYN7C5PIO4AKXCYbs4vT9QXesNqRazCCV0
baKOEvq8sMVxobKrlRNyPq5ZX7gFd0c7lODAb9q3242upe06ldNr3iJtaujjhF4kH22vHy7IwTyF
h1n5ZGw1SPueyex7dQYE8X6tHkNUNmwyPtVhv6kgtI3XBPnrxw2QA9FW/okIGim05Ulf54b+xOPt
iavRCrzW5Uyw5PLLnzyujKrmemVi6qmkommxJ7LBAjKXU5gshvFLLeY80BtQ8K39E6fKYRTaMtwO
StueMsmxMCp2ylrCeS2LAyoOrmetXdqcius53Nrgobb9/lDZwGxdz/BQ3m+Vqi1yonF6jSoQ6OPq
SeWxE1uhDoxEV9Yv/GvKWtSHZNRlg0tj+frY4vaEUtU0vx+otekmQxcBQalafF7EL6lOSCG0cTpz
L+iYUdqhOdLFrZ2dev/RbKVUTqAYeVKy3NT7zoBpW0ZbGdHgOAGZq8JBJMzu/r/zC9HuNmkGlSUa
q8nQLnspOe/kDvtXaPuGgRdv49SYslCS2iribwOEGTewgD+YLprgN6F8d01kZ6lt4uu0mCrFbOlh
xKm/nhXg+8V2YJ2ioePs+BjNIiZ+2KMijMFy+DTZkQAyi+P1ehYYTkh3TZhEOhaC/Ql1H1WCk+S8
arLff4+VkmSpdlos5Sg30rFfsspICiwLVjQihUdupRqLvNkDZCaV/rm70z6jG2XPdZ6hfbPWo3QR
CbAiyrpdR+N72PwxFe0ckjpkrQSKrcsnZL8h2D75tkPH65TkoQkvbmOZOhvnRf5/DIqcHlwQOluj
W+5E3H14nCft3irf1N2y2VdYClJx9/Fs/ygVyTKPqBuIbI7Pfl9wMxVN3uSuuGzWzjxkEXmtu8VN
p8GV2u9FWqGevN76WMUGsRl83JvOIsUKRQ5GlvoDXVqGITbad9VZ5Y2UUzmWeXif+/tyXt0MJVAC
kBECXxl7Wiei1/f4XmCsZ6Ew6kU6rABSz2DdTS2i8bXXdXr8mDGNX3oZjnRiO8AD3GTyATok2tb2
F/5nHL7K+68aLr9a4EMienX7xtr5AzA4uMMy9TBNVGoHih6dLBCyoNFTHEUq5G5WMWcoUjitQrEE
6LyOOGpl8eR1/0mP+Vkc86qHlQHpzxEhnBxdrU0SsQ03HTNjPA3zpuHQbFqKegZLa15yyM4rPB8h
Fi93w04a5H3ZMsrCfXONbywWT7m/RFVIPzpLqST2Ok+7cGM2FE5EW+Wq+Kuq1XzBXBzvSDTzJ97p
J/PMFPNm5bfbDGOBTz/BzCD4/Fi48OatLjO4a16wS3uAixOgwtWyIJY9LEhCCGTtP7Vq92wcaLqG
U9VkkiPR+tMKn1EYxCVckXUK5lWF1sqUvR86/mg0NcMCCzBlaQrCfS6kP0eMuKuDy0UFk51FZu5s
PwDiIOjtD9enaK2RyggQjPbujRQ8wa3sXk1LHUkfgp5IoFECOxL53fev8K34fBqYnRvpSEOBifX1
ANwL4Vk+HmiBzhxpMVFVxeBTGltcAIFDvwnpW8Sdzm5ELXXBBQfav1+O88EDY8clRKHBVsOAa1EK
viRJE0VtbWgIjODU/JdNPgRIl+vSpHTVaHWtht9FR2mgXz8ddIYo1ax2MM6jYG+fsmfeqVImb4/S
JLcchEQC9mb8ZnEQ3TqDSXKud4GYshb8tKS9kBdMQ+nUtnh3aD2Bann1PxLPrSCf2HvK1E7bBF7V
+U+r5tPVHmoN0fcB9/odu1sWCdtBUd8++PRYHT+jKLCsy27xyDES1HIfb1j9fd7bG1Naa/tH614v
GsIp10/mIagv9mCOIfqenzo9cjjYjTe9iQFt1pPFL5+3sLUCfQzMAQ+GsNmvyk9SVmRHL3ihw2iZ
ncRWTnl0bTsGLMawc+Xel+hTp2RpikwC/+XQDe4qnBbh8IwHJHULt9sTWJAzVDp1tI9HMbNzKFf/
4kLmLbXI/Op1w3S1o04TxZI6aQL91aw+Yy35KCtIbERQ/RMkD7i59pVDFQWUiNwZSe0VPkpvtrJl
X72aUPyftD0qad6HEzd3YrJR8ludqh5KqA1CIpjMWfMS3MjkFMZqReahU1/nI106RFNn4B77UENI
6OUcMvt5rZzbV7i7PvD5oKCMEjzVh1IDUw55QkuNEhOM1HGILQ7VWZiAdpfFJ+YOcDN6Vgdau9+k
Wuo8/JYyhIRL1slip9JIbHwSUu2q+zW7CZ+n5dPvOz+t5wnOreLY0MKX2FN3KThhALd2l+ibyhKy
5Wh2z8m14ZvArrQHcHa0fDHvveGZ/rW5jSN18vAu7uweiq0wgjBwCc9ZYQWu1HLROcrip4lKDAtQ
yjiM4MROUhFlN7Rv3ZQTHKZyjth0kYlaaGhZS1fDOXl76vXi/m8wjrNA/Ud4XolGyE66bBWWBJB/
+bZgzCUXz4+mdqfWW7Lw2MtV51NrXVm+qEw6GoQ72MYrNZ8O9jA+4kgA0+oa/e0cfdloTuMuqPkc
ozfm3b94r6fGv5mYeeBZ0Vrm4GqaR89TbXeY1HOyYojEDWwKZU9qrUI29U0je65DFCmVr5ZmKu82
V137K3KyOLifmXshPwntG4WJr35LsghHYJsB278+wXOxYFKIMFL9BCUYfIBVDhd/1Gac1+VG1x3c
HlNXopa+BPdJgkO0kovHwiJ/MIHX9wW5nOILxN5wtVv2i2nYkQrANcCkMYyjfi4Vj4MkL4kOJ1E8
7KCXeFmPYEF6PCMA3CoVvcpDvzg1m+znedqeMeCGrUd+tTREzdf8Wq6yGl+DqCayw2dhcttCGV63
YC/JE4Gdh5IztydHyREcmF8yMuKXdKPrEwx/LcwTcqZr1XnLLVPjCJ2z448NxS4s/9QNCAwizDeY
WTQhxRFO4jCPxKnCI1q8XhYrxkNJD8FnwEs89zxi6a+6Gf2qPrLPV47a6b8l7BMubMAA2x94nbuo
mBIjk+H1w/Q1zSOuvAO18+i+VRitM6dMZgX7IMGRFpGgJFh5+qROsvCl8jl+2KGgCed7CTgShUWG
pDOXo/3QHtKBM2dCsJa4FkIuuapYNgGYaEkUkHcncp/5F2XGtWTfliiUIuLXucV7ThFsLcTtKVD6
T16Xhn45SXCSQoP3lkJ3B8g8YZo7muooR0cEIz8S4ghV+4cMY5jUCxOZ9O+3nfJtOO31+q64ZJVQ
nZCml2R96Vx8bL0sQ7d7huNykZjbZb0Jw7Riw1T0JvT0DlMCVrTB8EGBE9LODklMEdBacMddBx8j
gfjI3V3HyHHqEzoPxiXmrwyXzVT0c7IGN9H54H5ZUgY4Vv0/3xUYMTKeK+Wi9tOluNEVVZBHNMuh
1ov4upqZFozIxKZeGUDw8CWkVNx/QTYVdY+uTtsLrUIYrCFbZ7vr06df9OFomSE1h7CcBuHdAkqF
gcyMc6GJwBnscmkIt3SlcNB2xbjU3yxoSRxGCBPj7CbEQji934s/QGAEe9M3+Tq+ddHhlJUqMfGa
g+WiL6Yqmaf/ThgbzoSB5Opuig++Ik+NQp3C+s4VZoyga86tV3rOWT6xJhBcuuk+6Wf5OGDLNwEy
mVXZgObs694O8LngB6QPJP3tnRbTLZn5+qW3/EZqiwFOedCinoIpBIu3rd2lrUm5fDFxDVmBcTbG
NFRfkl4QyY171QDJzVX/F8508WHtX90grxMKlJPyF9B1lVVG181Zv6BH7Y4KzWqpQJSTldJ5lVvc
0chBbvginDsm13lDtSnS22hnWSbeIrrs6QR9O0BrFG+w5EkOsjGBWIqnloc1lC/NN/CN0/aUufVr
zC/vcGdHv0k+v0IW5OuFASgZpUBclV3mWQvOtqEmB5la5R5ST91qrOALoW2xp4RDblWxOQ0nryJh
rUgUtxKhSRfo7cs0E6vKLT/OuHDVSrn+JEvMDCpOxJioRVLPIl1f66MDx08D/BrI3NgXxVv9sB9I
9sAHCm7+x4as2ly0WnR0mx77gH3uRZOBRlmVThBOC5mfa5iHQ4kD9d+XnrjWCf9k2R2p1IZPQf5Y
lWbh6Bm5uYgwBu8rWaOXuf3DIFNWLx00fGqYagm1/Ms1P96o+kFyMGjETcnjvmZuNxSNpo0kaghr
0OEL9mqsesNP/fRhXXt69H0nMESpBeeZPTFVnCekhHDcLCzQg0GumHoPrLTlv6aJ8bn/RL3gjJJH
mPb9BHUTLlYviYHa7Vkkz+yULYMmlwoMccJUgogakPdV12XzXU+kgdXW9Oc5TOJcJB1tDj0xUAvW
j4fyqRvP+WW8ZYL43J2d+owvjXCXnv1nVvyZSgSvBXw/jPYsgm0Ac9GpVvmo+pDSFJs3OPxXzANJ
xg8a5UvNK8kESxTywqF/BDcClZq6GutH3S7D+GwyoKMajjTQ/GJ6mfSA/yIKAEHNXRGuaP2oWCHK
HBCswBF7KrRyZpESTRf2XMn5lqBefneUeZnMfAqj96FMm9wk3DvAnbma1E69hOcKJlIDiK1XuNiQ
fLD3zTPgkiqnJbvyJZK6jw0dJl0rXLdAv8rrb2OR7YhwJHecTfZCS7Dopx07LWCNSUUB5qaaLTiV
uRIsujTU0H+zOYJfkyLX4uyBEQGQ5PF7DcqjjmXfYIq5JOVgwZnCnqLX4TeXN3d6vwL9yx0Ntvh/
H38AoiX4XUi2FjTBHOf/bM5A07ctJmuEb5KedRD8koBBbKTvM+WLbbFypgutaL0cusIgMO8ElN1+
B6H/8r/+FLmC3s5xcd3MyEDiKMHcRoBTtuG6CjbPWEHGg1YVI+q2EeOs7OotGZfJu09EbAlT4pCH
+mMO4xn0wW7MrtYCHbzUIhe/69pkXbMwkzUbIHlwgyOSHS5++KZlbKkEKlYv6EpY5h+f24LgzkxF
JKaJCCRrUJx54kzA8aW5ulCGmYcwpkCv0dBlb0tcrShDyrqSHFtQYRAVWg5k9OfofH9/Z4PiAvOU
FURb/Kw1ICVH/7PoP4TEA/AexWWeRF/RsjzPTr2LZ+cJ+j95NXvyxPSf8HXhRn/vnPWCu2x6xSY4
jiBvdOwEj9w2eJz+E61nNxpcMLtA7NfNXw/g91D+v8gtwJBGV+gDINpExICyG8OMUwKyxyicXbkj
taRANh0URlaV+VV2X8LUoOMdsphF5PlO47k/mjFTwdMADx5JF2og9q9rm389Rwf/9uxA4f5GoeBu
XEn4Oxrt4w99WRSeSKoV5GX3NNASAwbi8KxOoTdBHduqr53K1s3z4sShUEXhr7RGPcTOS/ux06Rx
XbcBWnz/5laj2n7zJUxREtixfzQK2nZc/um/+sKYhjeUcsqP93nDx4lW5H75xKwvNxTlARCRaN+L
Gat7Di84WALeKesNO4pEUl06npL46jl3udHLlerY0TIAAdSNW0K7OJsjPolKITZM8PIu1PbL9eb3
gRRGM3y1F+hSc9Rd8hOwYDpthWeKxbaNP6SaFByeGWIhRhDMMSmLcqo7f3mYjndGTxuCaDyhYxev
J1itJkYThhniQgo1r8GhAdcjwfv3Sak6DLgBenqrJsFoW6PpoJbCGyb/AIMbiDSJ1x1xI0Q2Mk28
oFa3L2U+GLf/fI6hBKMLllvQzvZP0Acbg/pDotbJYx6EwolE7ZGlke6Wacd4Wjzh5FfB3JNfcwtJ
wgBAiVx7CsBy5pCld9RRem+aoWgatESXpQbbk/AylVqDAxN9mI0YEMHmfAtFtclYNQxpEPs0ba/y
3a0IyI+i+zsIsi/ZGj4XD+cmFuupczpeec76BI6vsbcexZqcVCRzvHKjGXvQuJ5/EMmvep4Q6Ut3
ABeLuYTEm2RhBGFhY4IO1l71VSxGh9Wor4LBhIh4DWlZ3IdLYa7Bhi8c1fJWkaNwOYDjTUnrADNN
FWnNTyWAR35ihWpRGfL3Kxj3n3jzc4BKfPr4WXWn1U9MyY4sX+cd8ZU+SSh9+hqphj0mIJaLkLgd
ITnzxayMyNy3s6XvIlLImagkZiUEuJrQPmIc87JHEfheTEJIp44ECYD4civJenK2fHH9d5lPlMXc
Yhb0cQcj425JZ5i7NoviH+HFfSJ/egbtmfcKyWc68oUwXgIM5q8XvSUee5MSlT9KicOcUjBfA2H1
45IX2CJXQUKOIGx5CgQB0Dkopbz5dnasx4DGRyujUGHhw0jF/M+a+8JMoZVkOzg5Kqyn1hU0SSQC
fxwsgeLrRgYXhBkMgy1y26sX46nGDNebrjAzYrcV5E/OhHIlkD3Ei1tftTABPEYzYYZTGJE+MslG
ao5OhbdTxpEAv7hU7U9u19g0LOe+DHas6KnGF9CuytYi7KxL/Fm6ZhtDTQn7v+RB0+YT+/C30B3p
X6b3nIhVG7gX6ylzDUtfNT7wcVgqf1tnw9BusBHccSIk/bLX73X/fZC++zcA0k24hDbgRlwNtEo+
dKOzVECyh+PLE0nfKz0bke0/1g3ulf2vdFa2oKMH2DvwZYwALhLKYNoJYrfCLE0vNoYcfIQ2IFxg
Vh9ve/rd1BZL0Bgs8rN0Rl5Sn2M3ZFfvpB60mtqM9DZNk5XRZMaktsMrK2AY13MxVrcrDTGOh1OQ
aGF04FcL+aP1AMYU+2F5H4z7JWCq16IUm3/KnejYKGjbtlqP7hdp0FavGvs5Kg9jLcbhW30IySQ5
xea69KmzPCm+tP9pu7EUJ1sPkL7Q5Pjia8b9c1f1iByGWZfY0KOEfU9oujc21h68VaXAT2XwQIvv
eIHcAU7Ki8UjTJO/fRHIlZKJJNx02D626iq7Hdv9s0wA87PDL2jCXgAkCaaT7Pde6en+w5Eso1qB
WhVq60jkRKSgwOMeE3+r6THfU/FBlQ1UQ31IEqP9uaexFhSPD+jVlg72ngopmDo0EXXPYDfEofEF
0+MEOdE6Z4Ut1oQ/G+nAihpoNzF4c+v853jLUXNN1nSMUYwVOvmoE+8OFoZbSswmQzsiWORZ0JEv
JtmKMc0ZtJ+vV0kv55wAuKz7aoqUBWlPIenb80ooZhZWKFwnaGgqwyvVmeYecyxrRGCVfP2qBOxd
OD47/5Usl6uw5a5IhB7TjNtB+Qc1AbuvNAigqeNM3JLsEvpncwcaGoxsXjS8gJQTe9VA8IpQAYWq
rCHlrI/PqAxn15OPs6K6C73KnHm/Akfq2IF84EfoAxaBik/o8jgiKFAENr3gfqii7bk7vIPwqTBO
gEWhYVs4djBKVCXcY22XOYmetmmZ9rZ2dIPsZbiMtQX5jxCtdse1CvG2noIWZ6BQRKaoGhIa+Hc8
joZc+hDOzUmA7peJAnii4+QpLNGossjCcKNPEGzkZUu+QjgHRx+08XlTXgPlUf7FrwnnjwVY9HLd
BtEQznStn4/sXcls8D1HEZpW1sVJw2N3dXTcxQunIC8TkM0OtkkhrCjs8M6prvXjFvDMEN3YRnSS
6Kj6I8wqub6x7GPLSq/77mJvlzyUlhHdt9cGCPo12qpgXCPYUJLE7UUaSbkTkbvhKwn/LyCqq2H+
NnNuXDyrIG9iz3vdNjd5agRpz9AFYe5K6uQLXSiX/R3Qq7te/kOwnPuj08jPIW9MvMzEgGlieGPU
7ktaaaGiJIWpmiiszLQq3NodQWpZYwKYvDHL45m8gZLGT6WVJcI4Dc7nWd+AX8mQtGSXmeN4wzvF
y3V2Awhs77Tg38fsgAsXDv+AiAECuQbZQDxNmPK7xgPgLssIiF0IvbfEs08KHJGW+kw06+7gtKsU
DgEqo+Xw9eru5D7Sr6pqgwhVHKVFTmasGOmbQW49S31QzOvbOmp7hxmw5mz0eZNcjFrFdlTBEXYW
K9ZD6+T4+MF9IoFafILSBGUoqFssmKMeVMs6vdjS6gJIv7SjHZB75OGfcsT1Z4Fsw2J7NkbxxsJi
INB5YogNFS/hCh5yNrPTMFCFGxLY4Ke+ViAaly6TThQ8gfpz1SXYCqi1tkaZMCEkpgThQuUPN8IA
ZziEoTuxBURCVOoXVQ7Wh5ohiOH+fqNL1eh+ND/3ijhXRaYHfz1NbXk5lT4GtT3Kt0ZBIRjoutfv
NNl7HO3ZpeIyY0oTnjlZ97Nn1rqem1jSykbRitU2bskMiR31XPNwTKBNxuuULUch3rUTZgr0tW68
arn/Fa2cRSceLwejog7zpQvwMhSHXyyIgJuI/g3+ZQoMK8hUZw6PG079qdEqwAxrbzY4J3wlVLed
XSjzKFuz085kvzMwdfUpCYUus6VwdLtapjhqRnMzXtccViJ+0CbbOw/KyS+nGhIOqVqF/+ffCTfN
pmVhOBpApcHrj+7TKBbVqO8CkSjcL5um/GlUZwGdewIkDjgA32uouv8638cRaUkskVq2eK4AoGfY
lSlUsVZity31tjwhoU5AbVXIu+pHEsSIF2LF+FRiYQfpztIR4zaQ3V3aBmld3WN/rXS26TnZM4gP
FFe8zRqlT1dJJdW3I+QR/IF+O4m6MRSe6mVw2u48jjArOd20bf4FwTGT3OJxKLwZnmmkeaT/nVn3
hfU1nwHhwY1goHeazLIN98DTq9V1dc/ZmYqgVt4RKnthi/3Yihsu6zbIRVsICAKdpQBaMrsFazjp
lG3mFpGVfQKWaDK8yCL34O9b+zdF0Ft8vClRg4PFOonAbumiXz4sKPZMQxiIBD+w0sTHjuvZWc+I
mGlvCPUq/aMPe597psD1HR93CiPRa0bxutirfbqdQCw1r+mfdfws0beKVQJWD+XvbHv1fVbZjAA7
tbSMc68MIcmzG28Oi+7dnW5vtAMxSPnf/YEAa32JlHrUUYhX6DV2AvlaA93a55uYp6dNW/DrW3OA
+oL6FWcJ+idberhsZOVH+VqKatRJqDCCL8pGZ8TYDMPa4xViqCAWKtHCo6u7d/77FUTB+Se2C9qP
izPqio0ApxlZV2IQrgwjPvXHoWKW1jv20zhN8ulefM+vea1vMMYSiOPLbW/R4/JMHBnQe2+XLwcl
rami4rds/4w3D/sDEbhD8PaqJmwC2qCzxYl35Uc6KyQEIWINaYurlkhGuGt24sJHDINdVLrzPZWn
fdYniuWBavEzxhW0Ukzc0m8FgcSPhL11nRFE3SlhxZUDQqGLODjrb9SwLkof7ptuz6GZg7q1jv56
iuG+e35ga+hL+ePnYf2VIoDk3BYLani975mQqT/l2dRsWo+Cq3hKZLKGe9+pTfVDO4H3n4UJ07UL
Vpf99iPJv0rZdO4t3MiyM5eGjj0kB9nVctc6BOwXKfhbj4+UuQ4U1ux+uqGhUW2F29yT5hj0fl4O
Ta5AAhviw7sEL92QSDDzec3RGhDUEOBXlowLq/VUUwKBuuUMOEIw8xr81il576HKshWGb0JRIJn0
AJlMIlS4qTJEQBVru/hWdo+Q4+nYA2hmjn3VOBSIBTva+AIINduZagHNiT90mj7g0FUzAo7qXU2V
V1sIuqVB8JW7cbJ35Kd3NGu8Sr5FHhP+ygftqO7ghQa3mtjcZUUKNYYAjiytB6t6mE+KYcU3h7/9
NYKdofk6Ktc+xc75XMfu4neW7w4WxBJ4qKM1qqwmWuvGcXA9aXCGKVGKtJTyB2eTQJ7pXwJqmm/1
W0W18NiC+G4VeMtzPJVrJJHj9WjKG+ju0DzB11ndmWlPqkOLBq9Mt7JMC3l84MEQbKpW8lJFVcd4
sxNbYjsUvh5m069rnZ1ki367zXrVT8aDQm2R7TTrFBfsMSfYr4ymzjPyX4rkpiBcTEELkbwwUnst
Bvg25Q81QUna92PqlHKriiLK2mvUfkxW7pW5JdvuSWdPQTa4YRBQUkbXYgESmB8ZYww1DAj8NBH4
BBVIQjxZyCKk4XDXBCY1l9HdpPvSvKezqDsIAgQhOfhK4XquTUCDLbb6do+o/GjabSy7A9x3hBiZ
HBz6NtZ+sDYaLa+lCC5SgmUzl3fGtZH9/S0ENNqQv+0S99nDKheyycDI31GdPRBx6RR8OBEvbvWI
BrHeDaco1HUksPjN5XgLqayJbFOJvUwocWVSVvbGh85dLkgP1CG2e64j45e7q51QzcQ+2C+ZXw1/
zPfpyeiNt+yhliQ0bxjH05ktB/JZiLNoQbt5Q9CMt19SdIx6Mp7Q3g4Sb7vvfPdBzHoxkyrJYhnI
L7+Hs+glvsxeSGE1y6cxgfOLzV/12pVCGxFEpqQV+OU9jiRux71238n1NAurrYPO/J2kodPqZhYO
LUeNM4HWOw5CunGmkZTvaU8VhuidLkVdfo7c4h+OI9JBSLrGc7XXkousLamqGY2em/FmS3YdVHjc
89Vs/WPMJpImOHOFplhXGZclRiwQ2PV930sJahSoCGLXEnK+ZV/hPYvy9mSwOD5WiqrvicG21BBO
5yR87ncZVlRTM3kvG3aqxTv+sPbsHjoY9C+NA2yBzFGMNd/JLi2+P2+gg31s870u3AyQ81rsyLBw
KayxVNDobrRwQCSdIflunMdcZAwFHir1GM7D3E30lMUK7R+jKhahDzqac8CIjKXsi0XXgMfoRckN
4MHlpqna/2R44OLUXbIm7x3YEXgVlWtXjqe+h2rc/1aYglivRGkdP8BTUP7hKSiNLWaerW5tt4rN
kSoKsSyJKFlu75FBe6xpxhBDEALVAr9/z12SfhFeogIWDUqojTpm+jE4fRvVKX3d8Yzsk0Lc3243
vpFnGWdkfVxIvxte/8/iEqoCT+kcOa3nc6LSGxUXJfJa/4ojEQ4eMJcVuwjOtUBNKR1avJP+37Qq
UGThtTs7+KEtiHQV7J/+luk0I9w6Ftn5T0IkRl8RTHxlCSQZmPW2KHEVlBun23vYSwhJ+pyQq31g
5zR+HlTDzGrlvjHpK48nxGWnCLq69EghBu8MSGz8l0Yih5Ot2RjgXRl4+SLWoGbvB0DIrJqbaaHV
4jTeGSiTjneDV8q5KqQx2O7WgqZOSc4rxcdn1K/pKR7NED2aBThlCcrw/U2tMeeNEHKOAwyJGeKW
sTZnlPetQEHQfIAUB33UnijQ6Wo0NryW5RUnAh4oMzSXY6kldBDzO6MGoEUmONvNn3Dwq1yK5E2u
PuJz/RFgdEGFbQQQ01RNwYStFSwjTs5srF9r2UAGOFAx+qGYCqtLumPujZJYu2u/zPSUXyL7ysvI
9THhTZMuyXRPFvkG65mdC0uyR5t3xnIkjUdp0/xsiCa2/CBTp/+J5yaYgGlwnU6lLn6GzJjhc/bf
WomESZIGygxQIbaUOxIpoXmXciWiR7KidYCKsg2ts0zld9IqxCcVKSzVBtB1RCuSXfRKTmZlEOaW
jG+pCCLhmU/5VxkZp8RkxiIy6ssTBLMZu6twbllZueAjEaDa81qZ2/LnoMIaKIrlTTrPW8ILT8fx
/Ioxu3Q0CJO02rT1De+fjTOOA1aYwL8g0cdA7lW/Pw/3lCLVwmBU+XImpSnLOB0+mjpGVmMjZS81
dUPSauEg1nf1eqt8OP5Gwf8JFPVt42Gfrww6hkWuuHhsmyoCndHz9MaOFQDnlbtjAr0d7nlDbeyc
0imrbsVPIgpBJuehIXkOBsBlhvHsHWaqiSl2Dk9Wa9jb8N6UQytjnOfLOTjJ7qIRI3KUaPS6MRt+
hED12NRb99rL+n4dBbG5H7+c6wWYkni5hGKESmTPEYeOXFe8heD5iNupTG0ESNh8MEhLHahm59GI
WbeP8bw13V29Lcw7EyUwtZ6vM0vb5tbXupA8zdq6y6qst1eTjhzF6YTFrnb5xH0Rr2HIDK5vwv4T
URl9ZuDwB1qE+aY45m60tzvrPadGphOYAUFR2PFPkRoI+xcmIbYrQ+Wu7vCqlfp67DVBzjiC2hd3
/jYbxWgDy/Smkw2551hDGmqHW0Fe9lQP2d+lPBFuZjGfiNH+IISGkWMRW8BpuCL/FBAKZafkS1Uc
jXVgtk0qF9nKsBXdUTQmiK7B0JUze5Dx92/l2bQkt32hhMalFtpi5lzxYkwb6sPa79hZrP+MRNSC
+8tGRURHg+Q8kkM5gB+rbE6wfhbWp0m6oxIhPdR7ugNzZ5/Khw8AToT7QXjhP4c/7eh0CFFiZjEF
6s5oGCUUknL2qyKMPc4VM9O/YBnLaRLbKEFIse3l3EXFXA5S9u6/CTlGO/F1/Nyafcs7kYe4Psw8
cpyaCwJ9gyocjaTT3KqPhwf8JQNb0cJH/m+HA8cGbSM/hqnFT+tPm6+m5pzH/Ohoac9lPVj+RrSj
yy4ooF1wOmU077LqO0jiz8nOwyEFOv41fGzrP0jGRaNVkuTk8GcPMU4St2ZV4gPUpxE/pOWLldRE
NYnefLwrDWDfkssd+9Cw7pQ6bys0pBmsWxfiqagksUGzykKIwPBAEMvZUC9MBt/kfuVoMNKq74VQ
WfKa2cMll5L1P34AJXI2m6zZDCLpOmZAdIwHaYaGcNQEJd6+J1wW0SXrRt9ZwjL4zDzAPF4qGOBA
2t5tQfAdkGkqI/ydGDBo5eIf2VP4N8Z4XS23vXFbYpdTnmu/Zb+ClKttRIVVcjXYBA6jB0KWjsPr
Ax5Fb24diqA3PossP+uDNkmUxEBVJ1ZD8Csa+6nsw41lCuqptBj2hyHnZVUGZWTv5sCj+LPpsEUF
NvgB9GuP1zwfKUHO7iZIiLxldpfIn6kUhflBXehDwzk63alEYDqN7sfOEawFW/mRWGETI0da2RXL
YjU0IjWxMiY7HKjuIxCnY1RrAk2EHdEHcTP0JBj37tUmfPGv8E8QMsuBthxkles4wmZy3QNS+1tj
X2j314ggaW6ubMVxzszJpYSA5Vk2IdcBLLqKLwW63LmDXSGoE8jj13bc3UV02ZMsiLEsMJFw4Jii
BUjTud0KNMyRqdZgtfxfINIbmEuAn2yS4sgq0i3v4+uyFcjRKLy/85S28+S93z1cP1l7LbGi7Ybl
K9JqB1a9wbafXmIi18Z2rP0ASy1FIxMQNuzOj8I7T6LxGg9+0A32yBPalh63CxArXL4QyzXSt68/
z+UlgBZNtXJJXMNZyr0IlytlurpDVYRZtPPhl2/yK4nqDMGZBZWL0b+sUvAnXnFDPjh2Y1UI4Byv
dmIes9SaWTgqXwl4psxtj6XHvU/lWp8rkhiVDbRlRpTMYawIak9OOBCpKnZuVYl97aBmHlfj3HBV
UwggF3rROmA/lU5rJ3n/UyyzIcVeWHNJpuh1pwn7c/Qxf8+9WHNfmzOVcdnA6NtdEbS6AfpqvjYf
jrHT5PvQBcZVFnOzp3JQFJ2zCkq07HYZCyFGqe9rhqEoqxPNcLoWV3Oq1+dYnrDfA6Y9T6zgL/Yu
weJpwpCSjnJfslysvOvJz3rdZk88B5Zno9S9Er3MOnu9xkNIgnqsW9g5ALtQ5kHITGD80lA53eEt
QM4fTCuNJoo3zrDEAM9lv6ZQDtPn/RXSNrV6+WtLTmPP5Esn9oAGke5CebV0PyGCtCXsI/Ga9z3x
/fZ3bD4G76Ig0FEEWbF4I4h1pHl6yB88dyF7vYfq3TOpkSh03Hk7MwcBffPWpbapS0WpiBBl9qgG
PCDMaTymyn+vfTRiKoDHqRICTAos8CbcJ5kcqH1po+04DtpIjCihxyaISlnVkhIC6thyGEXavJsC
6IkL+s+h9PzxT9v5jqLasZlTXQWcMbibNz8QaLTNyhZz7M3MRILfsWyrTTZ1oARW6r3JXvraje2Q
55uAYz7RngaJy6WS34PjydfSphDDuNU9i4tgK4L2SsWmgL08BmlWqIAN0KcncC5rchiZ4mQx1W/w
ItKtS5l9QoKZeohIc3yE1Hi5rgpTCH0i8xqHFeW0268qP9EzFPU9djoeYV3SghfFrGNgwk/p+4Pv
VaX+kMenRoJe43NkmolkyuA4y4fBzkGqxsYyTDDfqr2OBtxZ2Fso5RgQocdwsK9BAuYKhVMCfn17
BN6ELfSLDoooYGnosUxAB56jAqnSIHTKuSugo6V81dZDPJ+nU5f8yxCYJfasfidnmnDym8nTsWDH
Ni6xVENZEUBLYjZbWEFraCme1FDAS17i5+Ac2tdHpRqAcO1d/Y7JaRv43Y7Dcko8FmDO0Hl7iFZ7
LLxdfZyh3d64ksvnnWVzU+yZguLiGISkYk/hnDi9F63OTaIn/Pua5LbDc51f3WWmS8Rjnc1QQrrL
hGv4ww0W92zdnYE+XSlNe2RXFhDfa7qQZbmzcbD80hCtSMibA4JhFmBmmtFBEfvjkSe9m3W3vwOk
wnr1xQ1JwS+QwDPxj3WitHOUGrqacaTVndRG8isGch/1TH5Pv3vZehDoNYzWQSYJz4rrA/WNdchl
iwxVRx0E+InXZt9vaXlbRlOc+TPYXxTwgrp2JlF0IBmLtnxT3ZbfJin0PXjgvxnFQwOwnh9AKWtk
JlfsfM/5xIoJo5Nk4cNZT+txTtRP0ZWUtznEh6ejW3YWO1vtbqp/JRaR4lH09CZvix9SXp8YH7M/
Y7GJ/yar30Kuxw8tYyDbmff+NY5U/oY3F2xRjxdCQ8wxFKq3jknczJvmIadXS+rUtN3VfOYxSjqs
YUNAKKzpmIK1ucYLNS3NisSFawTYNPXbJMryB4Lq8tNT3iI+kdFsSfmZEZNalfX9yBwvC8qlUnVP
qrhqw0MP3JEH8urq42HZAsvvdqGGp1ZEmiBSzc/77iYtdNfVfRVx6rGnC3DsGRbyiITPrFqR55ZA
Cj7mrM1Ym+EmaskOKpmwnSd3fTNrvhZyOBlTh0u7KUJKhMqAotZGevZ2DhcF5q5zTXD9lsQWq34Q
MEDUGDKoGdKuRLWhuVi+CihrlvzMELFpybaPKJ+BDuDG3SKkhuPqO32gk4Y/0duFOebxdURzBd6Y
479WKS2EY383ij6cDe1nkomWX4tUI3GZWRsmXCEMa/yIRfETrZI+SMnK0we9SzEJ/T7EKCbElEPq
52olMPLkWOA1DRLnpH0K4srOYCFA50bN3CpLRS/ozWWhbGtAqb7j5WImv6zdO2cRLABb/aZwqTk4
PHl2oesOFl8qYMiLgYol4s1iV+hUUjh1IkYRBgnYi4WKFl/sF+jpWNk+9PNnYbBPotDHgZTooIQX
qq1Bu2AvNX3sZ3WP/6wJ/LTagHVAR9u5w2dSGTPd86WQKGkP3XNAr2vVthxIv5JM+00RNzuE3Mbr
lVheofmy40WnYI832fbzl3WKYjz31fjfePQPwGmJTrDc8z98AYMZQmyWGa8IwiJyTGAmGM0Sn8Qa
M+VtfvSOhSnlkM0SOBD8s6bOXge5gRy3pf3bOO0gJ7EuuUuGBG1nWjkx4J0CsnHON3I8ADD9e91E
P/mqTjQQaGwuNrZtF51+qH+Lgnm0KJagTwqc95W2XT9JzmcOUTtcOoCLiN67CPfg4iMs4n+fLpMv
m6UIM1wb3H6OFJrZKBlYBA6MACUkKAuoLXSSTSx9Y3mzHuMOgcOGxe5IiXwSj3/Ah8wDF/u+X+iP
ilP+mYwX+c0DimVdCWb5Neu0weNVQcs5wAMGuY72Tq7FdJibg9WxjCeeQvAZAiTfZtJw4cmOgTdB
mhFZmikkGgElhsZj+DMjvfIBO8lxYFHfYrhUYtXBzxrxHgczUB694OqwdiY6ckjoDzesllVZDkEL
jE8F3purnavpIGX4NkJScqmyrTFiqunAtw8JtJoBy2+CRHETscMqyeJbfGmw/PeGSsNGWXYyChAC
B9voHGmbG+mK445iT5Uk62sY/Z038NiVymK8BZ6cwHMh/+j5rta3LMlTEiN1euTM+ogp/pGBu6Px
DG4bsOMRCKIbVExrigBMSQIrImp4kdK3MZUb8ZsHguDB1Fu12swFmvWqN+eg122LdGzyHdafioVb
5OpowMezxi8tLJBcwy4N8APpXBurh/1ZfqzXG9fCgh2E605VC4ypXfB+ZhfKYsMlRklDbhZB4BXe
62AusTOKik4eHRtJZzyXhUzByVgxW52jVY9BM9U5xdJ3OeVRxU8q2mjM9f0+coSFMAIAluRv6q4h
4ALd91VvUEMMzU9BIHUAlONOtRX+21RHM6zXKD6iw8DXKm9HYofm/TVSk1QgKSjyjpeCngGWDCnY
MpjixY4Rr4M4u+GDIGNOXyEAfmig/nhH55H7ZYejAeuMrKYtYA8puD7WmAWAFa1RMGZBgu9NV36G
oEjek55wsCedzPdXnWDNOFv9+2inkysf7AkLhiC8cTF5uj6I+pDRxlQtnIN7Xm3c6KCsXb6+2Tp+
OEqE1JOmZEQUomrXpiZE9u2Heb4J0UXnjnr8c7TsRDwz1SllmW6pNci8OcDSYNm0BFBPzsBjbNEj
3wkrxsPDVWGB4v3ijG0BCC8EvLFCE2uln/wLWMFgB2iOjngsKV+mpFN9+fWMWOSLqZYBe8enRdjo
SeH8eFBBo9zfaNIc6NYGVyWduf8GV4yV8yPOVHBzESAw1zdhBu7wxQEcNuwJkwkTzygjJvHh5RvE
vLa5x+EXoHk1FYODR2Xq38Q7WfGwLKKTKhlZr/IONb4+XfOjXsRlgkKiRdgya9amTnXlIyvjMKJu
W9uNwP0Q2uKNiUqgst+gL7rkzKufk1Su7uv00gxoDLCJ3dS/h99IC3X1eYhNT8eQncSkeUQH1/Mg
GawFfxwW6gUW+QmjgVHJgBud+0G3kSgvGn6JdO/ekGgNmCASQ1LW8KxWDzDF+vJ1aAef9VAzZ/MP
ARB334XrV25sLQLeXQl5N7rkANTBq6aqXPpLVuhS9d1V8PVsBsda30Io0cTKcqnrbF4jX7/PEpr8
SHgABHlCQGh68sUr5Fq7Z0/fCZvvEsnUyFcrz2sWb2sOeDMfKXobslb1cPfBgskOplEnfrg/jhGL
8z5j6L51KXaSBrMjRErp4XVeuiCARGZwhmjsj6oIW4aNlqpk33BV4lH8hdGgiaegA+C5A4jDw5y7
JREHR3vcu2wmne+TuRcZQ7FbJlGxo5ROEb6mr9T09oefu/91HguMidZ6G4rMLnxGWIVb/l/5aqzs
kn4x+TIAJWo+75HBylpOPK1ffnNpr7mHLDe2d3RxxS878gVLGlx6gS0+wtpIaLrtyPsaWPhwR+qP
7S13sS5IGbgNFErvrOS6/vY0oxPmNBFBJVWGjHU02JBT/TxnPlnS3qUVWs7QMmlKgm7b6esvGsRC
l4WJ1qmh+sy+QvzbRQkPUQxEx0arMSmWijky6fYsr9Mhg8HgkUZOcCDHRb6Ufix02jXbny1uCX0D
TJIi+7y9TdhWKClyrUr7P7OjfdEnS6HgYKydEi6Oz9QlrN4tm0CbQGmBI3qx1VCL75tNIIzvisV4
EBSpkBDISvNK2t/OrN/7/4kLrRfDHLA7vr50CpCdDrBcMCsNwMdrRpI6k4z7q1qfPX8wPhDmCaRE
ahaeXnCwV4F2/cSd+439k7rtus41waMbuTVzyDyIpbkzTRFFPP9JpUY+FUxCEhXUmxFHeVrVks1r
jxDbh3+NhlymzqLJvsAPnZ5ZvhxB7TmL1yYJ41nKYbT8wRXRIu0TnGoJKQ2rSp/pDKrPZ+UBl8DK
BpoVxFQELrj74VfmpeWI9UJpQFiempZF4oVVMRXmD6QHXDNWtRlgq/H7zGA64VgTsQpz1uLzF5LV
uyyeNkNlCoKil7+YJzcKrHsLT62m5F2Rz2dsAaXyqpAYE8s6gRq+Je7f/njfZeDJVuncjs0IJ3Mn
40/7EwxOU6r+em5tO05Z8qRs5Dmi5XnWarnNFk+L5GRAAt/mjmxdfUw27y1iXGwjfP+FnkI702Kv
AwOfy7ZHhnhBwbuANxdRu8VQ7ux2EGPxp7eVLPGI358z5xs2QgVA61bF0BN3XfVEMKiUjVbTPhLJ
ubeR8EpXcnh5Sxs2NTFRfaaITWWtdOwAYzJiDD/j7eS1xBNc7nBNKS9nLb2dtic0ANPMVhyHpUx8
71nxm/y219ojW0A4TB+X5NSI4vR91eHoPpsB8Hd6AoDsCc+VizHz1tMYjtc/JIoBgXSRvwi7eKSy
0kEqBQw/t/hkgogZIyV+a1LrV3IIBsi1oNwrUAhG8TwbUuvWHQwu6P40YUNgHUjK/pyhscUEbBOU
TfuFMyOU00GeJQfsuVAAhdvvfKgJ5zHz8Jm4QaxfxObL2cOPpap8crrXg/jaEWn1Zd3jiAYi0rl2
a5IwyMml3eGS/+2OqaEWZi/RNz1mIVEXtN89PjWbZyaRG5R7aO4fwDFqZhGBUQSrL+9xWCcuvejc
62+6olyqnKQvLvyl1GUdanQICTnQ0vAIrD5s21SdDL6S0uFrS5GYa63dZYEZoxZrDPqQLdItbSvm
I3v2vXkyFP0CV7fj1NygpS1xdsLIgc1gGc9N8xGYvX5hGbGFRHLGz1bPufhrG1EghPds2mcIMmhT
1u5KUPVEmRHGxxpWmCgtD9RLLVhyKNErrYeU5jaYVg9wUpNvehH2JgtYL7nanX3Iw40J2E++IKhQ
0mOVhjwoopWcxegHJv0dOie7msWHgKzwTems/43nYRvu+0c42OMQ2tXHop7adY8Pst7CDOFsoLt3
48hqC96UOWq+eL001l+B8uBJS/85SnYGpLiddiEweBBvThE/0YxsQSOi4JQnPKbFgO18RBJ0iyJ3
Q6sdOXr5sHKRB+K9dLp61H8BSLFs1HjuImTO9y+WjB/X+r943xU2hI2Ir9A0kWlliTG0edfdAs3s
xhkLEAvh4mlggQOY2P6BkzpdHXrkjyeTjPZDnX/5YWsFWdUOiU5SYpwyOHD2bPyyI0JZt6hS5FGl
Zdyn2ixoRSOUKpH3Na0QlkWTfo+uLtDAQRcIT8Y6yMntRxI2ys1CXoQZsNc9OP4XkLSxmHLwPQVz
TlbV472qNX3nrr8Qj7dwEmW/qSqvr1dv5S/cYQWtdpkVAzXzPCo9KQu4wMvWYnPqP6KQmVBkeGC3
iiNv78Y3Au/0F52t1hyChTT42vdZKUb25FjQr9oxvFCN5XL81HBwtSDZL/B5fSFmmrtfwkms/mMA
zCW0Su6b9+EDsXxX4Z6adVoXABaHZ5bXyPR1UGM6N3URPraPhl5oRFohKWPL/hLtes+I9jy+l4Zl
8bDshpjrDMUjpmFYCugaOVkMOkMZ0U/y3z6RYQdaZFdy3MuvRUSVufQWosEtaMFt46FwU+oU+Iu7
69IXE9E2sF0PK6ijWz7+6LzAthdx0WXO+u1sqN32gNDPH15rB1dhVk/OhQ/6qyUHIdUlEBbf2khj
G+TaIRlZbNt3k9ytdrZQHW6xUidZOznz3f3uLvAbTvHs0TruCNeT57nvomWwNtwdm6UuFQspQOUB
GT46QBeWCBMp87KZKEBivZ73FK9XBMJzHPk+LulIr4a3nmCkOPV7saMbX0XTs/3Tm2JPN7fdDc7h
Pmm9cm8eh3XIgPIaFLXr78CLfnP6R3YRhpEYBhVCKbAoGcwAbeVAbx+6cyWqSOaCEHtJwJcVQJcM
YStwm7oBJh78oq96gqFGH0NFUvoPc87hjRosI7VHUb9ipXXt+sNSFhbCR06/QVAV9LTphrbtsqxu
w3//M0COxdJvMxwkWwYA5fsMPhvnmgRS6shAh/vuaG2xjXa0pqO4ZoioaqIHaHkLbIkpVvS2Yh9f
kcukSdPJWO82pn1wD9vUwXSTnHs3XML/0IKsznJGfrMxHctBpysIlYfMRHAokEcKruVet/3gj+nV
bKSHQ3ooiyjVZAe4bsBTbn57FQY7CzZk7tRx+lw0lpiVp57vrchwJ9qPijEa73zlB/nwMzKZknMe
FpzxzNdgnlvTvA1NfGaerI3Uyu8sjBRGIrvgrvy0JlMocUUgrs+jgw+/uO5ct7aR+8H/kQF7IZwP
+nat1PLDlB8gEm7RaEKT6Uqow3YKhAFiFDzwElP1xpNma/gBRAYbz36PTl9lXFqFN4xmisKHzKOn
GmBtuyxsIGmy/UdaS9DbdVl5LrSIuBWlpnjcIiOfNdiF0rx64CkBKk/XMUbdSGAraF6gbzyaBX47
CvKX5drds6gzlb2CFlmO0ZWNFep4aBqsPifh+dHYO+t1e4yb6kBOVSFATXR1ZYlModsdovQQnDSB
4IP6Aelpws5ielcvagUyVKR1T5TSo8JZL7N2i5u4rAtrUq6xMbhg3o38dZcWxep3onQ5eJvevbot
gucqzKD9rT9YWp1niseScM2eUjIPY9uGLT0NplsCDFjBQ4XwjLIxhYiKAvK5Bup0zmMc/Wny1Hcb
db075+l+rrm7V0znp9AL8SbuiZlG/9tmNtasJzMPs2X+5EL39XgDZzUCLGU3vLhv1Q/7Tz93Zbbx
VWlz+88d54Bg08akVjwGASpqDdXGXEX7twWVjco8HOxqm4lnxGydrc7teciFzx0PXgFOpm9A0qcM
fvW155FrVbt30ua3yw7nM96Njg+pj49dQaPrmO2fNz/CTFqGebZ71cKNX3pVZ1KxYBB01iIygwwM
RVU4W8zV2NVWydtQOQ7hMsQuf14Tv/5xHDvFVxCynHJ/yeaxqs3W40PuncuaZBX0Nl6f6VMgz1qz
wxIOaTHWNSDNQEZJOtcMe/hkEbmRBUyq28AVrX9wFdB6nm+ygA0XvK5lLW3N0sh4tMNbrhN01xOg
mhJaYiScwqdwNg502+tBI/O3DRpC2ZCiyzwsloBittpim+3qqigG8jgSSQoUUhS736ZgJuz8j+p2
9vraFmUMW+476H8LJ17cO7YUBpzIBc1BwvxOmycAFtdKdqQgVrx+U3z1xQvVn0OuqF3SkXA5zC0S
iKVGk+ggpMLkuPSLkGQczESGq584efWwxaur5eSBij18K1Srw6Jc+bbR5KGYR6hkl7uEzSPZNVNf
a0QPWdzD5x76OyC3p8GXvsSzloYtIbquxr47/QD9n41o2KUsmryYQLHn+fZf+8nzC5AteXUAdWoS
jIUXy9/OolAOpbvxk28i3eN5QVTTMjf0FhQwgT1UTBdCyWqzjQFPXxIH2YeUQHnE6u81W3yeQJEM
Oc80w6+CqKBEDUrDHsBEg79MPX1ymuNPj5M/vNk/TCQkweO9jZIWjo61K+3EGRjRtn6Ihz9r9lIN
721JYLgz41bCWIuh2Z7V22iWz6VTjccggxtqNHPp0G4T8SUdHGkzm+IPmCLkE7OJZrqm7DvCl+II
j8BpMpRMBJRnq6GR/RncDGBtQ3Qwt4dzDf5X79KQ/UFnvu8aPoU32qSMCVoQu7Y+QJWF33rzQs35
qnYWler2CMVDHqFcTtw7bZaUAUgMRgeVAHyDP+BssWz7mP5ibKnbMaOdn9YUt6W1WfmRGlb9SPTl
dJ1HWKkiA9m4X5NPeZ4ivBNsFEfibRYWKUpKOOjOBmYn1F2hwe+hhZjuD77CPqyGuNKkCOmOut0I
c52ZwSDep8y1CvUYPUSAQx9kr2M1WAyqGGXlj1OnYxLwSv/iSpQt9cobHhO2EEal9x5dWmG7S5HP
OLipTj2urVrUqSO8uxigsFDNR2yiB3AKa1/ALLwhUVYyyfLJT/ueIdKb5HHVK/xZtuVL5mGT8zo1
R2gA6k35gMo5bCVIQhVONfhBAzSFifM5tlfPUESsUOO4qBWpbrxQPTHUpjHuZMP0tXbCtqhLYt8B
w8IyH/J8bGoGoDxUGxd/oH5lHTyjCFHGeH86w5CQ+zKQiTJBMwgD0vWhBwjTgjpYeHU4gtxgahqw
YSA3vsAppEAS+Il1HJS1OMYoTzxaAgRoU+eTnaYUfXtU1iJT0rgVOk1impMzcSzO6/CbWBk9Rm1z
Gpy3Mbta4eYpS3SenO0aXGZaSPACO7CnFNRVC6Tq3SerkyDxUp9pUp37Y0l8FvdNEADpSoxsopiB
pXeKBZkh8PTLM3hn30Os9sERPucWWa/5+PcpgojBPaLVO4hT0+RGKCbMWQgoYVgloJMQ43LRENKc
KFMNgs3F7+USu6dDKTH2XvvP8mA9kZ4rT5jD+8veMqF63TtrPFOgzPN9+3Sl4YLquNZnsQHT6tdb
G7Yy/XtN81xl/Le+1hqGIDv2rZlSvwOqRBiOIaVQu7RxHCnK6yGdMbZTsKLO9mGRm+ZoumXGwSrw
i5zugytsbtVeyXAbzRNnGRWGoV0zkIYly6s/evihY26PTuFh48buvV4BVWaHbWfVEdN6wthfL1KT
7LcSPzQYmPA6cFc/jNF8hLjSuiAG0NOWhnaaHkTMDNhh8oFrzJfqR2XOd299GsMCesFZghPoPM69
YvrPuhINAJPW1NMPngJlk3QY/iiq6oktKcqZV/LIOyur3DH6ry2qw4/SappTGaweEc09fB8z1qh8
AGuWLEn90He+KaHN04Dq/A3yGttgRZ6MLu9sBfedvtBWOvDEVCOhKVJNphekKu1ut2SayIa8iUmU
om4ZsKsCICpmO8K0JxhhhihmzeVk9b0wbOWQPzAMSu7x3cs3lq0o6p/h3EVCKcH6jgmJ3RrYA7eP
NW7u7c7iwmfcm/KPc4si1NI0u2kYBssMqNGNxScpnVV9ycshcaInRzPCf3voSLuhzXKFcY4E//We
NFM+Jp2kEGXlpuN1AygPuFn/Jygg/uPvOza9JSXPqaEoQIIprDZA6955qKz29xMQ0MbdE2xI+a9G
85hImJJEvoiiJZu78QaTkf4+sRdq6ujbvxJBoV4eZmBOucFnilH9ZWX6dZ65ldJ6S1yZ2opzaqil
V50/0isPWrB4ire7b3+bKi4JtxRPZ8syyhwBwroH8ckbfqikOs5QCZe7ykruwI93EPZJZGO8e1te
A6OaT7LFMcSFIQFydPeK4VUju71yoU4pihex217GH+PX2HY9oVwuUWzgcaIOJCRPkP7GTmxhgOOy
LQgGDfMlVCk1m6N3FOsv+LEUMrm0ZuwKLME8taOK1C82uKy+7IXMVULPmqw38d4WqUkpB5Flwi71
Qbncrsn3oAe0ZegwW4iy9z6Hae7V9bK5ayZbS52Yd9LHCwr9t6biYD7LO3ry+7LTp86VPJOah8O5
kQ/0mUpIsi/S8CSwa/VJYp1vOjyyVaUGsCCfCpkKI7FuKN/eFR8xQXqV/sliMF/HAc4putrnWHfH
KVkdaLeNt7FTx2iy/WuT8JHEsUQnw0ysvn4pbbzrG+IDRDTnsifbTrLQbxVRzJszu6LyI0dyQu2Z
XBtsbESPkt5+ESCv9v8hmTFqw+v4RblPrD5nv7RXrsCa9o3IMEXOyeNW/layooQiqjvK3Hjyg3uQ
ski2qvvItCpgdSbJxIgaVGXN5ZRG0816W7vyJtrE88ztTT5b+PM0Su+Xb8FExAofU3hKQSOkBq4b
+9cgnMrOqZjuJDNmBxRm5sRRMsf2VTKQTeZeZEFotZmyUSrE+D2Hz4b47A0EFhBNs6t5M+rx5t9V
K8hYeA9Q4GKnUbzvx9QZADPBL3rMIGPdkxkyJotEdIZeF//IsACLNg9NqlXaIKr57TCjq2hf6/eh
eScIFlHH9TdDurFWjlnXGEW58BmPQW4GhuyTa/gAsSDZFrIvbD2valoikfKNIYAg3x8c+l1ZBsXC
jyj1S8t+XRq48U2FQjoGLkX6VIc8iD0ciZjn9W9FCgzf9+D2EMh9RqV4YQgEcXbQJAtokHaLfUTW
1bivDEK30am0hi9GyHJgup62YA7ZKq8MxJih8FMjbcx2i71AYXXVYTEt4CDRjJz7ttaxJEE1D5CA
Fb42mV3qH43LlT71IEVXKdi1A2CsmX89plB3/PMNN5zOLUY0zdgvI4vcSNlackxboxYMpWAluEhJ
cRHwutmDiVFQh7sGm3rpY8HBftI2GuaRQITQ+ZO7sxRwqmXO1P5hUHGslDdIw3P1ubBiTLcFaR/2
REX4qB9vcK70VzKVVIlSv9hN4H4vzgbmy63XGl73tbbeEo/gDWwEhj9no4P9HhXT40FM5UMi2fXv
knaBvol7NgT5w1JjngXfUB2Ve9Rq69zes8gtB8WWe9sxbZJJ0Zq/px2hlH1DcR/HbwQ4Yp/wZ9GX
B2FsIkz1qxXXw0dl4mkXDPj9u4Kd8jy5aY50jYA2ek818Jc42QcnmruiJoP+Ad2HKKEpmCYqkcGX
+on9glBvrmPqc1s2HZXZss7Bq1BTsZXKB9bTiB9Kcf7J7dTez/+V0L8z+vBj+mg7RHmugth0aPL+
f0S1KCFKe/tCx9hxYhv3NPO/vEdkC6XMFpIDlI1gm9UWNnh2+rpjNrqpDsywsqCzypW2nF/H1xk+
+OicY0lHftv4/N/ihO1yWQa9+SG9Qq8geM+RwRr2tAQgZIffNjpOIYrpDGed4iNhFsJZTaduR1Q0
5CT2yRHm3DDEZ+eaELs1N4gMbYpe5poZoKI4VRUMyiWiksPQTmrMRAC5fXzxmIvKfmvVe52Dd9Nq
VgYM9Ffrld3pUBvNNDHONzNtZAdl7EtJxFkyoWSChjEkp9yDIGcOW04L4lN9FGd9advem8+Z7X6J
+TkQvb1XolTtGZH7jL15lEHRZN+HX7624Qm7jNbdJEQOSjZtLCAAN/ayqxUvh3dn2IXq5wvDSEKy
+KZ9cin+SyVVwds7e95hH6CBrDuvv+ZPklx4AQkcmGv1nP/i2ew8XA2MYktqiUa89kTXOxTOs736
7bGwai1AaevX6mXNx4jd01gimPtPLQ8CavYdv5B19ql1TBB7jc/6e6COhiNXq6pPlhGvaxtCIvsz
gMbxH258kDLZm+y3lmHWYrKWgkUnnPmls+ZfG3brOb2/L+6RyErUWIQC+2rm9EqefSGpxjKlUe8G
n4eSzGrMkB9h4KpI7XqycYZtH7n7PxgvoY3GKkGGBmAmK7dFftsaKbZdajjiD36fakzi4Fd1A7vE
Z5+wYMnUOZ8kCph9aOuocVyvUXSplW4uDvPDqJR0WfF1iUFP46KY7xmAIk1F2FXGA69bU17RjdPt
YruuBkJ2zaQc4NWVknni7qRsfo5/Ingvc5G+fUix4nSpcmBOFQxIxD0lUZXub5Bnfn1/0nWyGUPm
awts9vNfl266dzIRwO7Y+LVXE5ThBpYz6eOEwizahnZ9igX1ZKKH1NPbKzfxufTskDspXuEGtoFO
JqEHFjGwO/N6hLTrx8Q2lFkUYTuxceTGwaaznd+QhXtTc2k1PE0dW1BPCddG3Uof6rn71W8QRav5
fyRlWUlITYIQBXLusDT7/AX1f/zfEJBO+MBQauVQsJ/FnvibPB92sADGR/Kz9aCAN0oGrZVWgcuw
YhYGVX5GcCqUAEx9kC6XJ3PPS6a6aA7rgK+H6+LtgHzET35bVXf0UKrLBPJxAjayXbXpgz9qdumO
psR7tdNbXGMNg/Pz/OitdJtALI/h+TKMxtbPA3co4DjZa9xOdvlOmblei1k8ucbDtmMVAV7f7/Py
5L5U1dXCSRzfewCWBlH1/OMa3wh2gcLWMwqQVJ8QbBiGmq9ll4wajZHcnFtNuCFYEyL8mVR6aMmp
5eeu/Z2srs8DzZr8cBpEAwuKXZDUYrqKe6rV3++qqdWOI/gL+n9OKXzgJqhGxFmyfKMpsMfWZtDF
AwfN1cUyPRWoLLp+VtY80wo3ZbcPt8Q7FiSqFxkYTBAAUp8qDOpuzZgAYZJhDZGYF1kLLJzaGDRJ
6dq8v023zgPH9ZzAYg8u6QndVlM6/YESLYhtBmkbbzsDaVWOZfKlZGME7dHQpmpL546WwwvkEMd8
yEHkYhliqSEnurBOZPPsDHH1GTrT5DUMg5BuF/l1+3FZTZG7Qb2+fYGMY3A+TEtuYvsFbpnnSEwo
+S3LoBtHAvjpD6DDfynuLKQgeVP5B2fWaD2BS/rbAjZsTzW5QTO8GVj1wk2EewtPvUKC0vga2OXj
o9mdnMQcDf8dOm+82lQDkYzxvQPNYZPQSbLN72bTy+m5hWoNOAeh9mElsEGgnrK760OC9HM/k4AQ
Yi9AsAC8W6GRdf4Ii8KrCiv4rnYGE/3R5J52plBqguJIogu/HGOM2WnypApU3l3cqy0S7P1yRHz9
K1EICH0CSDFgt5v8RwGLvmoRlwzqTkAtAJ13TqhKze/+RsDB11f8r6Dif6Wp2RREZzstMNcoMQPV
xSHOABA+jonn+HlDbsz8pxSC723wmEVRXXo6vayzl+SO4zYUUomSQkqG/5fH22h3VGG7XG0lQKas
6PmRsC/re2Csz9NkeWr4H/HkAwZeQ2U1fhJhpYw+cO6Z56n2A71M/7F6+ezvDWe0tWyIYgOOZff7
uDKIh37y2WATsSVov3z6cotDPR2MxdE2KkQdz1pJ8uVmb6kKAmZY1JipYsCUEHBjAsLj6FJ8TTGw
bRjxekmhsUFwP5F9O90gQwg6LEhUGDX99RwOQd9pZZpad52kAa1iXj9IIIRoeGim6mmymItSbx/k
2gPoI9WAO5Sykl+UbFXJupBucHZmebgVLrOL3XuvEKGuWIfuyidJnok5DnZzfFaw1KGA+t7kQEri
oijg8PoBFMzdTzDeBavuywT72rm/jFVORcG6FJk2+IGSGiVYEmNzQEooMrW5FCAhe2fIXBXR+gBo
cmTAl1aWtEWe5kXttKmQCWkpUMYkRhjbiDv0P5l0TnfAhEh7pyb2IssJ9YiqklIH4zaDcwLpr7ho
Vy+g8AZm9WFqTv8h8b5cHLjt2Lk8XO18AjK72W37p1HfE4z7UZ8z9W145VDLWxFPaO2McZIbEHqi
VF2ug3cywksDm1rmmH+cIPna9MIWhYpH2Ve03SKnB9dh53SYfNfIaI+sscpNrQXiOg/sN2i6Lncx
ma1OmzxbTW+/36ZXKvALm/84X3c5qQ2m3eO1msI2sOzYxZ0snFCM+VRotK2E+qJPzj4G4d/AiYpq
9ADgqLrREmzp7pIGsoWewCdrfOhJLO9eGELORz0RqZHM+Rnv/LnLK1kh4k7K45qJCihEBA1MYXjQ
dbctFntJAIDmstBhNlRVFkDcwii2wGU7+/97R4pZKP+T67AfS1rcZptme8saWuuk3XX+aFOAnsvI
JEqDL/Dgd4oDKzCUu4Py7AvK8rfWcDOF9INZEr4mHUuJRlxU+I1M1ut0YarxJCrUAmLqpfwGKlWj
z4wJ5wcbHrBi4ck05VSFNm4cnMa6zuLqE4ZsYTw5LVVAR0C2/mI7E1Hpv/CkUMCwQ5OYmN3DgdOD
gIZZT6igYY3M9alLzqvpv6MsBnlq/W5zH0IMliROtYB90wR/tt84sfPPxnoaUNHXQ2hY6gsJHKme
6FEeNMmXILblMNOPe6GSVrbh22yPONBS76mPnkt4+wl1NpwBLmlZTDiAdMCuwuTgkMQT38Qwr304
YAIq+gfAFT0V9MpX+Tjvxb5LT47I6RfNViInGkw6ZVAxT8FMlLuWyl6BH+FeeV9EcXAHdOcThcqH
N2hrUJs0I66PdsHl0GLkAzXq/8mVRAJpIFxeSwj6X1wZ9pwMIDZE46b8vNtunyATXTwesHGkVqAl
r8iErFvpA9rskh4jiTIh7GeuOucLvQN8Bo8YsJcXsiObCZxvZuO1FJNCsmSlaeq1E4mvUxRAn1Z6
uonfooRw0nAIU60SZDUf0SI6SjxPu1861ZJ1OIQw7R3HufaeG9eWmr/ARqjJM6DVeNnypTpnroPi
+kkKIcJwDSqMa93Y+3ROb2w0K3mnol9jxTzo3zRlGNynzJgVPSC9axWpqsiS4MypO+JnE9hRkzZ9
5Zia89RFzV9ryJPr2eEyllR1f9tA9tZWBIemm0CLYfcQuCm4WNDcTgSNXfdRobqAu3pNp48MVQWW
ydbkl9xnAMZzR/MWWNyQKX1x2jGEKsFYVM4Hlc+ZwcjUDhWFIWmxCNeMqeEaDfXSJ88r1G702fu/
lPBEaLyXyQo87wFYPLQBFdLpZGeL20oMMarEahm/fIs8GY1t8BfV7ppGxtJes9Rzmfo1jSF16uMl
JRueOrfjKWu7gEgDTt041COX22UO86L9B0KW3cgwD07GOm1XzYEUlog3g4v8X7ww2M64WvZSkdQP
DNrVFvoztIL6CEDSPcINeHxIWmW/0XZpKX4eyiwhbJDyBbbs4Y2XwCqUvOS8dQq9yW5IjoC2oWgz
l+B/DbkCCZPY5kNYesvrM8ejJ5SD8cNUqG3lhxhtq7UA8ZAUAUyNyK5MvyC3FmS28iADbX7vTdFS
2J034DEanFR+xqhO51IqsR4nkENMEvXD9NvM+xiafi09h5SQD3UZzt45JP41vcHE0e/j8/Nqrfne
Wnl6bD5YzP+4B0trgN6HIca/NenVOfS/ToSOUJVo7tg0OiQqh1CqjM5pYN8UgKrjl1XV7hSNS/Ke
B8k6q4agESJTiQ6ZRUvFX/KHdSTMysAbVTIeG96VHvno2R4EWqQTsbb7ekNQQ6dmNTbk7jsW2ZxM
LTB52oHx63XF8jwldbA5Y6E0ysx1ACAcAcL0953TwQW4A925hxBlrEYw4CEUcE2HHVRv/jq1ltCN
lkTaneaWJgQr8L97ujy0oqND3OKhx3gmOOL6WEKJLSfK3MrntFNrDJOQy86bFSuoEJeflRdPfShg
sQnd2gsczUGaaUcLDZ0utisDVcKE8v+qdG2Dr0ImKFmKqvDn7FQ2n8Ls2sMlcgHhQl3bx1kZsxBZ
TEPuRZvfCeSek3ocN3jRu3qFOSS4BUcEo54SybDMiR5J4KsIUL/zBYuAX3URhkoJ+CZTZxUSBZyi
YV9CKAI4ux8LiFTHAmu5ru1F40z/MJzMa0VGsvv31yaLftdZiK97y3eS7i2UkV0ysoEkcwoaw2+U
OfXaE2Q0Y8O+YAaXTyaZV6SCR0Im7eh6t6m/m/OE2Uj3utmKu+SSzVAjuAEfxpj7gyXyM714qWAQ
nLMhqXCbEDrF/FiBnIleRCeh7ly5rwfBMUn27VC5zCEHGKIuwR6IGbPcU4F8DtjzTJqVCoPt/79e
nSAKYl+ld8wRM93gUCgre6bxMBcgRqvMJR2NtdpkQc4a2oyLBDiEQEfxQqgSCdjE/Nd09HuOJ1Pr
OGz3YOR7JESZ8TCH1CMcNEX7VZciuWM7w10yGPGQTrhFxT3o06WTphfA+p0pfGo68NBhYeTJz3+/
QCYJZUGwlFnmhARaEYuobmrqpvV1RaGluE8fRECEjnCXDAs/JgPTQMIQYiaEBYdqzNVw21QUma+X
fn6AioT8nEvnipVLVOnHE8IKKYn+JNLPWgXT2CCaB/MoaLDWawvXnH1Ssv18Qfk7jBzD19QrFl6e
3EGvaeE45X25GpsvyyDdoy65oGkSpE16NDkWw4m+GuuV6DmNa7me9lOm3teRnVCZrK67tb0/Lvqb
TX4M51hpniOpMgscv++Kw/7wDab/zEK75jKz37nEpu9fzVCXuTCEQvVmsixUz5+eJ353SF5iuwyi
3DzDih/rqE3Lb60VDF4i0+9hrcgEmfhAibdLUfGToz3gx3t7c8zyYANFyvFRY1wlPIwteMWlp+0u
H++Dds19QJFIdc1d0gQcMv4YSi+FbkovTmWV1tHCvB5Jmn2YPU2ZJBCnSryGPeMlrZ6LbezQ6pSX
6F7SJNkqbsERlwpa9vgOKZKtC1EK7ttdvBITGiS/jXaWoDJUQa1Eg9B9MrpR6Q7a5bjAltbPRw+3
XoUGYJh8oovnVyWpLITCXQ40dn5nGvL9Ua4rHhRIUVxtCsKWnsWJRbDwbKtMulcT/Y2P9+s8deOy
4EwP1KEhOKr1VqyDGQwiPqX9WjMMDNK8CuyXCpXQ0PCglwGG5Uf8iZ7fsx29q1Xoyfh1B2eDViII
0Ens99Hh387eAcTMGWvbwSrxASDIMwwCUBE5/SOQw6qbYZP7LyL8YXjsaWZjs020inEQ0ZYNcwWa
W1hE7XCcDyo57GL/pi2l6lCRk8Yocqw5BgVnhS2A01RC98hKePQ/vIikQtDRkqlDKcvqbNTzWAxU
JV7KfZjhemb5nIIMNkKajQsGmTpeKfIOTux264ZdXPvuMxZzYd54oJqyq0wNOAsOT/J/wmTEeA90
ADIrM4ZkXwd5Q8ROZQNTrrMJBd1hHe3UdmHYsKMHYTm2oe4EsC8/7XlKLWnOj9IooXiHTJmtQh/L
czrnx87VhuqWzwZOYRUCEDYnRTxNZDlWaK59GUe0EJ4xh5G8Rb8AauDox/Fj+TMKTUlz89Y7RV2p
Xt7+O/V+SHrFSEECbREcdr0LOpTDe/AXPNgk/HXnFb1bz6gQ/xthBhIlqso2eqBPMArT0otNIROp
eReS0QvTMNgYnVaQBuHjDkhaADa1FTlhm8jyhxFpMjkFuO+WSC5VKIrr5VfkWkiupgLElgkd3OGn
GBH7ROWZ+8rNP9KSV7JH2WZmklhANSyNydTbPxBef7zsz+2ctIg6X/gVngOUl2f0iqp7SApnvvcA
M5oLCWbM0rPQOv/bzHvIl52tt9wAGiqG6nxDL8tHvRKlIX+1jLh0wu6IHPFhv3adcxs4roXqLanm
eLIG4Ymu/xB1j72nnxbXpjZDoCmMq4F8iOwy//ltN9Lug0bah6T8qRU0WCpajt1iAWeU5iUPuoHW
kYY5QKGIyG9N0deXf2udoMTTahBQzumgCth453n5xqL0fxxalb7xnqeXs4Z6WnY8bsUPSGWMrie5
30ruf7NHpd69vIzCazaA06zkbbiqEp9BiMrioruNB0KwW+n14ICxzI9i+y5M0ZR4354RSgdKXQF1
Jm865PxNDQKDrYueZmKAWz9DUPyNf5tHxIRMG2GxsCILhhPNtGOppQWY9Q11Fm51PRCyInOWyCvu
1P6vPbNFIaLxy4fZYrYtRdTJik3/IkmCWONeMuFA6403Epb9OOdmhjOdv4vsk267W7tC0tpzAWcx
jnt0H9CkrOXa7peH9Pa7q1orEhBR13FIWaJsM1ecbMh4lBG5ubsJvl6yblmOrztFCniw4yerF0lH
AIYxKXjZk2RqBHMq4JZRoBHqv7rybzONI8NOLaYLY+R+fe57xeHGun2qiQcrNcUlae8845szkuhe
UMMqMiaClj43ZyCqXHTt1ktgAf6lFfW6a1mA+VMhtJmxWlR82qdai2qWwtDTEXJBFGRouA1JGSUH
ZgWmMPm5HggCgMqS8n4h+XX2mNTlQz0cNQ10+Q1+pPgCosaJPE3GEigP7P3Z8MNSh/x4bcNQUhgS
/pDwF6TVhXulDJb/inS3oOaVKzDm+2n2U31NHqM4jcokxTeXH+HXdOgSVj9tF+JZCxgg9pTy/Bvh
6tfaAPVYXHz4XU/QSwlyYg48fmSlAl2BJzuGzSEC/INgupE0nBg7y+tchNgMmctjXwxjMCVO3dPC
fQcrs2ydx86AJEJ28RdOh5vRd0V7g0CIXPL8f+pkEaOlORY2Io+vXQZ1vglXAApkBm/Hs998OqZO
PSj0gMr4ySq0FPecV+QUtetNcOXGocQXPMAhVSpjWDsCBEkUxnRphGHronG2bnRLAYm/NCndE1qg
Z7dAg1m90nqa9DipeVEpLJiPGkyd9JOv/GqOzMo9bydffqqrWQpPti5iQPPapZsE5ewozS8jP1W8
zkeEGnFTzEGVQ6L08NcFaaAUxkM1ka0379Z+DpzpVdAjeL1usVzT2ywIKGdkqr8dlQQ6YiFVllNi
Hcs/XKnmPbcZDmoA5JqWI202SrZVajlKBdbwnOxbc0z5IEl2SLeCR/ncjvMh9w67nqBamv2OT2z5
czMoAli43nbTHXfxNlSBJktl6UwR7YEGJFyBLIFUJ0bwft/peCwSoIcMW93l/+p8ODCLEwx1Rm4v
4ibCoj+y6oXZfrS7pgT14p3hiKL3SsASUY7HFhWonshDGOEElnpLb1r2nK5wVGYJxwPg3KJnyUXa
9BWKNKSIFoID/tmJvKFRPg9tj2JDs/tgfsbiHt1fg9v+D0cGm2vl/nZGNxlGn42EkHi0vi8Elkul
evmeiFNDpu5uignY4noq8kp68Rlkjs6WDpbu7RJEuJd8yMPQ6zV2UgsFP0B3GMxX90FAtVGTcsbN
H0SX/SiYOjen0htAa/srbXNst7afnk6anYE9bMogRUmqwPsKnLVLep92VDSFnKJCm4k1l3XIH78P
NCXVBVE2xER65m1EoNQAk0yOijJoBLyafnTmy5dHopVZMQpBYzVQJFLiuPORGR8vVUb0u5NgOPkf
shyxaR5N7BSknFPvAvgbRVXqyx0J5ba4Qw3MbMd4buegkqEoplUYU9RGGIjiinZf0k0cXaEbZW/C
Wtr1mcnlgWYpclUPWG211AiABgEcnGtidBUl0S4DjfIPcFmxkfdfaYOolqZMNCqsgQNOkpns0WmD
W6O8U/LMgCut+YHJXUL7bzx+/lBCpHbDj28GYx1qjmVHw6fhz2yjnvcNqkeUtNB4FQU8s7EZkNaO
+cxFDdRBwLw/ObND8diZEdfkdFf4EAYkj1Pw5jdfdFDHkfLmbMb7mMNEAxIZ4NtdrO1ToFwukclg
l8tkw57jHmyxYdRqVP6lIdHZ9IflZlnIdAaanBsO6xsQShNtxAxpBIDNRl3Yh1EtFvTmNSKej1pU
pFeI0XXFMzgKealAxcj35ry/4LAIfu3XVkSI2uSYeaYYszl62DkofUld4GGVqR7fS3g7wRhDGtAa
WjE4afVU/NMsggx9C3fuJfWZDFpjvq7nn2Tf1CVcStcEseZIFLJXPZ2Sl2owjoLWy5lbG82qkVUG
+rrfhJKbYwi99hMh4lEZZEmS7R8nUrSdFfyX6+hz374Xyaxo8iC1AykTaDE74mFpG+skQ0iWoJwn
vQoTV5FH0T8YFRw80hjmNhMRln1Mici5gb3FT1ppV3PGF9YBUCcSUAK2TpwNOc4BLRj/3SUuJAhw
Vyhs0zUnEdZIOoYAQ+szSfpIKvwtZtKAIMbB0y9Alx2vBAzBrRUatnE2ep004zRdNzv8zbOmBrX+
e3pyUw9jXjDIMGYAWAYuFtkdkkw5QXFohA3tqlgnvLuTS+82sgX8V9p7lA+hab4Qm3uemHqX8Sj8
2zDPSp3a/+GwS00JXYunYiTv36DYMoJYF/xrnpd4CNPwQo8fyOFWU9l98GtBZGf71KcknRd7P+lc
5LbwB+5RKMUomVQ4Vr8ISDk+2Szo99DkCuYDsmu4PFl+fxKvKYRNuhQKsQgQAsnzAIi/Kqd6V3Z+
XvJplfB8+0elKVDBHMlAy5O5+PPUlrCRgHvbFh1eMBYh4IrUvOJ2gOYK3VekJZTyOropi92wRKfy
6hTyMzc73z7Q13DWnn5ljeUDnSqKW0hSF3sLzmvo2HwML1JUUOErZMTV6Xy691qiR98eaQgSpkPF
EpwFCIAZPqwwTr1RjdNeaU81uQcTYdb+iEFUkbaKFzTytCEGMr8SYxQqCTUxWpg4TmL9JBvkYhjA
RxuH2l1mN/UtTF2HYqzytKgwhmI56Ju3jDFgjs0ujp+l2BEv/erUZ629zquAlJT9ntFTdDNFIKJN
X+JAMHdnzyya63BR0tsWHWrx1n5v6G3BryU40bDOT9vYp3dKTyLnAba24GY1KwDWX20uL2mV3jei
2cz4skiL7R97lotTW7VQAqyirkGlMDK9WpyF/gFiFWGfmsaI02BAm4LuC2eyOjBqmpZUT54ogbUQ
N9HvFTVk4wBafq9M4PR35ug09d02rRTerTbzCLlAaJRhEXEqYRgMBTn7i+1dJg0EAU0eGsMKWEZb
rldLHbAqr6nNnn81Hb01tgDBiVpNM2jyF4S6iwxdtSHkyO4qgVAewtMdLZqiYBZsphrzNc6BBxdE
/Pesk+7gvbBlxLa/A8HPKu52KYNiz+sEEF/DA5zLnP9B3Zsl7aOjzhnkK3QDBFSzBy2DMvui4cNX
9qLQvEP2+ZOmRjRLFhHjja3AdRRMVycND//iTKmLz5CJkf3uabHYQMEC3aHHLDjyDaYToeO9qDdQ
lo+i91GCSo7Bp1Zg0EBeYKxiuMJL47Bq1CpATk0CdIPZ+3i59AYtDTrKzwVxAQzwjSE7LnbQJrzh
VZI1CuO4UAK/oLOm5gNl41oM8edA+iXhZ/MY5hr93aRQRuSGVttk+wlW+N4mIweZNaGlmdvCQL23
jyoxEPuAs9a7ezS8hLJ9B0bBltdcp4VR8m2RZhfYeBGhk/zlv5o0GhfKaPUcJAh9Od8r/LxDCp2b
ysRcZsmcWukb/Dco8r2xVsQIwG1VIURL+wef/vjBo+PtfOVuRYUVTcjr7R+6/DJg7rYcyoJ03Hrh
Y1/E/B6rsKfeCnzbWH91Ytht98xWVSnyXy024J9aT9qdYgeskuZygGcRxPIyiVBVysMm3iCHtLM3
1hsqbpUo1nK/E/RDH+mhtavzkaqBBU/EUqc9SvwxFlG1csglQOnBFuTuMJ8FakihPhJEjvM9qn74
3p+7K4aQGJ+n5PAyGs7X+met0Nm9PuZuUpu1ou8/i2+VtPfwVrysv7oyEmhFWFPJZKnmCFvR8WKA
Bng2C3V3isVOzvEOuvlHOfXhZbZw2XTmBssCn4yT3JNJrDnlqXyetPU6tDY3FQYntVIDw7qQOIBp
RQDJ9SSy9rriGfigNmeqzfM+pJ2bfcRLjKS62JOkzKuS4JgbHQBVE6IEyxMOokC3LH2qUljDPre9
kFeWhlGQJVxt7YGLF/YQfwa64XA+nLHNCHQYkZa6Qg1EUj4yrhKiP6d0brFMqoKisPqWe6K/H0T6
NDffh8KaaN6+CM8k/ulZ93+OO4PZL6TJ3rXfvlRWMeQmekxza8PMqXUlN9b60MRpuWNnIQXkTYIH
4z1dmb/uNJyeHtBVAsCzTrB8/tyAVL7iZwzGOBI1NVwRgQL7a6CmFTK83jsSnmUlMxuwYPi2s0WL
Trej67iLn5tHLOuOzkXG8JKyU32gWloDPm1eyuf06uKPTCxNsELbujt7o4ueXGJuk0JoN8AxTuFt
qh8kTi0rNE1BfUXacYrFXXysqEmIXlkmTYcvL8GZte4dob6JBkLNY8ein/svrDlRE/IDekv7sed/
g6OWk9orVzKB/Cm6W2W94EPnb+t7izkX1OXgxGEvgFY1ubfGmdpPmzZT43yY7AIbXAQvY67Dvmcv
Ey7Vz0Mgkf/VUOMf3dMDo6QWWMgNJwJlEa6aiep8s5CHUuH1kWD91cufd26VElqz56EH+Drjxxns
+fQrrYICL/uIfxxH3pAtnrtpLxZegV4DbTe2ticCzepoZy0UNzF6H2gfomtbyyb7pgtdJBnlWPzo
0RSItbayCPwMxrQ9gYTAqOy0UKG5LCbKxI87+pKd31EdIh+M2sghN6+TrMYnXFE879BBzZgVkKmj
H1UiZLfQAw/qZhJt/zemIBjepnQDN86JmJuNjHe3L/oKNz0wPkeVb+kA0NMv14MnKkGKXRBgneSQ
CJWidLKgXjajmUzUfLKuvMxQ2G1bdPyqtNnvx53s5V5ZbJdR5lVhSVxZ3w6YRFUHLHWl30kqDZhK
5xVulMcTqwazxl21gqWmjADgrOeJZ/VDQV1QC0ZhaYLzdE12weT37aoZ5WM5QDQN5CEGUtnDVKgM
K1oYZa55YDBQT8uJdOPSW0xDsqBCBFNO88L/+pfYgZbmJFYZjaZ9x/ShdDuDzS0wgFW0H6Tks4zY
cBu3oivHLcyrbLOlKXg1LVulBEnwcY9KD3xLAZVKsV2lJPInuMtfdMDvJDAjr3+rYMOYnMIGmHyD
aqai/LIAYX/pFzoafdWu/S80e5LTLl8zLVa1IKbs6MvpsjRVx3q6DMINOxjB32U4lrLF17qIeSz/
eJecfkhsJP8mz21cixhxSA/sNyp4hO60TFu2xPY2FfR/2ZecHtis3dYFSdEb4yBqwWJTIlSTjvR4
5f5WFQZzDyt7IwJoaUxbEfQKEVFWUv7cSUe8wUD4sc63sJBw6FPx5pG5/1vPUdOdvnQ6SOEM/BAo
bLaiqsWy3t/pAw6K6MCbM8BdM7QVmY3KeRW+erIKQ1GRDWCDsVab7EsxmaxqGrFtjoa7RH/onFCz
axDmwcZLogr7xdBtOl7vQVlTs/ZSFLWXUndNk9A9yzNSmYZ96n5lnxRbC1xyhj/3wSCiSZl0WxA8
IX63FYGmq9UdQ6p/rms6YbgpKhebVETpy7b5x5wRwhoaNOIyWk41m2RKSviIRrSSpSSI/3iz7I2/
2Wk7Te0ZxhuBSRg932YrzpVX0l4zt3HynZn98Vt/fIgw1vrS5FzF5jyYePL+Uhn5xbNBABQdiGQs
33dU8BvE+HgSsOKgBQ/jgFeoRlqEi32GDghwj+kfSCKrkMbJ3fa+dPqQXzNfREPudTNgs6mF1hgH
8FU6hGe7t7N/m684yCftSl33QXWThmK/xyvvzC34NipsQnLjAkeHrG7FxhCReOUfpxzqVzZDUyDF
aYOy68Z5bNZojEfEwwVnsgIm/7pggpdiJmAoOkJ3XAvV75ejtjxdNG+sO1vZhfCvZc3Ue6gycgQv
cLrg6gEG40GVxc/5Pe580QGYOZCdmlWjQWaCN4e1QGn4rKXERZDnidqK6Kvjk2nlhd4EPyV7JGAQ
kRwnHKL6pVh6Ln3X9orZQRhOimSMQ1359DZsxSRV1VGb6Zt5ZrnffrL9N+4c21043YOmCigok+OS
Uzr5qje7n9N2RGJXQGyOJMuU2SQh9rhmZGBvyzebdqml09ae6eGz5H9HbM8LcLaFVG6JypLEykDh
b4Unom6l2rursydRk1y6pKkD2gJhwcCEH4hsdjOiIXtNhnwVp05XnZoPLBmWtpKgDYkQkpIpSnAa
Uf/4JRoy35ocFWHPehe8sf3PH8I84Edp93XzbjHWpJ7kXKj5OjzaWANht/X6cccBgjuSwDq0WovP
ptz+OOMNBpS1NXNFjBKWFP8XI4y0x1DtSMT89SGvKcF+rsLKZMTP+MYaZ0Q79UxFEM7uAMZfHYxv
3CNYLMONnq3f9SVa5ju2/kMZuRchWjT8IwODyfExClqRAGZOHxC2HpxpyzdafCndns6VIUvUuZgX
WdF9YOPjMXoPKHMbKwb4/h6707XxWlzPeYYH8Ck7n8MFh2YARgWZwiGKi3PPWyFbs/ESPMI8eH7q
quLcsIbFM8/icBffrM44MxidGfEQhjRd+wWcECEtkmAQ9JuLDN9IALBYqQ7ZPC3M33TDCAQvCAza
hXDEy/4J7xPHAQH/XaTvWv+7rrpizOY0J7aIEirOOCe5KvX5QFjj4Xy2dpQG8m8MFboyvGC+/BY8
HQA9lDXVfPqaQ/HzRmrG5Yy1ZiBnYuR0XmnEdk4hRjU0nVWMeCVoXfUSUEkF0uiioksrG0ZJkf3x
zlUSywnHEF8AQK8wskkasmlp3V/6KQxJk6gsjM/zui1w3wHMEuGYMX7iQqG+jPQZW/umDBqZkHGb
zECPCiDmxXPLQN/+nc9gs1GkgMu4Usx6QGdSFHaQLNCKIr97uF8kqbhlTteEd88gcgukcDncsGF9
4h2jqTNPJ+I13C8l3cULyypp3YU/fDOGZ36syadnnqR21SDtfI/jDFq0fUBRXK8ooLWgkQaaDoZM
fGLsYYL4a4Jz6tE1GEOUs5Ks4XwcSxouiUDZLw2ExkSGyKMQHIGfBPfOV/IJTNuv18r95UGfqn6b
WwFb+bHRMqM9+4+g7ZnSLLLMZvUz78L7W+tuGdJhNobpRVbUG3tX8IBvEGkvZYU/OFu143VxYoRM
qglGZED40yEs5L2IweHOfqmJTyfRUDxUlJyDI9Ym3G8ZJr0rYj+y/uF8+okWAWdkhWlcL09ha13s
iVkWhbRXwyB3/UbuV46oYND87iEQdYvOU6sT2iOAQHprfBst1hHVMLPHNw2hN3CdXm8awG4CObwW
SxQeG4Mt9bHpCgEMvFEcoDoLFPNvE4GKQz6CscINC7GrJmy9NwoPF07TkjWkNnh49J9WmDHTCMHu
YWOpgwZYOK6N4EdKkoWBz8Ub5pdyID/L70fTR7QE0YA+fN/eKJgD7ZYjltBWAfqY8FgpW8Zgz6tA
vYisedlIEezGKom/r6IYexR7dMU86mbbplLmKadjC7ewZfcjUqg/aZcH/XAk5huLSESg7hTFqpaD
BhYlgvBMtvIHt87du3Ihhgg17VkFTXW6Lnm5p08mJOKv1nPWHIH6UlOsgMqJN88gNBv7ggW9DBeL
MR0XGuZ2OY4WAvQyPqwhhNc2A69EA/244J/KnFFmI3aR5zvCcRc6RNTJTBnu6xzSpOmTjx5h9mil
o08ezWAEVRcqdqVB/BlHVv2XD/t7osbq/qRuGkXHquGONOUXCth0LaAmbQaaDwDY4KVjvEMqCZV5
ZTbokGUm+HuUfaNoYDgbBLa5ENBAsj89/aSoREL9gMUhVoumRQLSp6K1PZfUYTuDGiV9izRB4i+g
OxXOEgXuOvomh1r2vYOzxz32DzZHrS+LfXf+v6E0dDRZSceFwNk+AGcv05AHN+p/wyfQ3cAj1Js/
HLW1vFtnb0ZfH1IkNwvHAbf5qMHzth/dilQzLkPdmAJx8tBGWah6lN2eVorl3FSlxnHHJPJqEqYV
Sj0v/4WodqZ1QRBvbCJ2XREOL5yoX1wRTsVAVpa3aZz2kstMeQl72l+NT58nXfbCqI4A5FIAEPli
RDpLIy1L55NjvefmUUZiDcNZbRGjkGfyYYelaauIvcjArTUBJX+XC44BKqBnwLFNSQgzN6FOQudX
2fiTHiA0UJOvpXJIl8rHJkYfLztCzBIAkFoJ5kRIWTE9nwlqS3uh2xOCdWeqmpayItnARzwM1OU6
HbCnyMwd7YAtf1Rtu8A3+Of2CJLIDMnrp4xQ1sU4fJrKd2YQknNxT+ReoU2mOSmCVJl38SjTkFqP
zflw4tM+ii+evROCPMzZPZVdImV64TmseizKTe89QqYGrwJibM1TkoLdcLRS6DMBXG5WShJoXkPF
21L8cyQLFrbHxecsBlMHnLkeM6JRfJPOKeskKC+7CDT3Bnu/w980Sx2cJrT56yrtjneJqPO+Iz+O
JcFkQ1QAsaiujW7JTs3EkgWEFGqW23S7S3j8eKMrEp86SDDpx0GFkXXw8sqY5VxonOC/mC/hGAfL
K4vCcIxoYewfPqwPS2NVBKo7eNL5CdvLN4/5zOd47Yn92hnwcLlayH4afdgg4Pm8/TbQW6lf5jQT
1D8ylNV8oa5wEH85aqeFRwaJEvZu1+Uk+C06kKgqVxqp+VqlAGSsjAV3e/CCtbxBmdNuY9yeZPP8
9QhOw9O0fWbWO73IJy9WsnaabhdcRNNjHltU0+UIyPO0gXQzBpIn5gOMVw+j5ObuIK3puibFyd7D
rZojGiq6yf3tjjVOq7A9v0GKXojH8n2aPpAkOsWX+GMAQQhMIPVAHVQ6jTOl39k7I296BaQRQx+V
28E1RgmP9AcuVFF/l9ED+2Fem2jIIGIIepXLYTkbnQOJT6wpvzKdGV5iidnL5lrcIUYHCKQvZwDS
qvXb8YhY0y9714z1Q3607h/GIDMIWB+vqPxUyrnVU+Tdl0xi+MQjloFxzsgGiXJnYDFjlJXj0kz3
C3evBUPEp4ciIFPe8Cab2beDN5boTdvy0y4oJI48ScfHw+1lwNPFjVQBk/RtGwc7b7lOPWwJ8j/+
6js1Mh31aBNzenODoA+FhVc0HnOk40kYhL3L2SFGlqlloM4imkrDe2r/IvGo6ksjtmkAwd/v5eJf
g6w3V/Wg2Jkvy5Ez9o7ft86PVal8k6KHFJVzUGa1Pl3kQM94kC0XOnFxGfXMQ1edKq9avIZf9+Lw
vu+artOdn2/FRn2n11tAHUOYPJlO8/p6OsTm6SG3aJ9snS+AxGnU80etHJLrVa2lLgSQLIN5nEdP
18yS8iJJmJMVQOQDgbjsx0zvwjCjg1TsqQGJdvnsUzGSQcnCu48M15O4Sz5z8EQiGv2AhtCUYz6T
DHKdsKSyt6BHgPKRWzdTEtzHe/W65Y7Un5NpU0oxdJ549a9Ph3yJ2A2W8BGADTi014L2z6IWCabb
ovRk6OU8dWLw5PxB4tTT+4y9k89v5tfIRSLAT+0a+x6NwqShAwu7UWg8j0ZocEdZ/w/t4W8vd0kc
3k1v9MF4z6iH9YzYR3Sa5XfVS5lwqeyjMj7AVGpPxix63UmCZxb8IB1n/yNYjY68DEDHkmVvqPAa
uyCm9vgFAW1XJNK9P68rfNif+bBd36KEZXCdXwPOcbtGUmG6OjLyy/B4R1U6vX3WA2Pr+//dvSTG
5rESLppH8HyvOmNMmCfJCRoCrUVx19eAHA2Va1+Po+/inKd2DWyMhQqt10UEkQ5Ij50sFYLrSo5j
63hn0mYuWPwzi/ESXx2yUO85ocGXtvwyWGz610E3EHlSCf/7M1Rq/KHqlr2ivAqwezlLfvFzPvf2
SBeNNJOCukEhrd5tajOd6ZJJ4wFIJfVT9nu2Z3Yv+nanVDyVE6CZl2F0rrlxalw7SDfspTshkvgp
9FptwH9jmeZ4AvqHtyQm91QUxejLB5HoQ9y2JYzbc9PuOJfCATk92mUsAAAINZEOe1i6OwGNkWSK
PQvdgmAGZoVFgH5W3uqiAaT/r8TxanJm2qNrTOBrdiPb53VkHrCN7pxH6q6GskHqFhGxTUjUVzpW
mwBogwmjXP065mDcRusgrC4QhOW+FS948UUKirw+76EYupnRY5L+E4hUw8c89qOzfayKNr9q0KOy
gQE95cZAJbFehzKOdaWYo79I3a71a2GjkLH+ECTnFmTPNBs3lEx2aqXoJa78fdF0dEvUGUTCwVM0
3H8LroRnVYFa9IwYMq4NtcHOrl1prqH94wFKfflYNd75kwOoF9QR+e8jgMPVfYDZ1R2gV5+wNSC4
KPm8s5xkhmGuYbBljGSaSHbRXRsWCHR/iIRnc6cCt/a+C8q9HSNRi88lDD4md6aDCg2No3ysgfmd
4taP9J9Y+MZYMXNzt9oqxYbelDgRcOcrQAd0RU506C+mn6ZHbhGEpWX3BqKpXcSOFCdYZA+FHexo
hFbWO1lwkRqQgkllwv4T3i7MUZpAVA/llhyQEtpTiTB7z3DfASdaxe/Ug8UUujJnMpOu/NKxTx+W
yw8oVt19UrfO7NrxTsx4ZAVTXPNMO0GaBx6p7OBftxb9JPIlgbgW9Hs8Jb/8O1K/7dXPtfoT5Oq7
E6ljS6XdhXqOnDxcbz0wIswS25d9Fxe/voysinhN3dtQFY9UXGZuyWYmiBpJ44pKf62IYLBK63NF
xcMGdHapCJ7Q0Gyv12/EX+1GjqVzZaKfnHLCCEhLHONH7XxUE/tAHMiiU3oMnY7uo0KhC5IHoKX8
pgBiRCmWaOSV/sEBIFZ7ySJLVCUhpNX/ZAbf5U9JgVguZT4XJLqKrZcDJhWfthha+aprnHqHvZmB
TlOhowqKtBaiHYuPhwU3MUTsqSEov9L5Zjssp39a7t7HYWhLy3osZXAzh/CpnGgbgy+KPn3YBTeJ
qCQ2UJtGVHlD6XC0VHxvh8+gwmxZgqvyisWKSatqt4kG8BBEBM9LY3j++4dyzW7Hm9d8pICN05vS
LPpF5XUryFg5f8321/szapBtFJFMHNfeVTA39qMKBWDNjka/eT1yK3aWxjPsSLrDi8494GFcyd4R
HAPcfW4hMZiBpCKNG5hyodb/PasjfbGuOT5xYiLMRSaq6+UPJz6UbxLDg9y4v3dZiBOSFujrmIGs
AdP9+bYIgHivoR7U6/grCj9VqvvKBoVNIPWpcYKXiL0XR+UJLKEmCzawpAtSJhlqZqe20qQ8gipM
lpGtOLQDqaGezYW97PTAzKAJTq8IRr7jyI7NaLleBrMT1eZ4Cvz3eubmZu/fRXyR3FVwaD+aVOtA
DlcQIdhbWBZp7KkYmI3OIf383Plh+CKVc8kZDAZLtqLfKU2Sxn7rOvYlFYyISx/0udOrq/y6iVnf
17cWmjc+jMCPZ0qIYdjW/3E2ReXJWACYbCv27ZeWNrmdnu4yI6sV/zgjTRDokddD7GZepRTV6ugf
7AOsGs28gPCGjzpBA+wKEq0Hg7y1S7PJyoecGrIyU32BOJ73SxXHpkUNPTLegtbSsR3FY5Z8zpxx
VN8AyXuBFO4e7kPkcOkcL7MH+zOeeuoO+QW4SwtMAOBa0tqn3BaKMK/NjDC7MFDEr9ghsry9zM+/
V3Wx1PGfAIaGDcxsOvOZYEZyuv5J2ShAcqxzajscAhm8KamOZkMfHsD/6DSZgEX8GrzQ/hYxe52u
/mAX4cJsEtLEiuSjlBVU0HFEA85e1yC7Sr3gwR3DW1UIJWmFwcxKRX3liUiEIgZE8hRkMXtgoL3b
inJPBuNBp+FOBlqr5OaMRexyv9xR1wGDfHbsc2/gBTfPITXP6NypDwLVI6jHXTFBS8GtZH3XWj0a
uZ6Uj9wxg+GFqHh8VgGAvKEV3+yynyCgsJkFgg5dtBIIaHgWUkVTHW6EhMM30vgFsArDmi1bFfND
3cVVHkXHwXh8+NWPTGJcJ0yUko/iPccPnCMvCYwk7FF7+GSW+I4/z0WxhSkjE0PmLTsKu/nANnJZ
sfTPof/khtJXISA/vdkKE/TdFyB8hsepzhLX7q003wsPgBYlG37fhpH3h6mm/UP4sGHsK7p3l/HB
oY/ikqJ9QBT5XcetfLuHMOfEX3Fj9mc6Klg0NKMXRo2jzFEULblXWpX6E3p+XW2lb5IrHmaUzaXG
TrMiTWU5oKsA/D4kXoCvzKMTNMLI81a/x5QgSdBLeuw+EC8+PfnPQ7LVDLhTK63BjNnqsa43zxfs
x9zZsy15aRbLznZpHSlTKbhGvJ8Sp76U4v3eAGOd2CzXkBVbDpS2dIsN6OBL0bIcv7jiQO3Wfwh3
oOvjDfv5qeEPUamfpuFPsNINtAgvzFBGMURHbg3mVwcApcqJQ2h6TvkPMyyZRddebVeBFCHyEYNM
bU6RKMu5znncafD3JL1NX4hpks4pr2P8uzyWDRvlYjkHQUL+FciykXtl6KGuOgIUF72qxWB9L4SQ
dl/H6frxhy8/Lki+m6kR3MaqKpVdr99bHkltvCz3LKNHEM3zYCaezAaXP3NofOWrdmcJVjeP1WaC
jsIzEshObHQtPggQJiehi9zgK8/oZHcsIG6i8rYfLGMr3jCNzVzEpzFYi8EVjboy/z/VlouzD4pM
h8eC5C/wi2VzJfZ5v7saOhoPg0OSWLbt9ZawTq7OR1/ViAQYSuupy+01qPBBoRuNUH6f60JYoO36
akmmzWha2XEw22UO5hpgOII140quwzEePmWxD7JpE/0rIBV2hT8s6FGNaMZc1JQmUCA/23bcu6vZ
TuYeOtva+F7grfOZ8QKygzXKQ8sRmIAVIqaTrZlfvgbLOVqjVkRM8w2/Li/JjQxtRP4qonmf/JDy
W59Y3snwehGcKZPZI2d8/ipIS8cKdgWKkkDdoFvdBjS4zNG6lIk9YvD8qn9qPa7iBwpeCnaHUl2N
6NmAYPu/3zAZrvv5PzvU3wGZ0Fndx0LgaOvy3eQE3L8P/iJ+0SpCGJv/7LOGK2kgnTvpQOc3kWfM
ff3zW3dtfF2zTilfGagvzTKciEF8MQ2xBpr4h8VDEpyM/+IY0qnRG9V/HTbVBZ6SxYRLc6glTvqa
o9iPqcj1zy2+Oh4G1Y2UU0cfFkHLxo1vwR2+wiRxPFGsIqpROsAP/stX87NH1+PfzZqED15qsrXs
lGI23LAFwFt3Nt9Tqly4hoJnTRDHFeTUBTwlzJbKuZM+/S4vS84sCs8bMTd0BX+CO/vHtEYNzNn9
v19GFyi2g5SbMNgwVGg4eN398dfbr8RMrWE3Y7542LTs5cr4XtxgnLAlZJYUv2ktkLmtUc2VZPc3
y8cNpdso+9heuMHFIUcVm8wHWOsioCCOVhP6egnRFvg+KMFHzksGt9jLBiY69ue82L6k7LON8mn6
8EKxUYSDaBb6cZeTmAoY9HNVFyrWfQS69H4G+AveWAxWHvPl4BiaAlk9QDLSsYIAgAx77RssuzAE
hZzYDHno8/PTKugmmgWr7BPPpfW9KNfKJc4TG/DKCyytmnAxOZaFU+SPMrJbhPAw9Z5ZgPJuMwQ1
gzV0lrGxCqJk+FHZN8s+RRO6L67g9eNtQRGQJixBvTaZWKDLUB9+dFmlIvQBpaPdU9ptOGUU3e9E
1qvahPoYvtrs0wjMTCUh+O/Ox0YXMVCNy6M6/fifImPwIXLsi+KlZeWX5cq8x0cfHMqSPu0TV3fx
VZyOJDDtz4yPsGmymw43DpmlOaBataSfQ5jTWPOfVQ7wQ7V0pNOtyvzWjhFONsdgQHP29jTwiUN6
uhCWjj9YZI40jTaX210CpFGZ4kR6zaxPK5NZl5M6fkFkhibeztuEK1qO6SQKq9ssRX3pV55beySP
xQmYrmdbDnzNIEqKVsonad/dgAMXHN2LBqLq454C69lPPLYQs8rkHBTIbq/cCuDvOkKqTHnXtP4q
oDkWsIZmmdnzf5eJiY9u9+TmThH3fR+ekFeAL4zoGFem1da7s6zn2tySLQJR7nzduwH+RXwiumpw
eMlF1UjPQmALZBpaN00nI9z2quDedePncHHg03K4GvQka2SATdNscFIrbURa1PSGpX6NOlISo5Mx
UzmVvjlBy0RvKisuvpHvUG26OilAKZuHo5yDf+KXJYO7y4mRPG+urgAK9k0f2UB2YVmQP+bgNhKh
kRUK8WGgdMrkGALgvzFBx5z8+YGk2KWrlGHfllT7U/KzkMb7F9tp8V55mrPPoiSoUSI4HCqqeE4w
VE9+iaxvirimQdG7Wyx/aEy2wQWAlTTV3TTOhowsZyInvjY7DBINwoCKuNLBu3eG8sxpoU4D27gj
qB9VgX2MlIZH4K7GhV6RGtrxKTE9xy9yoRycUF4ycXoecgpmuAGOkUa5Q31Wtjrh3KoMCoYFCqi0
yauMaV0sUCMJ+qRxVEY/7Y2fJbEFNEXXxjJj23HGtiCd/6tlYnZDR7rg56t9tcLbo1V9DzWREvKm
9uxpV2RoaDLrn3tKhFH9SlvhHfboe1xBpTymE89CMrkO8t57bnERyvRuh8MhiqH1fq8I/nENylfY
EoV9DMirSB+g5PY4suCi8yVtlVCUnJ+kxOm08RrC7YkX9R0haFc9rAROaMJZZ7CA3Fy1YPIzCmUq
BWLK8nfggRMzsQ+MxDsro0aYqJOaAO/bu3j2/+lwmsnQH4/7N37KVCbr4jJli8oNUWTOYhkYbhw6
/xy7MOWKaQqjsKVtglqgm3GwObIQLpNE6LtyZ05xzGQIGq2rUDls//l8LEK/s8nB6bGGSK3j0YxS
3cuOOnvqnPqpSc+vj5oMIUpDpeTPj7+Urj/wn+TFYuuEZ03GRqghhZbXqLS95f3pI/vDFHH6ZSg2
FzguCar9jKv6Fw+03JpLPatTrbmFFEjdZeeBVeAyiZ2IOmdnX+gj9NF9PnRBg1GKJytSbNW4NJr8
vK/UUtqjxMWl11K+9pnzoB7Yj+agqTx6q74rGk6UUW2Ayf62NfqdcvMhvAUyN8phe1V7HlUpzyoA
3Rmh3Vs0+XyZBjR7kIaeUZj/PQmrtRde19954OfZ42PiFdi1ulyWuIeVEKxHn9tzoSE6sTn/8D3P
Xgg5+xllHlAkyUbLLAj3XaBrrEWvpkfQ9sQz3xT/vENLnl8I9vhKHv0D00Bo5tbd4pfrgr76zqBl
/gXNhffMPwXuJZgyI8KW0Fu1ukVVOQoLLUcVfmwlVB+N1omOLIowu2ge64fHz9u+aKBMTTES1LLZ
qgyIuJIuS3LuDw7eq1VlkTO0OdkZw3egJ9KHU8uLktMmItdJPntelGLlj8BnJ/5fL+624koWYwk/
o+vxKzRZ966nJnZDAlVvl8pFCYrPLG7OrUzraIrkE92Dsm+ojKH73a+k04X3XhrQPGXdYIEhrFsx
O/1ubN3n/FzRsAO03r2zDhjtVe/SxhEbWrDWzu+maGv+jvIK/833OsvVcrGKFsPztJqcMqMU46PO
/tNLm0u+BpT+7mccH7uYstmVwP4vrH2+Lg+0pJn8+nyi0lhM6ojiupzdB/82RtuR//bdtWiTJX79
9TrovvCpa43DTQlB9sE6pprfD70zG3RzYHIczuyVkgwYB58h/jz29OYV0TNDMD/VUj4IKjGVejOn
Yl5B8lNGkriluf3yOC5OjdppbB0dFWOSwgVLq1fP4r+c7eiH3QvDlfgag4SjmW/9yH+R7pRCz/H4
Em9wGMxFCQAsQes0Bdx+8CGWtUiXsY1Gbgso4EHsEORU0vuvnZdL+G0FyslwFviA0XqH4LS5Rary
pNMJY709WkFVaLaKbWk8AdprQDkAOtM2eM+0tA+nIJMtNxEaVKEmyt5K4IkKEQPQMAPhTEZsWsmH
G50PuxdJEaUzzD/tpE/yz7g5EQUk7DGdRseJzjRMKe0aGXFBySmZsRQ0TA0Fd49h3XYenlYLrDaV
sPKokb7hXfkbOvMKpMBhm47syGbfKBClsj4fepJGinELpC1TdpNxJBCZNEG6+ePzfAvgyXMgGgGJ
7jpMpjOCMaox2YGrjtGnVoKxRJbNQw/SD6pZRM2QtBL0Fu/D0F6vYIGqkcLjYLbUnSByQJUbFeJF
F3z/I9OQ09TA9wjx1jgGfM36EMz3MidGAubWN5RyPg0TS/Uxg2rNYBAe6l3nz/XQCdGrIM68dIHj
XlvrV/YOR6QrVldbqe8TpSQb82uCptNwpQOJJkXsg8hk5afjE52Cdh9+HQM/FZvJZA89vTUIYot5
wvVVXp++8SQO8J/gke527Y4VV+JErQkI3TXXXg2q3ux04b67JW/X5p7T38cXKUTOZRGITzlEgYMW
VTEnvzwt3kfjjVdqofW2DuFEsduPgAKvbThjkHAwo2VoOwuQzLR7gmMGNkxpMd3j5AKk5/JD4Aux
91KYL27kNpVW7JjetStfbRo3Gd/rJbCOnO7ElPAH+u42kPyP9HAsVydHNnAvi8BQ8BJW6Mf5y3x1
emap/Ph/A85VJctL4QxaoZovurDQFyjt/+7etFstjG6+2PcS7CQk5wMcPTqa1cH9ieCbTGDfaUIu
BhNXYeoC422XcawvCaQlECdBv+s5BuUGe2VYoLrRaFTSC5NIr/PVznHtEWTvZTqt/v05Wwfy1xln
Xq7JLx0WZ7GoRVOkA3dqX3qze0oOUg4+RzuilycXofGjhMhK4bzYXaVvry+ApeeToNqE+QHRt9bD
jVg89BC/KIszvLV3azqmWhV2PpK+lgwPsZX5fjh/Y6PEwIcUW1vPGKCNgswYhCwqqf6eJ1nZqGrZ
sGdS7+5mc7f801OUbEBx5XX8Y7xPL+fUUO2gFepbzjrHJLxkzpNMZNrrcB3ZixSp+Zt+p8XeBdM1
BdL96DdMITU7hZxUbzaf8LarfwnQg/Fx+Nt4cJ683KJQLvToGEWvn10wfwGhYtoP5ImOp9+Jx+I4
Y5+Z+tFskQTuIgEWiB0r3G6+xd2OpQWU/dlRbBYDBXquFDLV61n+V1Rc0IIzj6IfPvL6u/YtVlh5
29SGsrHzwtP8Ed58EeGA/D/1Pw9STvRkZT8YYM2OnoTxhpMHekwuN3mVdDDSOzUl2+g13/lZkYHy
tQVc3YV0aHpn89e/MS2gY6LI1TRu3IZrlNPfNEs2vhLfHA++xAMHITbiQLWhzoNMOtfIb8Pzemzw
F9ovmTX/hqrMFlyd5V4639y79Qzhwwj+l1NIG+gerzqjlPtza1SjJCwyY2mM2GaiPm5FAgpdvtBs
frXiVYR3UFUdNOJdXX4MybyywkTjRLH3KFVXRucWLmW3iGgxIA+L4MzEinhrPVh/K0D8Jp80fArg
dy4FBu0Sf6D3zsEc7r3IEqMmrBjl1DMJfKxGethYebLVnhkg6ELXjNpmPv65mHTqykmDW2bIaBHT
XkKawOBwhS30w0SyZhdVf/oDVfKLa6f5Z0LlUdd6ukg6NGf8NJ/v0pY5+lMxB5/BWPLI9w2Y/DBw
ErAq1rRjBXtzjG5CmPXG+jl5We0SiNjA7AIL6/L3oPx3OMVeHTJVN/R3OXwFkvtngnCU8mfER4Pm
k5KmkiEx2PdBw9V32ZOi7qHdP65HuSEomTypGjqrC3V1Ay2FpUuHdTfuOCrYOHJN87LVtrY5fNBj
PN42Y/Fvua3sgB9r0OEOEq5qM+2Ek02E75u0Uy0wo1VS6kVGo6KJNi1TmseXAc4Di0UKUCkJBM4K
/sP6MEddJcVHeLoACoTKhZZCxKk6i5gp6R/IFT1t5Qhfe4qojGOtAR/cTsAKvhPuv7YzPrbtFlBv
CyVrIfkSqqOyZMXuLbwwweqm3Rtbh7WJlGjLcL/RSnrmE1XNjXPDF4R6Rn4QR1GJCDPcohrBDP9t
ADJ7qAuA63SCJDw5ZHOrXZ3HUwjz4QTKtLY0ZYUatiDm2j82HuAqCDaRSQM/7P4khTTjtBT13JMf
shlbw6sskIj6NUxWux9s1LxB4NrtFzl5dnUyo8Db/QDoHKZzXVritpntlTiWft22Y9xjbLrDQM9S
gtIyRhXJkLbqkF4m9ERum+Ft+ztocHVHUrYremxTlVq3m/9bntH2y8bGS2chWi9WOcOdQ0r/Sgu4
D7MfhxgqLewQBb4QpJKpXXrVS1oAlZM6Vm/RmM0qwXajMbGqOEy1T63lSo7p4xARpSWmnZ1vn8YO
kRKfyWAS8opv0y4sCII9qOgf5QiB3qLvSN06IM4F7/HsODkTm03s7/upsZb9u8OoV9H5qhYWJ4Pp
YiRcpO8/m+NOwmGhhiQqfylaEQyA2kUs3lKzkUlsfY8Pe3CYPL/X9HTqu/eAL+fqQzsC+24gvLDv
N20icQwViuvUbUGWYlh4QBUeynGMESceZzzA0UPUg9k2Ez4LSxpvC2Ou9RSMF/CB9i7S+4fahj97
1tS7dqQObow2RRTHplkBSWY8P0YwgmV6LvdLvFWPsxK0i8Jz1wl7wtU8hekjHwGBFL4OZT93W64b
Ohyq2xDUEZcOoOr9d29jjI7RSdNHfYYLovUZb149NGt5tNi4kjnk1ImA4GIi8mzi0gvPR/9IjTwd
ARXxlIvnAUocKeh0Xz94QpMLXikv9Ygan74TSGxJ3HQI8ogdyYxurI+kXWa801NG26kYXtOVfcVT
WJGPkVm12HnWUM1dbeimh2XBb3lasqqYrWANks0+YrOB9YfR2NEZzf3m+B8bNZ1xyTAlQxOZ4vTi
lzcjJIPFfSdntA8OvuPD6xq+ZV7VqeO39FJr14UXPp9FEoG2PBOeYgU+i87UW30hkS4gpO+qg0W9
nhAKXV96BqsOurPsszu3kwJ/WTWgqAo+aPwLCXo/FlHIoIidSH7eqcA63fBOfWY1eCMAhSoTeDTA
GyO+QgS8sZtc+6CLEnF/jbf5UMoIgkARzkWvZjNs8fzj+4xZquPjEb8HEtiDq7Ha3vyLMVAvPMI0
gmA/Nt6iIalgykrJ+s73Wpk14JWyD4OlihC7RP2Bl3RsnQo0BbOOR04nqc68xfLLcXWgXsXhwqh3
7Qa7G2vWIPG2i34BDChzv5RCt4VqbAsqtqmTYrv5lV4BOJtZxIzhG5fh5kkSu8Up67KlPz0OsZCh
c+K+++4DOXfT+9pG0KuuppyaSt3cmN0Ad8HqFc/L7HNWZii8dMno2GkQEICnaI9JNakwA1mCeqWJ
7IqwvgL7lxRQ4XXAB2qp6UnkzskyO6GsLkTWJYiZ+uE+L5aE++iS8TDu7zvcGpZYl/9mSmXkr39W
K0N1u8KU2V1Z2rzSHKWFcauPAPgMmWU1t3ekFsBo90EKFdObvTUI5yT3CNhQUKl2ejNiQ8YGyBeg
aFOkUmMbet6XCMNHpTLWYwmMqumnIh8wDA7i8iA5jpvrUz/vCVJHvkwQF30YmX/ocDHrOoKM37ae
U757E/MUqtDblYigkXSIwWY4bNZz4EI6kWUqzSStQrDNe/rp+TRpaKuxZY9SXAjPzKZa9yHdhcri
c1RvYqghFQHTG42K4pPnIxlAqCx9vVc75/j5oL2fi3jL9aX1iIApfnCga9yMj4xdwy/U0J/B1KjI
ApSEiBbevpv+XAGgu9wXC5cZ5dK3v8f43iEBSyIUJCHG2OaDzZDcGlEbvVkKnuxEi9hbFuShmDps
Tae1F69J1p3VYv0gMW7lbbf6nksXgm9+LudQhZ8Ygw8Xr/56/14N0sKgArITAstKxxz6eo3qwXtm
ZF16StIhf0J+ZnP73l3vmWFwZvMEQ0aLSzw0Tjl3wTYgI/gGVPLLH+lRcLK8uaodk5lJ/CLzx1e0
gmVDOOloqATEDjzrauShIQEfa483QUcu+ZEOcKFAa4mDV4DerKscnc1+DyAqDUIvPoIrIxhD9M0k
w4eNnRh9ghUEujFESurhwbvAc8r/I/ZWqcsQEfAzayMHOwLAnvbVRx/+m3QFvVwv0uOryXex41yY
BkixY6tTRQfKXQvTC+qKGNsE+VmPeLW3O9yv8oQ8uj0c66UuIED8r7Ei/++vnhIfFMPRD1ZmSXLq
8KrYC3kUgYMv3P4+kaNcIbFSu7c3fR82FNJ5weEP6Nk+s4odul1EVvmHxYMjvjI+1kUNQZfWXKVn
Bst1TRmueo9aT0rkYe/NEVPWkmIFKazH70//ACInvn71ysaqh5jP6wCdTGK2Kct8A8ForuKwMUqd
TDEnLrCbgIql7HEJo+8PoHfQHuAGwOOkYC31yL3IZP7ZcEg+zHxTVCj5+tazYhSg3Gp+WavhL83G
bl7EdwbhXQG7XwCPzL7VxhDi4B33bTO92Ai3KNq092TcBvcKqyjaBi9EUVWyP6FyYIJVZ0B0NEGN
g5uFpfAWz6sin9Mqukgw44fFpzyuLEMXEu+xNJCy0SxvEjIHe1pTjXlLdJmS88xdZaNyb1o84MJ+
k3vybYrQKgSOjs+65QhGfG7HnLTbA5FtxmlQ5Bg9iUGj8R9kQlascbBAvf4HQiEpF+KgObxCT0aN
PZ0sjQCZoPsr+FkmPxQbnMai0lhGjliWApWUeJulMhKvQnlJjQZxj4VuRgTmX0JhsKJRDHuGb2Za
ZfFYUVYxLmOA0+FE2Xa5tu+qvQIcVz2XUBLfw24OnJ8UcQpXHNtTpYs8lbZTFczokYimPdXsv1f6
fQc5jAsL2eWncdkjziFh3vcZkLie7SAZGZhjokqorIKmTTY9I026rIaT/c2vQ3Cmc+Jag/GGipsI
HAjSjzdseuMFGC5mbOcFGO5qfD112vP4+w5VR6p8Flc4YEGfs43rLLIufALXdq4hu2bsredGuAub
1YTA6qwlxzjOXoEfBKfbC3ctGUJqv48IuatlChRsEk2XTv9HaA9EPqFbI8yxdjLf8MG3FF2RmMeb
fq2F0xSijyHhngqWvTihI7iqCwXgFdHlmNgSRUtbE1IcobZeWb8X8n/rmkupbxkQxBZwob+bY/5x
DnzlYe/aLaWTkgMflQyp13cQxx9MbDkpX+aX8HC1lcSi6uTYLjiQqiuiF37rCESmTFD+cekfbpIo
qkouDr7AxcHKdRvbaKuz+veOIieATIR2cAveKuoIb9D/VCAi25CUZguCnUxLua32S3e6XiQBcrng
pwQS+e8LgyPxrtk7dxicuQmcmUOx/gT7j3dy/G/4ssjkmojtebUMfohBq+U14FL+/gUZ3C9vHk1O
NKA1itFXJvKEyELe+CsE2WyOmu0/7pl2YitJOTI2WVx171EofBALA7h7+IybJ26Qc9Wr4Ca/lO5K
CQpEAoYivsbU1UcXd//F2CdOYMqWplqQ3/Ir68PgeGnUQvFmIlGC9ZyMYps59PjdxdXet+pCh4JZ
fzlYNwd+/+5W8L26XgelNGRLqD5gzlHHCaQ0oSa/cKfeJSDon42uF8lBzzcCHcGr85hO0ezzLAfy
KWC+ybQrwAc5P/iKhm43j1VKzA5FjBxEiR1PTla4CHRRrvyGP6UacpbUmyzg0gnDjuOCzHqk6zs0
DbtJl+KmDRdZ9hGYawb7k6WnnRt7vO99n1rR+RJxJbbkWv3UWvpTtsoIoSbqBxNhLn3rh4idsxCf
5Q6kWz2YcCK1li2PnnqrRPM+OCHHJqH5YttJG2745/8AZpUjJmyWt0liSSiDPRCMycxndiPqF3bH
8tgp87xPffnZijHlPc21aED7Act7dBO89YZs0XPCd1MswGqTMxWsd5/RvNkdvljrJUUFQ3FdrhX0
RszMy+Pxc0G0QoYmfDR11QxHwoWxixHjR06zANDWQ+OaMrof6FyYu+yTSG6cR51tojtFcvw3eqAi
vcYEudCvqk+Wzvjz+N5tSNCzEvdo35mqBvFmo+BtbZIsc/Ek3zU86nN1ENOtRoBpFOLp1yTUIIh+
KM6ETAss6hZKurzlKkd90FvxwJFb1ruaYxQVVK0gXqnjkgNYplZwiLNMxd5QfhRU4vpeFZHA5uKf
+TKRo7vTg9Uo6EAx7zIauotzhsMJnUWs0fGw62SBlBL1trpNQDTgQPXJv8jUR8VO9yUDhiDlgu46
ZhzguwpPiQ5y0b7y6EqmCo4Y9GJqSGlw0gkvFHMATXhG9K4n/YMu2LPPaV4xFAFYPnjbqcx8sTn+
iEDicvIfg5puSrY4ZQ191+9AOiZ0H2wO/mv4zpzr2we+QayLTytsqt211E1N5Q8SrXqp9HJfc6GE
DN3i22a7m1Mon3B0PkcC2SglnKCI8p+d9fXHgdhykSpGx5Brz6oF/zOXoArGXyUkgBewgz2c5vYD
B48vRew6f97KrGAkUc3xzTctc68sqFeBJ6k1fWZ0TfhS96dxnjuGzZIuobXZCdv6t0A7bOWrcVYW
tdaEz3E9y2sURInveV8n7ep89co3CEMj/e/QC8pggw/1JBImFIlP4cJY0UATE0NT+9yr/VtSczbX
rPZLY6amAwL9pQ0YBnf0d3Kacft25XSmkX6EPbFYG67i0J7QChR6tmarIK8hyyPzej45CKGaaGaZ
gC/YNr3tb8e/EUU+ljg7Dq/euaiBIYOkf1KcXbfIQ/YaoPn3dHNmZDG7ZFMsV5/zSqx9hGItPgZu
k3zZPK7YstQxSmHfwH0PFzTJQhUkq9ShPBnIwoZM0RkKEhhUekgDo6/BAguZCN90QfsmyrlNuutl
ip/rEqnNT5NcU0wtMNUP5EimnsjjMHYBe2SmVIJq5vny5HOPB9o+iuIB5w2OQ09rOkNWxnngCJsJ
kquoYDRAyUiFM/n03vRWOyudXqAN7x89iPpSVhlZaXLjc8LeNxecLv/K4rU89bUvl55/Ve8wuHXD
hZKX2ys+pvFpe3I0v64GfNtR29eaKGxOmXATdFysC7h8VZng6szTntyMMnlmArNULiLNsh5RD/vq
VbBT70g9mDkb8thF7wqTLWD5H9fcaHZILgS7UVVl+H7J+TUqJScfXHh8YTptF+dhtoF3EyYkV4At
l6Wl5j4vZ8oXqAmTQrwL4eI/KwWY7BVXJkBQGyd5EQ+yX74EQpdhqf0BW1JbZDEIZGdm8QYvh5Xl
o7G6rKVHmRsRQRfsKWCdTCK4oWHiuCD0anSA2+nCfWi1UZtdzAAPdIXaS+q0ojOn0cOYc8HRobz1
7X6OTaoVtTUw33G2zf5rBt3fmVjYhc4qjN6gbbi7xZdKhYF3TbkXyhW3eHRtUyYOm7P7Dzm3nei3
GSOpFXigoP7vsGXAI9Kw2aFKjhPwxTgTND1GJqIrDuwiIbnI/2QTMUNTbHYU/zTJ/D9vcq2WMGY6
6aWWuiy4gXqoXsmftwsSakqrFFqghRFnEJd44c6G60A9/bjtWL7C8nGzG7EPqdZ/CRgSV6tBNmk7
8i/+0Q6VSybHuNQnC0BkTwGk69lFAum8ZI/1t7Y54Gh3gXTn+aZEnrCIlBC43G5Krjt8Rhm7Ll1P
khvljlrzvPmSORHpbBr2xsfI50ZB+G0E4D4wCZFucCX0tNz8508o8W9RMzIdAu2hdcpvZdtIAcdq
rqnQPyoQlrAsewz/jwgihZaDauugmLK+vm+y7WXJUle7yufWNo0eXuhFwDhxtacfiOIoG3IIN4nF
fhfImxB8YTNL0mjD9tnHuQEpJqxdUAYdQmQ+AfxBBI4JPmp8OObX1Cve7Aj9ez8Nv83KdBQjD2D4
1qWLwpaK9ic+b9d4sI1wMGKKyxsxJQuXuQ3lbDJa1/9NSWN1JlfU9+1hTyFaAJPfZB2Z1hNXYlPY
qIZs/hks4ah8knI3K8jtz0xnGkpJMu3htfJgQdcsLnDvVWvoYQmLxSZpk7X3iKz1oIzoYW53Qmle
bOSdoaRzmLXZRZvnbwTCo7v+kM8jmSP9xYItTy3AHq/o15wTp4NAyYAmtvh4Fh3xThQhwx22T7ct
8+nvLeLiMcd9r+VfBsC8JLTYYv8a5v6IncqjURrZEGX/XFSEyi8O/XU+ESgWQErV1rWgiNhQ/Ai7
Dt0crwiczytOaup+IojnmV/9ocF2P4cUaBKNVB7H8Tw0RlSGc5ZlQoQaFqrn6xCs1Qan89419nU6
NcL6xdzcEShXYphbWJUaVHcmA4+T/U93ab713kUY8qoTHCj+gpxm5sqz4c6jTWkooWZqYwGn50Im
PlY8EQNCgzMcTHqm3WiGFE15GMtP4sNfOYawDIv3UfVPvlvTQJj8C2Mx59nZNGDcPjxPC0LWdG2H
2zCXFbTu06I6jS7Ohfr0A1MT/uGn9zYwEP6UoqZZjlmkd5h3Bkp/LHOyETR3wsyglA4iIxcYsa+n
69u3qpDzOhyJ/HVCZD6uHj9x6pb75cH4BrpCwfawhYPQ1YloI+Ld1lHNBGN6touAAAd7beyoUn5Q
mZ0OzQIlZfpRf9LrmCrWy/Mry/Bh4krMjQ+/i95zpFdG9lOSvFS617vcWKWdo/v+KnRIR3A/mGQG
deDxhbrkNkMxgd6PZBOKFkhxWzi9ed72HksakNG0cZkPvOtK4aTmVUupc4lPIcPz7iy4ZbMzYyYz
C6fyJXFc67cy7KZX7xhrW/R8ityondG4qsZnR6GlPkohXcRQtjXNxncT9VcdHOnAFJ4GflI1UmMG
HH/2sv+fhtD0+5J3GT0+743kMVeMQQ7SmPm8WJ2ZkfkCkxKL8DDxyIIvcF9ZxW6EP+8eQ5jQGIAy
lcn89CMg5lfoKOIN0A5y6T6qGL/rGTz+N4x9o46Q+8JkYtgPsdvrHzaGaYzRnN5pSueY+HlWemkX
jWCEhmCLmS7ObWFCXvnh2GZy3Y2+HXB00qDHrQKVRC5uXPX6dV6hwJ9pbrYgswVD4uwYkhmqE6XB
WGeI9m7Q1uR/LJ7GU15tuXqLxK/7eNrR2ZJudzhgc2VUEwceP6sV5BlM85uSGh50GNHoAEwQSz1S
wQx+Csep66RBNxOxaxtxLXhXyDqWQjnv81uaT/JQvpoERGgYMpF/H2oe28SlFAl/B99faVtI5Rip
amy2Fup3EvL+95YmtTwD2XuKZ7VBcF9R8p2e+lacGF2U+NgDd6S0cIeYDtNWZ8VLBs+sZDAwPw88
z/8Suee3YMOquN5zJA1cZFNO3TcUk0EkY0aXXZLttwtuLbVaaUXPnj0ZVViB5BEjoFpOsQPHVs3/
qHw3f/OGy1Ob2eqNPyvWd4tprAh9cSm0DLYdaAJRiI2aKWu6RN5Hss8K9Mln5iHcAxvYf1MCVdiz
p9UWql6VU6K5Hm0lqNIFNfFvETSCLkEYFMC6PNBMfWsKZyhXsl4UpH0UOiGw4mORtyPYG9zlTtPe
Y7vsTZGu9Sn0wBjjUfHHAIrdqhv5TM6bd2D+QUWDFdmXGSu5U8gP7Ahvh0b74rheCG3anHvkigqL
45i+B4Vm/yGUegzD4SL8dYZDB7ldVqI4FaRwSvbuJKiG7dmOlLjnqWwTLNeQSqN7nb6ihbUvlyWU
M7Qc64Jfd9/Qh3ltK84V31TdIa+zyxOn3dpIfg+WwXC5SkGh6owlkX2tY/BfGxOYJ0goYGpl1Z5r
eEC/Yh+6yiOQVP8FJiAd3WPUqvCNpxZQQzLBGrisll8EUjldNxUw30G/LVmchNqf8cnrQ0J6qET5
iUm424DsTIDTnPtCFeHu/xUgsMrcJZGcRglptZ0KgnnysC8L0bkHutLyesY2j9B0diO4DE60rwSR
MqzgaulxVnUkkikkkd9IIpB9UspUgdcZ9PGbEkNCbbeKyCw0SwULXuyZdXPD1fzaTVZx8z0wHVEB
7vtFiGJ1iSRsn7xajZd7aOiCTXhNJReJoP5Wzqx8hKOb/feKhR5rzNe4MCrm+AZO59hBvUK0chn4
iVMZZBcTDmC5Dh7sny5lOPGiVCLFUqD3+4geC9YQ/cWzxQPuKvfrzInGlYB2ghnRBiK+vix/YXDf
9tyY0cJE4C7uPcYFPhqQeKp6VC4euNCFN8j/lgpbbUr9J1i1Lftx4tQjStGDjVFdVwg7rJvoKHnD
CVjztwGu5iRL3tj7PlhML3ioSMoJIYWJdY+HwyaLaDpGGxLCn6b53EJp0RKT62/lBYkOK71A4I/+
EIWoDIACVFKX/Gayno+jAtS0Z09AX9Q8XMqDEm9b/mwUaMWQfoo//UMObuvKpascG9Wwp08SP70i
XG5hU7CLOQQePrKKSxCxRcR5eZ+q3zjy3srjgzU8fFPesXk4cezEAlDqfilJoSbtAmd9bKznjRFc
9kEDS4ToGGKgTayZcPJjifRwEj5TS4Qjc81ObCYMiK2dxPYsLDlWMWMGvxKj5G8/rkWmunEYuL9L
h67kB/DeUVNyfj+JcgPiOEraiE9Qk3lTggAIA4Mjzkpv8mSgc7zIT4LwFuyTEvNtwF1V2xg4J8lP
JcmLJHpBknujE/OGlBJtX20AS08Zgt5BcoiWCLjhv+ZSf4Ly6qyoIWob2ivHX0+P/EuOUm0LET+y
8SQXM4X6c1mLk3HpnZbilrwDRYIRbuxufhjyDZG9inWdw3L3pFrSINWThbovyuu2qgM5wklDljVk
XmTyl/d4QO0NgAf+gTTQZtjv30R11mEvA/xg4SlYFvW37mCimcj34c21tqplSW3P9emUTdI8A4s9
y2JSJeoDpcod5n3rTwfzBZpZyjzEyFm4i8bd0GYcwkox2xEckce27j7HNHAUQUBVK1QIMD7geVAR
c8iYLU6DqYcj4lUC5Go6DqEGmKjJXVeMjugB+/whkqERLszUWz9NGWbGClfi/+RHCZgQbM8ayZW4
jo04a80Et/cCXBTlYwrGvHjjqqSrP+xH3adC1s6PM+AIDyef3jIJMYmyUekuKrMjp+P+FTVNNoXK
nUaWLuWWktj5/XWRXDOxKcIRA9HNEoOyPUvG0VsdyGTMTHcVC9X2mtEJZGlzD8XZNDbhmDTIBT+t
tUE6tLpnHXYNXy5s9MAS18k3ARZWtu2ou1lobWMqrybwZel3Nl6gF2CEDC6hTfJtKGTxdLegnxES
G5Vl9GKCc5WSWpAzK3NLB5BUuMOp62zRndv7YBHq5DwwCmrgQKMSVzdkVpZuYpaNC//NcBnYdALb
bDHMstsik0c04miXuwF1cCZ6NGL6PUqW3qiRSM6wgDvhJ4YNu/q5qtHLnF47AIVtdnLg5BTGLyJM
hPQGummr9doYMybEQLc+oFAfLU/xaer/yGSz1JZmFKWylETpBW2Mat0LqIsIkLxBSwiBYNzKPdO2
qJyPKQ2adfTQ4mGJi3wMIEsrmjcQ1DDO98J5KF9cZHMREeFIoUJCjzqZZOK42Cvo8ys6wGAdmPtL
2OgftwjGZFzChhvyMhRezp1sXMGEb+wKuyge8WTHuihJHDNlI04hHcHmaAK6LKkjXscVjhRBteYG
14vsWPM91dYyIfjmV8QEMjLXEN4RAQGT9raS975j6pZl6+K7nmRngjDYIPUAzo+N5YAxcoG2786x
Pxtb7rMLBKoo9WZbxYblvYWiiHWHcIoUgXkugeZnzcbm1v24ZebSDvVO9fqhoDWWvh40cTC400QV
VT7FuvTRXREQbFCVsi8gIoKgJCQOc7smO2uf0kwebNSUpGNwwHkirhXSKc81PM3zuoMduMlXZr3j
K3ugVNw5Y4q+XzqnulTU9EHW6EqE6MDdeIB6ohwclFW+xZ7DM2eNf7SylswoujrHRXEb049NtOld
Xvkh/0fNVHAftSuHazVFBQKtDF/svtGZVnFzhwF2h17eK0liVGzjyXnaUkz4KvWN65aSLpYAHF+T
Xlh/i2SnDVUmGKnOCUVgrL1oIq7v+Y5qYty3lXdoDtGyjUTqhcwYKXUmCYBll/c/9DPjM1IX8aGn
lhkhsZLAAUKQeiKdl//Cjbg/buFd4I5REgNNgor+JfiZgl0kpHwI3XQJQFPKKAs85enmHELE0Sqt
0JXU6ranrvw1L6NApsweGH6KSgrBghCc776vRIgNRcj9roZaYv5ElfZHssHfqlKaGBTvbpj2Wcpq
TeTqRYCh1ASc4Vqdkdmbxyte/ooK4JpfJ+4ELUTWX+MJWFX1aDGlOZ6vDd+RNdMkipcCUplhX63G
hyRToAExNZWpijbjUc9iK5L58WWafWxjiF7bgOA25nG9WQPBxbxqmSxg75+yh9IqgfvOsOJaa7yB
FEfRgG07xxv7hEylqiFxdfwJrteK8RKsTSSpjda9v0psQHWL8T8QIRKcXtw82LwAwXoTpD/9sK0a
jgKOheD5AXNI+bBjZRHu2sQ2TSSb9zeckC1Fq+R7BQrkW/BGuiOPG2umI/bSHJIH0qm+CHRMvfzK
NDcJpULLhVOS3l0W3l9CFK30OPNjfJn6PKh5Tbh5h0kMSN3b9YSy8kktzKIiICrWi/EP3plv4HiI
k233G+jo4zy7wffW13Byb/Rwti+4lBVlP+t22j/7fW0w/BRa+bG5L6/wdKXf20rhkLj+qLGuO4Fp
Hfqk/zD7nFKyKgIcTFRJC9A0U080TD25EWMMp2rnWg5aBe5K0w99Bs5WuIcwYHBC/DW8+Fb9NcF7
yhhN9L9CPrPkZb4XIQbwR6N1S6AMmXP8Ui4WHEq3bpHF+R2icIYZlmdgyPNaU6LK3KtSZeO7kmy8
TSGOby0q5ngyIeaVBmiN8FCNQ4WEz1BL2xaDNFgoAq8MZlKqA5xGG20arSdYtXqDslNOkNoagULD
eP8zTsx0KnWN4lsvlwqGldGXyq9i24LjqqCT0VH5IUf/8Esj212XhtgHOBMcSWCNi8SDIfnOOij5
9v9tOB2/YH721w5gH8QxSBatqMCNTOBoMLFCGS6rFaUStkc2aQEECXdgNLzyqM3T8PXXuVREEMU1
Ddm9AAGxmh3FhD7Lb85rZA0oyU9pPai2IRMcE638TiQ5WX2hxbWwAX7PUteVEtBbWruzF8RZAHbr
cS3+5+GtA00+hLeUPySwPxIu6kT0FiYA6i9+DK3Qu7JVko6inrk4GgtbY1nB0ub1EeGcG04Hp2TE
UXVqPLW1kYC3CZ+M9qZiq3mMJnrvOaR+zqArYCOL7EdP0+JRw3mmC3bT9BLFDmHcD9U8Hy71m5ud
HI1PicW4nEQD53eTR19QLi9Wm4lyVnL1Lmxhlb7MNM1h+QKGqhD4B++YTYkau4vIis3CIkty9PsG
EdtQK4vP11gpozAVTkXYBHQNLVCEIH2ZQnZtnQp3b7VzRNxHqrS4sxJ+jXhnUBWqYypCVoX69afB
aAwqWlJz4otziedMt2duqk5aOAERTu3Hp9HR/mzrRHjoGT0gAHswAcQvlzzFtbV9OEF61WzPjvTU
XJtfliCMbTYssW0P73UNLSj9n7OhzIWdeSPenceeTTYmYWqn6va4R8D4FZJLlKkrAH1NUKxDBUi4
r1m7WU7Vtg47PiR5NtN7K2zcYWuNPMm24X/HjnZnaE8Y1L5WlJ2wJYqKZ+/Oh7Yja25KvEqDnm4B
cXbCLKJdLZDz22t2KnTWq181vFIV6IYJug5lplS4CDhOG3Xq/+0xiyOHswsNj8RrH/nVryW76bqz
0P8F/5+szRK8ac35iKx9XP7FyNWuV/skVC3WYBJnZiH986jc21XedtKgeXAwRjRV0rMXqCEJY2yI
2aoGEXhtsGDovF1i4Jq5axJAYdjLPed4Cfv/nXJehi3CyJjHDQTIdGr5ilhtOajoX+P23x2Pr+0Q
Phwt42hnb8A1pSX0fRvfTq0z360I3QIHgv8D+sJbNJUpGZ9zZkPnwf1ka8eiEcwphbih2Wv4ZKtl
AGDEvWo2lNXif8mRJSs3gZZFiM3+6OaWUajXqE2Yt4jVYCsjKEjS4derOIx0FOCVnWvaaCrZ5zBR
bNNIu8q/u2lszlITwT9gBpc1jGIph/dN7G6Fl5n7mCPyEB0pLJRSU0wD4BQyxjApKAQXCiYYM3W2
OBAqkX+1VgZ4SXHitGBXo7Vz6tdC583rXk2NeswMq4r4H7F0S8jVLLNPZ1JUQZqY+foztzjewXgr
u/4PhoW1zLquQENQ/v0J8q1bDOd9t49S2uEpKLTUVqe8WN0uY+fOFX7u8XQhz/SGRC2QQArhOICr
jNXzYLwshuDfOgCqp8Zo+RrTrz8hJv+gZFqV6uasgoW5e5SdIY2pG6nUe5oIytWlbG6kBimC/p6l
Tl8ja1JI7A6h+ZyLcmcvkekF2itFQBZj+1HB/vc475vahZpAXwXgabimayiGExZhDGmXl6Y+T+O3
pyrqczxtMWmz9U7EIM8U/DhrmW6jdvXV4adez6iB9+mPIP2aWcvllD20BpiYOJy6fT4tFmsggfyG
1nlnb6Y2pwnpHddawdMsX5HOEu/CHKgkz1hHxZxeYrIf6aCsxK12CWLu61zK49PnOhjXHpwnFhWP
9FNr1PLkzoVvQ5Z14eYYNDTJ9orWwsmSGva6Hg4FLCr6KkMZiKWh31d4rVcCMvzZy0ejLnLQkjCu
86wFPH2Y/2B5yx78WMvZIx/ttFbEaPITJ5RGQ0HPX9t5foV19pZyP6jwmz7MMeyrQCKOOYZXUji9
Fitm7jHL7hjZIVWdua2h1Y5sGZnH/l+SQff6+HpclUo3krFdrLE0QsUXsGIU10N+n6vrumJiaDl2
cP1bPUZubeQnPrRt79qQCJhDtTW+pvcMWo0ytYoaVKyMTTsCeOsL301UCAO1j76IZj2Yk+ldRJap
fE07xGF+xMlWdtJiW/YRSLClUCmL24p/wUTqHI3XkkqvgHBlNjbrtx4IGPFmOa9cmcR14O9IAmj0
C/l/4aEWmRipHLlqeqTuzX5MwChVuaAdVVFWR9dXmhP3q83qoLcy7gjmlytbVpD8RtZY3eevixdh
56uT9n2xufdzT1jhm9hxIJ6fiw7dBeNKJydMaNfRUwOnRdUjaYiLyvds8fgI3OzxbRoy+nlprUjx
H32hHk2486VtppUaII65z/MMHWFlrnO3uM2Uk/UMAvI0h+kL/VA+uvKrf6A7MHU7DBRjddAskUaZ
hQCbezedrxTodpGd26eiD4LkpqHWwdYRgDpd7d0FkHYEMbUbkcr8bN9NppR+7tSHxcI8vMctDaV0
dU69oNISF443dUT5qBv4l751MNIroI4tWtBUjUcjE821NVSSFKTzOiZ15ZU1C8J1rBtqQJ+T8Sk/
FhKzq92SQ/It9IC/1aNqYkX80vz7X9nJIQsHUr3iL958+CSlpul3BUJvJfjUgNZhXsLDFfrjI3iS
xbnnxtwlS1Vc51Dy0V9BtmLLwWxbQhgHpc7CPQ6tXqQYFghEjnDl4mXu7z67PXcHlrXXe69uvaqC
Q/d1mNEf/bPk6Jhjfl5drY+kfvwhusZ6d3ZmYTCURLN/rm+QyKDpL9WCKMYC+yvA8qXdR9ZoFdXr
KPJetQfnCG/pzUL93gNpOpSstvHjFj0evsCkI1zFq0562WJR2p3mgNaPc00uis6+lZkg27Oj9NrJ
5pzB0lKYBwR7A3P7+jN/jtjUbrLN4UjEXi8wQvs525dF2q4Trd4g0MjNwvYp20Z++4KBXlaolnnQ
4nN43nY88FPfM0ex980UT5x7N8yTPZGmIy9aPzszJ8EIaJidmSL7oXh4+/jfqzUdGJg2nH6uBqaK
tqOSiUYvqwwPM+AdXCx0FFB3IBDUKGHc3OGSsz8ec3vl94uIxcI22RGm9aQ6v1XEdsXhqvNpepht
n1cLLONy3mlswrxxPdd4MxnPIpFul2OAdKvyoN9WRqtrJGWEZ3w47g8TyU7qXUbfHKFOB97N7apH
r1JmrP+Z6T24MAb8z9l4VsMPQ9HadSGu2qlM22ZDi0/wvHL5DDUT2MqwBhZGUGRKGT8L2dyfhHPM
WwgoR5pT5563b7ITSLSBib0fuLurQYkCVKPkhy/1kmi0juRpdVvKOn5lMBua5Um+QkAMQt9BxAc+
1TncGv78Q/SzOoUFA5EAPGhGdT9xT4qNqlyfAjXQp1oD7/mWv55JjqhEbRdPUZweb+ZfGylaAWFt
CBc08aUOw+WVmrr0x+KwqeK53Ta/4kbCRNCRslb5y1AyoUcglNolt7wX+2qh/Z49B5yIQtpajaNh
VDc5OYvMf4uTwUWmkgSOyk1kvgKH7BPXiuFIH3hfNQh0qoUJFE6HiS+AYcR8dahA4GgUkDoT0cUM
MY011w17XE4Lm36IhvANcB/s9LLj2pSGBKjLJ/Q16xdTtq3Rv8HSaaFDubh8ZisxDya7E9xiE8fN
avleAwfnSDSSrTNGoVg5dIOOqyUeIIdS1nCfDUQ3GIVKzmjo/N9k2Pd1knevWIIY2LHk0ojmDDkL
+Qr4TNziy26sKSwyoWtDl1DeNAYfJEsUpytjwBAIZyEKSTpN6QTDxpbOypnoWbl3RHVgnh8NnjZl
BM1bbR3PxH8JgRoW0AjeYqCqLONLSDd2ka8mohhkR7Jlqp0Tmzy3bmU8Z7GhRTwe7gWT2ug76fHr
/ld4k7obhnnGl3OBEhYoVfA+aGJcx9PHdDZpzg9XnWvW8wZalof4XP4fR3MM2E4HXYowWUAF3Z8r
olIRGIQQHQNWDVFgtTmQ09KKJlnKYR/uyl0kB4I/vSGrI//7r2cE5ZcJeOiVwhlTyrXiyAAkBGDG
ZgW8o/pQSKF1DfXAz5SLgkzPrT81f/eJCZ3HNgHGplgfaMGcwgfq0OtbPixZJ8pl+TaaIQWqHPj6
IRLWVQ6IVKs6Wn5GlzzPLD4mH8Zqfkt8FZlOpTOinVvGalfWwfZhDZcW/H9AOn0NOi/EL9CavshB
QcK5NYI015JTqsAnjoSVvSiK7o1ErNQnaphN4O9lNq7TKSkgAWz32ZitYxqNSO4NgjhJwc1sbVo1
6+q0wNX3grqcdVRD/FX4GsS3pEunEYHz8MicJUFVH0l+hIfyVn9IfpgyhPmAKnpIAaLZOXH2NWQ4
/6QnkbY3bTNbwtzZ3LTfEGX3x6Q6YJ8oQS7fDtjZ/DZnyc/D9RUEz5GPznijYal7t1ZKMH5Bmnp/
hPT4D3/zT78pz9DcDfbD4zsp7asmjPW7t/3HLbVnh1qaCO9SxyU4rC95jNzwMPy1+F4KmEw71HYz
eBQNKz8uovBnlvJQK7mQ1fsV1faE7Gu424XdpQ8+E80qHNqWDIAFW8nREvr/N3WJCAMPMfGr7LIr
6CbgopRyVpwBiSq8dyuLnLOpsIz+v8GkAVkkvTiqaXTMlHN+gphQyPTVxLpGm8C5q2yFRBT6dT59
aYGp3M2IKqBAyiDBUN2je6eB3D9TqJ9AgiWa42JVJyLN8nc4bv507ZrndAEi2XTcPaDlQbpcw9LU
KnS10anfbQK/92szvx2DiWEWtr6mHVmxsKQcLDSZHcpm7IfAZiKavefOewx9UpShkyTDd4VyaD2b
c/fh3q6xYSxo6ikl2mpcb2Nh22L+S1cV85TWuMoY14a6cUK8rdt0KAcjyj+zcSMLi7y+sWrUMoRu
NsrTZO9RCWj6xFPxS9WJeU/RB+GLVGIEJ3ZfSxvZ21yC/BHnkxy5829pEO6nXVt4+fwlHUGKWsJB
n8cuTDGLOhp/MEUaao+neYwWD2uh6wdFqiW70aYDVDuQUF8m1F8iC9C1ZrExm+CkiWJDnJ99pZih
qFRoswBdsEPHe4h8UULjnW7KdfZXnk3ddOtNzxgVpLcxI1YCSLWFTWBIXl3889D5Gh9EhMOEN1/t
6LtgVB9688tgo0Rkkvn+gByhFGPg0mabKJr4H6SOxF38PuYIF6/9Liucib9KdrM9MzAiumyHkqWF
DCKxk5aaKmUCD1MWq3kXx+JSttecEsdEmUxbhIHWPkMSHCJGey8w3Mi597V01M0Z35tB5d6rUrld
wrve2seEgTK0sKacxlIL2NBUh/v6hHRVTFnFlV8FuVKUujrB0H4k6f6cu3gZMejsx3SO2WEWtexg
6FNUVsvN6v4XB/rDnJ0FlJut+sKm0InTdgpie8DQkfy+xdXHTKkDiLE/G51/dAWqDWcB5Sho1u9x
LNGsEKCxT+g1kEqathJgC4Zl1RnkpeGohys8m2/rCKSDC7oQQ2uzStCV/OlKqNsLwTt+TzW1mH/Z
iX9r0YYvnChy83dDRme3qh275bf0QLOzlNROtE0/Gk61QfQQMPa/L0rsHVmf0EBN60L7qg946x7H
EdCMcVuwnUHw3ZIYswMe0U+uAfZ2az8gjknJj+FTrg56Oq++IL7ZIeB6ltufhMKs39g1RanwL2vo
2foGf+MZZk5pYhyLVJDYGNJGwigbxU14BQWEhH+PT30FXx5aFWivgKbdG6F+L6ZZaJBReIsRs3co
LUj2ovUXzYBU7kr5BoHNo097RDTk+6LEkYM59JHHambuiYzw7wYJbnrSej9s9zDNtJp6hKjIQJGm
ivQFBbBlixQxZectusUb/IInByDeJo7uYlCXIlL1i9ue9aUABVTKGtGeLY7BZ2SJSAt/ReufzkHg
LN60SdFG6uMAPTvF6FJGVTu27IX5LOyVVYxdU2KqPB9F509866ICwq1mq4vd9/kIV0QYlJ/tA6TB
lh6hYionuvDgczZplT59A7l8lU34C6CZNdILjW2hqOWwS2bvKmOI8iBHFmWQBCaYlc+e2mB9ESR0
aSx9Nsgjz0mzm6szTWbdCA1VFjYavz45YXxp1eMmji7KBgFuP1gvoTKPBUlYl/6S9tZ3rALD29nP
YxLM3GCvpUJALgAtDvFGjynNbMwyZJKuUAsCwP3Q5X1LaRYgTdNmN8AG2ql7VFiv7MzLCDHigdw0
HOHGqRl3K3Vrp+f+DXcNzjdjIOpcgcavtucfu8EtggqL6c9JBrZz0AVO8UOQ8bhgYxLOe8NElofD
RV0nRoqp8y7tcYZta5RMwG1QTH1IEYzE9thQL2/R9Qnw4+PT74CFWC/P3JohqnKXUfTISgHzKIUL
Wx4f0hVdPxtPb1mh3rvsAGPCjzAY7YumZyLFBxt+ZwYXpIITbgAI1EU+KO6NxfdTDdTpnmRwsu+6
ajaNFAh4cSAcxzeh8zecxFnAz9PfsCf7pVA9QBY+OIHy/88DQMTfCQTJ6DfacrvWSO48pjxIwhPn
LxOCVfUoTYqamyl2614bniCIvFoGhe2LQxnibWUAgUO/CbCqSzRd0Ss4P/ymcmSbQRNbWexzNTbr
/cVJv0pak8Wuo0qERNqCsKt57EyHzOKuAuGfiz2T1HeJskFdMDnAvtrkfycoD8Gfdt2zbMGopiOp
3SNoNWLrJXjLbr6VOXkYsv0dUSpxH52eRDJBXujFnLb4JWJVH25IaaAI2COdpqUSegSq9Dg0sYuk
qp2h1QzqQ1h02LjvyCdQaCEwOcwMW/t3AFcjT9arqitYrcKZX6uNIPPNzCzp3UwC34l3DEJ26VrN
I2O6jX6Ky/bGVawQRcZ7mFRNiW4M7gjBs4VtHVvbO1mhysKqZ4+XE5QGi+kaEXsJMN80V3TkFJJ2
C6dph8bZgUB710l2gvqj+lP8RAzI/OhXFGVFCP+B2haj57nK8ZujvGWPqlbdxv1+EK5oLa/mTqqh
nTQ0C+REu0YHZHYP3Vp96cvcn7e3VPuX69v4EEVAg/JUuuDW/1GL4+GLOi87dQhgtyj3IOFyvIZl
KGRHm/QchtjSI+Eill6zGdHf843YlHxz5KuswxoxmAKGQlt7WaWGk5uqT8trHMSRF6mMuh2vd6vc
TXgIh5kzYGkY4salTQKpKPe8EQsiOAEsnqlwTY5j9VUm/Z4G02dTFP3zTLUbhSU78C5BXS5lwjIj
MzUa+iRfVW5YvsW6iyHh6S2BHoEnMpbPkxIx1jmC0VEuta4JDQnaonsE0SN7J9JU26Bf6scBul2H
Ygl1kaE5UI+fug5I7PyzfGr0bz0WlHfNF+eel9gRqiGavMRBesbmkOZJCi2OGV6tvSOS4KRs+/3c
WBLjK7z4lNJqoVldw/a7DIe9kXUxotjV4Bt8idgDLlujSioWRt6ZxoET1ipc2A0iHWS9sPqSWiQa
Ir6pxite1EQaygtj2lyPlW9LwjEoy8AB2SBcyTnFIxeUe5V7/idz1T9zSJ35UjadxN/3rvj7YeXJ
hLqefcYyPaSUOvf7SJk891zLccJyBsp5cOH4yWqMo7H5oFENRBKp3WSGvU3XTgYiJIkbpKCKWYJd
OT+s4ZgtSsU59ktkWxjnuer7B7T6lOSuM8ey+coX1fa7PTTtHUm7GBgHGxdIyqMq9ayH1A9Ydlbo
WKtAylBguciJIG9VarkI6JVn/HGsLrK7Ga67GUVUpNr7L8vrX7go7Mi5g7SJCUmflYHqQ8d9qG2z
o2w2nfcpOIlPPN4Pmslyh3jHQGupTlKe9HtkXMdfMnVofrrGVrpwQT2v9iShpAlR8MdqYuHifP3D
75hb23znpNnmK7kYsSzDLmREjdwpgaV10bnYktAtSPuIO0q66xsRwD/zbzTZH+UgXKmRMX3/Qd05
dB9yuUNTN7ijQXIcYua0plsRnrJoWVsl9Z2d/6haaiIO8dRRRyuY1tTTDd7najvg2/rbrHwR8o7f
gy7e/tQ7lrZxOUiHPJb/4mYXVi0S0WR6Q3s6za4nIYRTe9g0UnHm+KrXdCww0he2E6LNn2tvb+Ni
z/i9xrDhetXTsYo59/1swJB+faAjN3FxTIXdh4Czw9JW5jbbcynoQJVps58wXCn9ah2ItFmXy+0M
g6xh/NebcMudL0duOPFB05sqmpSm2rOs4upL36QwOgusdeqdhyx+LEk/i5OVxnUHuMwohl7NQy9s
vdA9A+gS6pijIxfAc5c57pj9VmyzP74v8o4FhTBgqXFN+PRbS06KawM/ucIxXT7NntJ26lj4u2N9
K5bqJKhB7CRRNcrvaGsXyBYaPfNR3MHB1ULaL550imR7mTM/O+LUKTgsWltzKYdxma6unXME9EP0
4EmsYweddCC0GtzSp2tqWr81g/fqITnigaUvwoBnewCiH8+qksauUZO80myfbhNw5ZLbT+E/dTlW
4KEC/IFteXQhg//v6g/E4lzhRK0hymjQAjKf7nL1TDj5FT2b8QVCaqsSgeVd5D4hcSgqCYvOEoek
NbPDoG+UF1d5WjAdBhSnNtd01W+5qiSweu4dN6eoZ/O0fhbOtr0QihRYh63bhXWUQjcbN8e7JbC+
3VFeBHmr4rpTqx8jlAEt5qKvHh837/H3tkvRBXE6MwJz0ij+b5dlaGN0DniEslVqqCveuNv3TAzu
eftNgcFe8VRMAsbSfkmLXYaqeVWMZQI/SXSFOL8WJNXhHoxhwyDhpgOKAEgtv6NJVitijvhb0qfE
XDsQFOX+Thqn2e1xqt51sEIdclEleE9c3BNhEjoEgx2Piqopt7o1pRHXXIdDUPjysqDfkO4tPzX0
Znsdr/G4Yzpo+2vpWHolWlHgV2HIOMJePxsUbBFlsKiKOGQiWsW/UwYqaaa6WgNmPK60yqZl8NXg
+RG9+l/rEfxaU5Xj9AhtF/ZGSNPsb/KmBt5WXAUbtR0D4Xtbz36Kx1RKNYOrF7cq1uKA+kBp7wuV
oIGG9lOR9p1Q7kBVtMli/jbJtAbz+P81hmiR/GrJSQrZfGIXS9oOBSVvQsKQfEwgS22Z4EcMTApF
+JTh+VjFbUUWYkkIOvj1b6l+sfNmSurrf3PDZN5xlg1cYgTqqrUfOfoF8Ja+SZolgWGzGGbv/6X4
+fb/BVqydWwjV5aGsWk72VdzMlscYy8YwxOnltADNyradblfDxEx+JWrUnVNHOAeYl/zWj7leq1U
a8Aw4V2hha0LmviyoH1chlKu488YYKP5WGTnCc+VBopiu7/rlygFm+Nd8z2HAga5efJJzvfJ1ZYy
QdtZctosdIZO3SW/SRQfO/nDO8eW4BswBKIIAadry4GHNTmpI1Rlqv6K81B2xuNhZH5ZQlMTcYOI
RXq3XEwBo+KcDP/UmRCRIaN8s+78vEdKJZwH3HaNu7u1qDFEh0egou31xL2WqC73xXjxqwChLcZ+
juyw/A2IBoZ0k+Gy6HaE7HFsGMUy4mxH86dT7jbXCpJdpZPRtXpF5FEqP5D6X6ga92MhL6LdMD8O
ywwdsdy9dA+huoKYxXMIVR0TlK5Sji8DLHGzUGzItNnhIQglf/ekccyMIEfFWR8MgBwjeeKIm6hc
S7ltQlg/VzAN7pw8wCZlcAFkvUJJOL75/HYb2nnOFRa4GwE1N2hjVfhBeFkKqTGnYxr9wwuQmHEz
euA+S28rIQjyimTU15dD15YH6NgU7iGoadtPSYKgO/Pyvgp1H8sRV/CV+Ov9DwkKmmV0zkv/+VXh
466wa5q7C4l54Uw49I0c3qEAFHbwCA/0GnFItn4l79/KgKlMypMdjnqPkB3tl8642dlGI/qY0uuK
R1aeslCOU2shCFkKg+mfQ1pXEgrnAvscrHC8soemEIagzxHRDlp9dv6IqicINhMgpBnWDLxYm3yb
hJDvywrnCioHuGjemyYPJt89KZuqkcaScoEzVizZmvn6Ty1oup4DjgcXcbahRjaLraSGkDkaT4gH
uHImoKsqRZ5X16n/z7qKGok4+dEszostS+y1RtdRl7RcvI599TCpXp7hOOkRKTjNkBnxfGn+F+gf
5dceM1LMc8XsqH4PiBdGhr8BshzZPWA0C8QbNq/4cHrHUTdP0CEHvVQnZhf1UPUjeU0jwe2bhiHl
6PCBDWX5fpACmStAFT2v2XiGHLeNQpJh9QvS65P9KnRuS3gA5N9G3lXZCY0OJ852/uoXLAPQYkCJ
7KBQvQ1xGa3HGjYlrwSZ6i4v0F6GyD5bRwkgNi3adzolH/uQyUQ2d/UACICE3o8R2ZKPQYyFPQyK
STZo8bCWbSRfwVflupeZgFHG1tZjsyO3xYpVoEhZb2i/+M4+VP46jnBJuW8DS1hUOybgWAJMYU8r
GyOebgtytNkBYeXjoeNYQGMFVLuYNbwG3AhgO2bURVrEZYkcmEva7xlxuUGdrX3955ND0a5kDkYu
spja6NdHr1uwwAzNEjGJDR+ecoLnbwi6fBxhc2QkpDHaQySCwZxt97CU3LyT+UEczDoPKZgO1IUb
H/q6Ih2CIbP6cHUv8ahdClJIFHTEuvsBSS186KIlWpuToZSieKok1tWF9KQo/KMWO6Kh47tSMf4d
XbGT7fDXDSH6ZwEEFVhngQ2qXi6jkX61/r7hQAnnbgR2ex6+jVhlrZACNm6SjjbLuw3RxbcfyZAf
HPPvznc6VeNgRvhYYlvJqXUduQpiDFnmWXNawumVK4HKrLwlBi03ZnZAms9Z4yZKzmFOXHHNfzIy
SD7yMyBhUuOTvPv28O6bHFXVvQVXyaESqaigtnlnjgOZckD+VKgxjUTsR+XzU8bFBWE6Rc7H6ZsA
6R6DkhlJ8rw4FoHUNjdYD7yPPX9mnap4VEhCqkEYba66za5hfVKz/A0QebiBq32r+nAIyUPOEwRw
b+TVLy5mLnfoP7X+ziOtXP4wR3HrD+b3Hecix4mol5I1psItae6zUX+ouWLM1diOAG0zYe9zjpc4
0QSEaQ2kwyuF8bvh5hYkwn8x4Newaed55s0zSl55ie9hvpFPbyfLITzzxftp7LplJrBVqP83ZROl
cqL1xl+wck0jEMkro5yqYMarpolYS+8ajtT/e0ZS9jcOeBJvB3Uug5XtMnCkFXvHDH9XTc7drX0l
GVtm6zSuxIA9t0dwYK9TbToUUDeXprwBb1gK9ufdqSMPLItpojrZQlTNwtrig3IA8S5vCSLMyKr8
2k7LKGrXZj1OspLwfVeFhVvCftjSMmzSc9qWdX8AE33LUZ673hG/uZTGNNL3IM8u4pgxVW2FVhWc
MPVFEjfDiQTIxKXpT89zPTZuRzK8SNPrfxsKqMjf4YAY0iRru0MZ2ivFalJPV7whsoK+yY6wVofs
EBXCpyu0t5x6gxsBrfQG98ESIKC9aFNW8SCOLUX4Yjy5tghve+ex2CiMMdsQ9q81FYzACnvqz3CD
M0m7L2eJ27jnQ4He6MUyCxt/lUUS0Ew9qmRa+tj/DVrEVhq6EUKM4YcYaAXdT+ZOmKgZBZAjpq6N
NugQKRa6Sp9Uc5ChyAFxAqnRmq5/v7EuPaqB5eShiBEJzqRhnnQ8eDrKN05lBff/6vvIkUkdJOZL
PE3uDfqCWdmdsoJOKupUN2rS9GZTX4tqTAAdiL7QOr+cmkJwfqXxfPtSLE8Bq08jZVdKGln8dO9B
JhRKmU3nnXuWNJ9tTiMY0gfgBtzDTuvs5x+y3gFgTBDhCoSBrYgFWmGcbNrAq85TL4SIICC0j6DR
Wpfl5NRO96dpwhcok/CXfaBuF5dHILQ85v/C2RD8BN69ukScCRlfakynByP2LS6wvGCfosgLcugM
0r23zo0CsF9r9yOOjM+vXRMEhSTNC8Cor8HxU49a8v/v4e2ZfuHe/IYnjZMqsCJOT/SKMqG8Njhc
eCeug6RAIvBjF9L5tvUebpGCuwIecSP7VQOHkbOVMqfJ+7WHIhOdSgKk91d3pblgrgP80yVFMM/o
aYDGqdXwldwAxm8m4h8XIuPja21ceE0TwBR+XYDejhRaW8ALCJPqBZfZDXkOPnLLDbfdQj4pyG/s
FPxKuxA8SxueeE5YHps78jFLh21tmU++QG58hvmVvAo4WvQ4zY879IOqiCGaYm6XlIdBo5yLTpX0
fwx5WXVZnY8QCy5NBBHGAxw5RtTbh4V49u6O21R4b7no1ZWMDtjOZ73Y4cj4e2vYtyBtG5emYvqM
MUUIdiz2JhQUlxveQfzLVCdCHmZ6uvVNzNKxaHsXGaLYSZQA4xSXamRZXeeXn0pPRCRCCvnUe+LF
0s0BIzfPjAGpZPaasTp+3g1Zd32wv3S25XatByT0pgdI62Wjei7s9xeyyw0ROCD36RG9AZJaxONR
KJo1X3Eb9yDsQw6nkKl5Hwb1wBM355QCq4kmHam0pTmPdwstKqGHqR5VbVW5uGvydlIA23QFLeaG
Wp1cdLlwWRlmcef1299JvZRNfyXiAXTTVh/OtMntLkwZAHjleBfNUO43BMPiIuvHqu7tfpqdgpfI
oqyUL/42e0VVDCGXK+WiadIdzr3Q71epG4M5pAX67XoVm8iJxLXIE9zmv6awDwblpF432Ws9LsJy
By/grVjPowPt7KRoMLIU7VEVw38vdxq01clwF9uXTVO/8tiNMGQqJP36lR7ItXtrd24f7YD9h6VL
W3GQree/ZzLFwDDmFev91rjCWjlCms7AWQgVqz9Y4PR4Nod3lV0pkLflI8xs8yeOM3iq062FvB0V
7TjWLzs/U97XTNas+RIAcTuT3fF2DDHHpGKJTY5cMXqdcFp5+QU3EM+uIbNPFhVKjUNVFZX7PHGU
Vxw9BTaUeIyC2an4e7ZJAx6P7akCTcra6/spluEGd2e5O9VPcYJyD1UTwEFVTL06A9XiCyfJ8O90
Ywp2/wY1H3BDeqbOAT5zg2V4UQ7JOVC1Zcs7RSfF3Zxg/TptCNV9c6QyEeGXl+k6z6AgiDbyyhGM
0otAny9Ru4m+Ta2QQKidBNQsnGctdXCjt26F8tyD0xbjfW4hiGBmE4kq857Fnj84eIMayEKvu27Y
Mnf8T4Q5zIPqlbNh4lPH7GJnPV+QwhfRekJ2JG9Pu07bK3i+IJoL+3pcUL1AvhAE52rk9UBHuaBG
+dP13pn4IG+oqTYFOYu8uChlV46ji0lHxLYYnSOv1XrgCzbDVhqs4yDnpOACp8UKd5RnE3bVF5D6
JiBaX7TX02r/MfdGvWbsoCmXh28bsxCdagp1vEU/9hJSxTr/TEULzLrqJ/BQZGDA7sggN/yeTTuI
pXfz8p+vvkPh3r+MLytgPWyACg5Kk1oJYm2VkSto8WZZlVZNItU9RojRYs5Ja6cz5+pflkmZsDr/
zI9v7zN9MRay0Z2qFrmR1rjIrox60TKOAYiHd3mHfGmNDJCA+6Jm81vUf/GR+8/Ek6mroN/80EME
UYhsv0g7vtyjZzesTM47haG2DQB9GYbUkgvLJlIbmloBft9prmmDLb7Jbo28fiK2FFiKgpzYBBYc
xKFqVj3ciImMM5T0HnkvCaWFoxIkTa02YIbFeqVbrW5eBFgrmNuZ9rh5ZilMKWUVZImRRlkgH2ZK
zLhOKfOiQFlZ7Hv+Ec9y6zZW0UY28lvgilQWE+iMdkAQ11DG7zbC6nmvTidRNT2Tpk0uM4m2jmFW
ulFhoTDzR5lKWi4CyvMJvXx1K+9FvqQumwZ+wr2qSWuJWsZdEZobrndeV6s8l/QZwX1/AAA4+yGB
3mFg1UNY1/+1fljylIu/PmGf2X3rI0vTnVKaHETDtwKY2pnPEdF2pqHV1HD7/PZSac/V03lzv2re
YPYTJjGZFIPhm1FVpc7ioDy5yAu+H1xk5Be2qG4YQ2VNO0uNNPruMTqSt5OeNcYrN5PMnungsvIc
oBREeQpnUlgVlGULM6vhcM7jOY79quLsHD6Es0cVJma9prHxsQhBmd34+7/d+x6Kv1mnFOyQ44tz
vxl8I9dAadUObn32GKSjZYLij/o7J4txjq5hIxQ9Klfxw4JRm0jJZqDVM8zq1wA88gm6cInAmGLY
vetwWbk2Vi4HEp01fm9QBukogY8poqFMhuca2+riwLVS/NuGn5VWek0YDI6VjZ3RGwmkAZEe1xFm
FUWYx1ttHPoCkGWmC+6kgcw18BkQ6ULkVDrcTOpuZu5zXar+9Et3yn5IfeLHiaVtlP8QPgSKuEt1
H7mLR8VnDi1BWkxsRz43r9BzjC1RzLKDnrh+WMlyZwVL30ecXMJNRYzWpZx18xDuo2RvurrRKc34
QKAIL+DxdzPQH5/X6hh/u3Gm0kMUftBZaZN5N+JIMIgwGgeQA/vICSybQ5FQM3+mcnLPdYsdYPPO
kUmSt+j26oEUDPSBeoD9A3Ufe1mqjgBwHc948bLDZ9wsDMe/FYPrBNA9McetzzVpQ//Th+PY73u/
0XqxQ1r+ub0NY3MFqTbZyUL2qTQgubMTc997H5u89/c09pmceVML1gMhIwVerWMmZU9PBoOFA3F5
aBuxrxoBSngLspF3LZdWgrY9oqvRKLRwBNfTed1Z0LOVQRe8VQiyMfLG50YWAfo3WKlBo8+8zB1l
0Ky915sYKJdRDBxLSzmCT4c+4G/O8eIEgI/EHZh3yiDFTZEPQJlw3l5XoF837MlZ3Li6zOgFlINi
nP71zmfUb6C9e1ipmTc7Tg6GcCJiu2g8oWRGXZ1FJtkfhcDXSXp0lKVEb58shAtr1I6uFViZIhaX
gz5HkIpN+7Ag0NGlsQC8Co2fAR5/g+E82aswaSpCF9iZvuQjm2pfVtHJE8qr/x1H9Mmsuc8iHPBd
Eo6fEHjMfEoZOJn82ZLtnEYmrCr+gdc+OfvRRMxt3OOidBMue9YkFEgUQJCWz6LSvWjY8D1YBk8R
ctJ5gKTfMMDBlIrOPmJ6q24fIX4Q0KPATuqz0a4UYyAv2GqWCWbMSGkecbvAoqDDchpjduEo1kJL
M1DjoX0OTq50rd7Bb212Jb3kJZ938cUyz+JOqAW6Z5EbXEnjddbHQ6owLXRcniYfcHu060Jqmnsf
W4R8rd5a+m7bY+AY1ZPjygUKVIUHQgyIF7vJzGujLvZ1kEDKREZzD/DiiVuvqugxjxtuHzyFV6hM
W3dZbZuxYjkJjIx33Oo96YGe55EOEgU2XYYis28Ero04f9O9E7d/GXFwS4p05rNntGWKAy0gX9es
g1JxL3K81k1uZniICpCmhezDLkOGFIrVJ4koKkkzpTGwKdPr6dkCaev8HWnsTFcXbWlv03uq2OR3
wIntakuuP/bynd/CSifi/YSc8mS4kPOiKl7//HC1uC2G1kA59m3m5aVrQ5X0gm+Wo6yE2GjBohkk
LWzgm0MiXpuT8Ub6wYunbbht4Jq5SEnTdY7Ys60rhFEGFE0Q1K6qZ2z//bGqyd/jdTQKiQq4Kut6
Kuzzh10hWAq5rlp7SHRWajc3cxjzCwSbxl5/eVoiXXmPxRod7Npp3lFj+9hV+dFZmeoctXx9qpt1
rXAb3R3j+c2IXvuK0ox5mStazEz/QBiKZ5u/mSdtpbbwcoWQt2Yg2X0OQ7VSPinVctEJ/HOsP53d
d8YR9rxBsQlUuCJJk1tGtxxhrhWrTfCtaZlL5lAYIGJrllLtvMU0EHJUzdrj5ZxlmfXVk/bh91oN
URzurUkjEF3TKVj5tUcaoTLhp4lKMOCa1CGH1c5S1AYLKpv/4b8edFWI1XRv8/dOENwGtycPp/hs
44S29qJZ3A+JwIiZYCyj0oIcTWoZpBqouezFP8ikc1GqqVPvrzx5/1h+LiUBrIJ998XCN2iUSAg8
262Fnm6uPbo1CiRTRk56kVyiTUtI4P1gi8BGWLsJPRJTaec64qiyDZATQ3BJJ5XBRLhNN1fZuuUu
J9odPZGMljEebepXTdw44l7x5/MQ62B8Z39yYzqDTEZRRd4kZPnklZHeOt4DGUcAo3CSXObUb+24
ltUlDhowtq/ou0GcffBoRSoA6JTLM1Vsd2cDtN/HVni711gjwU+pLiiYpmzP+w2566mFGGqOWztK
L38zp1ACBFfvZEgao5tkosHPRL8NEvpM9zhOWhlJVYKqeVrGOn4g3gL2n8bqYXntk3qef43ggzAe
uiWHBZUN85XPnpDfv1hXqXNNQInQmm/sUsBdgIHijuBqSPmBdRmuEyXwdVsrSXFLsFQs++g325nz
DJ1lZriDSyfb/txs0r9nSS1/7LIWMuncW5bfAvT382du7T/E3s9jopNbC7p6SvUNWtXSvcgvBt4l
F8MKzzKHF45iOpD5/b4bjMzYvt1bjtuEq9wzke03XEmhkhFtOBd2kvtAFZdHB1EKhGCM1Fd/5hAP
VwMG00+NR1aZ3U5rSvFv/7Mx7jO1qPvDu8ULbNCrLIs4gu1azjigh/Wuv32fe/oo7udOVBTApLS7
8QPMSWtu6OLjs8UWoqsuuhgTQwWqYG0XAvzf9DXJysqS9V1mNASkyWQiq+lvMjJ55Qc+QQ8VUe2P
sJ9uwRIGOsD6PVxUOeSjpDh9W/2r8rIn4u6mw+9G4S61B6KpHGWmqVgVE4+ZGREonuOVb4rr4+AO
fZd22kFbFMk5LFEAdkkXhOrMpig/zDkEH1U9iHe2HAI/CJbuIIkDBYW7Vsswz15yXt+vb7TeYg24
+agbLtrt5uBYfE+JRsiiMkZR+QUc3FCIe3LujgKMSlntahRaSpTKp+Eb9zRkl2/csQ6HIiNybcZF
IMDfEv07ur9IJfCCqYybhXlnlqswyAeBuk+gtybVu4YH0uguzWjFhGgEfa1eqTeGk7f5dtvkc0KN
RW3WvLQPjwJlDVV2N2TUX1M829O/mTf7NdDTqy+0V0Xm6TeNsB/JGDRfY0q0dGe6GRPteS4AvTXt
QnJePFRVmNh2WG0vzkFwKv1t3PgmolAPVEalqCqFX5Arn4MsDXH99bkBg01IpvZtm+Q0B77cO1E5
ysRrPXt8h8EFnl2a5EfQNVHF9ppo7lOfB1/PtJzrM3yxXzDm3mevOIuvBp4br9kpjNxZXmy+6mH9
lh/qYLjBGgeqtxQVisPPYl3akRHA4VqsBZxhfLJgg2mpFguCYn344gsQjscSc6fPmVTR80qjG5wC
7C0aCiMAT/8u6hUo80qgv2cU4keaqSXDZezl7YTLG6sM4An8/m1fHlMeZsHpbyX9RQf9J7GhOOM6
tBAKXcLeHOkoV2Tes/bSe8hB7E9tFD8dqMome84uSkbz+EalVHZH/xRMWlqxCT6KGiXe4UV3yh/W
R4oVNtc1BrCtmWmFpVwagDBljXZI/XqJlryR0BUf1jyMyRpcFr4lkuHUkBklXlZkSLCAaBSWU4Eb
Z20WHJqsZGEULarzqrbhWiQy2EWGR68xMDWHiO65462G0fQbE9tkyMmRqKsxueP7Wv+ZB0ydjWPM
oOHnt8cym4/Ka6vLjqGp7NUr8oSp5e44dD0hqDdx/MO68gW2+VkzCemmnt8gLP0kFGNpavuhKEwp
mP00roI+fBLZaHkomi2aDxmia0GobY2muCdX4+xL4MXmDWAvUgydNucA5AuusDbAxtY3Uk1MIaOY
2s7DNl15jWaZsJ4vd3UAnW6uKH2aM35zmCsTNdnTHGfrQ7S5kbHUSTwfC1gRvCfDfHQRmhUDO2AU
c/cc0PQ0X0woOTa8Sg6pqk/mqMHCaeeqQvISMBrt05YSd8UygTudXm0xo8DNQk5kPFVyszhF67Th
uIahTIsB4M4tFBYMt7eLECmna2D+Xm4J3xJB91va2H8p2Yj6+izVjN75Mnc5+DN25ivFruCTrw9z
uhwTTv3VCMAQjVJX2yCK3YixAR1YJn1vDKr7qvRiMKIaDQC+1keBIUqVw01ucQ7hSQ/L3UVV5ZIe
Jj06OLykhs/hy/CXONkh0YNBF4RyEHmPyzKEFauV+/5ntJCFKhVS3/kFWBIu9US/rYbb5BRmGqMc
BvmGE3M1HsGMVMeTcWxryn8lc1pnmzDkryc7OZOL6p7C1A6gvMYdoXz8OioUa6n7ahZ0P4ouYxLq
T4IbHLSQbAOD6XsMCevHz9a+UJ+OAqCrQ+bNJ0fUr9zg1Ke0WbHryfW4tDahnCp/frwPiSBNVSrf
Eks0Ay53d32Go97O995yN1c6R6dFLkc4gl2C8/EppRetGPQZxtJ01/maBQZTqSWNuMI0idAw0ThA
3UADfTUphTp3fhoEHKk8jaIESHcuWdt88w6mHPrATvLNuUgqwzBx/6zlVGBwa/eWE//QE1suIsKz
RUkKsc8G+iPclziNOGMwKsad1kJ63UYyIZqTQQRsi/tcpthwVE60E7vrOqphhRWM7Fltxny6Qmuz
tKMFd4RME/3tLHy0tsye9dkTNYZYWz/GQ0Cjlk6Ewrz6jeHqGo+2/TULsIatBvTWtRQDd131NfD9
ri7BLisVxC0K0UHvt/C6xNzy36gP/mCqiXRBTnE1hOBeGCSzpErQCC2bqzDaNkGG1106RIpopTIJ
kWbF1MB1R2viNNrJt9EZqSzBwkg9xDzPRfqlixbHgZSh4pXdvaYxEpD9tZDcM0LDbZ4K64elwgdr
G+2PMb26Ua3GhasmkXza2MLtKvpEioDAtFPNj5bvaNOnAWkXxFFCUFr4H2ZG2uHrKi9n3caCcbat
guEEGrFtNHPtZ3N1aYWdxLPSdYwwNn9ZZJMabsM7b5ZUiOBCOWJuN4gu9AHf5j52Pld1Yy+aZz4V
Ua7n8u9Cny5LS7P1fVFlEvzf8c9wX+P4Y5XlguF8b4eXIuQJsCv/xbuFVui9WSOHt2djCMEHnaFS
D8PrnMlp78mxhqaN8pBCvnFbL+1wkxmeIJCZ8oS7rV/uN1YGW0WxBS5dd7l6rJiHhysDgm4dx9j5
x02ii3w0YMgxh0EBu8V4yv8W167E+ppW143gw8Dygj0bxzWjbwb1Q4GStiypKfKL1Jtc/BjXw1ip
Pyvi6ZNhuAlnfiE53fmsiXcrkPddb7MXK26dTzGkyfhET+sYhnI30WldA6kmNuz1sHcnu1YDZewd
lhunasG+cH708xEoyTe56O4zwtC7O1ozEqKWBMLaa33tIcaWxdkTXNRcCAmi4LJNROwoGWFpXaNG
Vlv06TuvOMoj7DD8dz6z1NnIhNrVOnnq7dSec3rkGYB9zVOcPeNl+FNTIi4JxREUdSnTWiT36Dni
bXtLy4/iInfvNp5H13xQtbzIu4yYpwwvfGFqCdOXq+7vxzquF1hyR0GQVnvbL3MPC1chxkkL/S50
9AdR+/gBdOSkuBA8U9hupECKG0FdnZV9qGbUX3OQ+JT6joGBInX4vzt1MQ5rZDXmE3kYXNKKAW6o
VYPQlN36Z/Y/6R9sVPaxufuYNr8jlodLhNCefPyIu9SBK2Svby3y/MVb5U7595DZQ6ilvWptJ9VB
+gzCdISAfaOTVYDjRj//JIXa76/J9/ew5jJx7DKSU5gzt+Y3QLpIS+Nrc1q4fVfdG+Q7wFVnHtUU
6kUbfsUjp3xIb6cWXl3Pvd6fkrK85OY0XcVS58kKwSxKxoGozZYI9vZtYXCMehtG8M4eYwlAVz9i
Kgv+XA/iZrnO+VbbQwyyiqf3ko6JgpEIWmLl5RezxSFDK+ZxCPQwE6xmHnHB7qSQkq6pWyZaRNUe
8pyZM+Zf/+5PSjqFvJrETYuSH5M2n+2+aGmMgoatzpcG4qqTXHWUgrfyCGYpAuA+zuySPptdcY0+
dZrSvaESdWCFNnYB4PNfpOJI23nc9GdmcqR5G3Jczc3R9zLSS/E0MRprxfDZB33HeeV6p/POg3nl
I1UCRsi8Z2s7GxE8WsX2k1TqA4rTAeu7e+bhvUGyFgV2K3bCTTC43bOlbvQvq7yMPeVjG5F+tNiV
mopLeZUDGrhIp6PyW47gaZEtgTpTqJJQaO3r8DyClPEcN2nK8cgcEZPQI6/8HjHHVN7g2d0Tvxij
V/G5Pqjt5OLWXSc0a8IpLMalQa/+d6MGeAJ8am2OrTBGGdqUw8nnwDk1U32J5rwapPtTdPSlGx19
dcq985K9S7d9fEe+DCR3qVKe5usshsi6NISLbAtlPea/4d7AubqVC/++Int21L0W6QDRLodQUyil
V7XpEPA11P9gAM8Y+mI0pK0jt29IaGW1g4jR4MI6NVKElpnrho/DNe2FRcOxeEqsszh49BgAotQ9
TR9acPnMbP/dM39Z7Iys15TnEGE526XnDp+QYB9jlddDBFTgliYeasdjaxidjxKDkZfOeZZGjVGP
Cmn8W5ESVuGNuKLcMdxRymUoPy8MjZHuWnW+hLvwnIH8clQK4tJcEzI8OqY2/CKgsjGgZPWijK1y
Lq519dqAa867t8hv9Q8dn1nJFHybRXZt1pYTxGuNURlYABQc6hpBwVZzk9xquSzUPAmCqjjf+3Zp
DsT25SQDS/lwZ2mFQ0MVfsUPrj5juP7ipxGrDo5FI8KJ0ybkea8/XC0TkK+QfhADaSIhcEXeJ5k0
pGrxKXQtRGtG3c9aJBpR8onfDtvBUsUvzLggwmZ41pj/J5X2ccEgKz0gE9gzbluqinf0OT6pgJqu
ve2C8TFHjIZmtP70xewInyEZVzrWA1bVtxhmUp/unnMchNuFjKJXQSSSTF5/FTpsxIK53iXgh+CX
LUdNCr7hNa8f7wP+IH+86ustYae77SgVfn0Y8gQZx/79ZnzAEqhlx0FE85Hn1YjtAz6kQkZ4Xeye
C1y0p9VNMIQjk1zvFYiBaA9TJIoqmF96MoGx+MUJazTWVUd2P7HO8zWZzOtJ2pAR8OjjowPYjX30
bUWssvRt/nw4cHOQ4feEZcXBmaOwFayyRxCZWwdS99k6cY88z1MQt29jOmFitESS6eFbMpaEPfDa
r/A90m59mqYlBpMo2VFj2Mwr7V6mZTGmYXotdDISJ0rs/ucChJOvC1zu5H9Qdi48/IQG8p49SKFM
QyGZsnKZWPWcMHmEC9JOxHaNcyD3lX244fSKL36nVs4ul3kNZS/8EOfiqVpEYYvMyfMvCj2LjO05
MgKEZXj+OtDAuJLcnHCS4x+nD1wZ4a3uoNr5PJ6Po/ofkjfyPiB+kO2KPPdNiW77BULTYx92KyQP
IzN6SwdNaB+OpanbyCF/0yVEqx9okhTscNye+L02EoRH5obTSCuNzXijK8poRm9DNLNs9P6VBF+k
oAhZ+svyqNfLn4tl9Q0OUrCrZJQ+R49/MsClXFzmBAKycd1BOzB7aZnCWlWyVTkLFdfu0STqbdsV
NQ8PaOxvYITciOQUFXWczvETn9DxVmRtcFEoH2Gw17W1AtHngmPQbwrJjJlOlZc8itEjO+dfn/fl
M2QR0Bh7DyQxpiNggfh/wWQ7vY7Sd8tXGcmi0z9wp8Jorgpx5RlTtA+jJV5Ar6c9BI6Esco/e4os
kPEGXmrZpIik5/YVhfUeVONSf/OXgoPmMOKxBZVxijl0thEVj4V/NTxJs1wkqgEQ3s/8LX/RPue0
r68RW3a6w9KMgQY4bypHnGJxeNO7CMbFIgcKhK7Q+eLJqdLRRFwstFcJkvI3rM1L3eTjODFsoX9J
ceTFKTRWHbCy1xLHWkLbzoK+QqKI1+fA8K6kTsTACRkjI9iZ+vI1Heg8ulCU6GCEsqA9sHzHmmRc
LhVQwsn7/VF6dVyD6ZyhGbSxLL3XhlOoKUNY/gojPLbCavSe758my8HlQ/PBDvF7IsG2TIV+25MZ
h49L16V4JVHfwjNlprlu4XYrOxeFouIW2axh937OIR5tSRMQWh4ogMvFUJlXHpM/cRrPQlCIieac
Q4Oc3kJBOCUfoA/DZOkrieZN0imeVhIkWCtEhTI4QbFvStgGdvr7dWMaX948d5/V1dfkwmetkrjQ
odlbT3+uOXPGxYJIh3p8de8mmzPlzCFrDKhu8iI64z6EASJl/QkvYIBBEMijBgW/y+UmlgXwxdj2
29iWzLAoWUuGmfwn4d+5AO5fiqMYDKGXz9zo2FAOUNhbCqBKoJ14+DDsNRFr7mNyVhoNo1asxwKR
k9cLeUrpDkZrSa6uXhulgNsD3GH9cGMXrE7u5rTT1vVB1DxHbRasiw1/+QKt3BKrUmTfSEJPMjVT
WRBenfeiOEYjtGH4hQPUnG2b7phn+xrk4I1WR4gfeRf2RSrAIbGBlTNfUGH3dmu+n8zR1AcXzhSP
/HB4Kh2cILeS+ULjSwGSzkeCpnHG06mnrlPDPItz9DVqx8ERDbUuKdj019V0/duWZQKTbTShMyZm
UhGrgsoyBpg4p++ZABPoe4tSNB892+moh/43mAAIhyrijbqklScIjlIS9AB1307qyWgMrE+EQo9M
uJGN6wpH7+L/C06WzFleiegIRKFSztE4MBtERFQeU28e45qWehgV3xtJSroiFhMoGCvfM0aH6ymh
YanCkwx76eehogZN8m55KcvyZbqyTOSmSI4fOFSSwaN6tc8xd6+YIqjQSAQeUAfrnVj6lhBBoKYL
kYiLFzBDreen8voMtYlqOMwzE75kKcgLZS53N7ya5uU5N8GOHpiOJIaJ+jpTtAFpP/YjIPaW8Sxi
yhSdzNbSmqUAHa13vVA/2QTLTSZKzKqiXXsbwnEgKTp7qw/2zr5R0ksgEi6JAG3rRqMQcZx1CCQ9
dEiFI2bCk7bngZ5o3g1OqkjIgvcPTv8xhUBn6Rl1bCuEY++Zv19qrhzXwjIFmuXypa4iEqti/sE3
kt9db3Him/BEhRbJAIVW2uQHxl+GeeGh0KRMWnwCHMiB1yGU0Py3/DK/DVGskPULOe0ikvM3Lrh8
OoUpar1mSMzg3jHaGNQGwOKeFVuOJEYmHRDYER6+Xm+gRMMdmBQt5/zfZiwZoJo2PXZjoJjCO3uT
EksXIYeo9zFT0V2iiN7d7p2aCZQTzqJiqcr+E9mMUkSBqlWziV0dd6a6B1fmpVENlugyd4nU096c
Qw44FzI8CuV+ppF6MWf7YMbKI6eCWhYv6d8BmcFvF/6dJ/0fvbzIt4Atxcs1tORhym7wAIUnsJmU
JqPYPMMLKpBpLdvvjBr76IMOIibDt6kmCSx6fNSc6GH6qDA3ekEYA5+LtLkga70918bz98IX2OIl
m9eOOzlUzkDJTYTXVTmxBNSjzSJq7f/8487VTL7Fk9IUNayK0evYKrYJRDV1uzxWEzLoYxpEfw9e
JGY8NoBAVzqagOjpQb3/g6Hajv39+uJqNNcvwKZmWVgMsEWBzj/fEsbOtANo+noazBIzyFrgIjiO
ggXiCf275N39+Q6nI6ZfZRPU77r26Q0V9FAe2/C23XDoyYjwuO+C4YzEHoPSmxxpf9CVkMzFTv5X
j2nx7DCB336a50ddQu5naTsnzZGk6kB22o5RtUG0zYl6iNQa0kLS/AsOZ+bIrE4asLNCXtzByLoA
TZTngQP2wLik4r9LKDnQ94dqgqOrqvQG47GTKqkxpIfCqE8xUAwh9IRHpUdqs4MTELh23x2aM5D+
gcdhC41NP1IK9L6Ycc33P2cJdqtOpG9mcGvB1BWjaILwaGvjiosF8cwtZ47hI2ts82I27bBumChq
xYveA1pPE9J+HwOir5fkzIhL/mexlQy3IcIK5UdhPKse0HgXqlZzw/mWOSBO+Ewb8MpHiaP/y4KB
GEXU3y+1t0+Fu3ott4LmaSDipVeq7xkOkvumuVFAgbGqqeNSIOKsVN4jZsCql5nDT0WmmaHaoLal
I1FkSItEaDIvHmn8m1cwRef/aPSW4qTWRGbfVnZlJN0vjA8E8K+wONlbBkkL4aEicd8hQpujPI4c
48PPaIWw7o+zrudu+lTWNAYWa2u+VhxG32miis0If2G3qgMOAdOhN6NtN5UN9QNgWijhH91E8o0C
psolrv2150VDYm600++0KNQYdsAYvOD+dVTV6LUOzko8JtzrRBIKP0gFIFuECmBWk8XQ7EmUBYoz
1qGaepmGAo762KLqCqc8itVIEyf5Q9FkX48ESoR8Qsp0QaKTYAO4tJCPNxa/ssUMc6l31RdqjUAZ
4Q21vRXdVWrF7KwyfYgzK9nx+lwqQ0Q94fhlgKKpug32BEvrk2VYjUBt4W1ggTtVRAw5CXXiJQO8
jjmRmUWeN8mtVXIEdHorGrpJiSW6jV9qtjztaJ79uWqvkfQdBPGQTjXS2e3go2FmfwhqfEL4hYKM
xomcXCIMZjbbf6skg9myP4zrwYogCzIE46BXUmnMR0jpqlnMK3dnrbEXKGh6/P5CBJRzYukHWiyw
Eexj1k0kXVqFOOWOwevFDvYWvcGyxQWDcPUeunZtoakfZQM1bSgM20SYP+7gDS0Ub9e6glbGO4np
JIu70nVJIfVnQouxT+ysIVRXiEU66aqwakyk0/VDoCfLyRQAkB8gUnQVoP7Fm0VMPN7SAlMudSmH
am/Jii5Z84ElSu8I70CSAC/r+0UJRBiia4eVMqBZWjy3YhO1RA6Y4dxYrw3U/FcBoY3mR+ZkQixx
ycFvpCGxSbzAgHap/w5qpnqAD7yPQcjWPOoRdZRPQ4vU26UW7ab5w7ODXZP1sopWRB/G8Tsk/kuZ
CpmqMGoC7F0XP4rg/qO2COCNazY+hGl1JEKo070QZ+g/kw2e9XWk45TeFOi4PekrU0LGoMok7Rzm
wyTcHzEoodvkNPqzqM54Cz7k5UI31a76KGDdYE3FB98tBS3sPLlUBaykFmVVjcsA65BRebfOwQm+
39OZd7bTKDz+6ATay3vbfvd6qhxIg9Scv+1Hh1aOBqQRMddQkKpuuT/ITQjLhycMWNlM2I0JInHD
Mgw98q7Y/GF2n7UlZWlGZXGeQWHdiOq1vzxAzKdLc4huqJPZpLK3GeZYKa8r8a/5ewiUTy9ycbdL
52pIUePGRTmQgwxP2jzqOSJAzr+zQoAfbR8fjBZ/Zj3Cb+IJ9isf/+wm5bjYDPzHbDehEstLCeH6
6T2O7uOGK35qRHj8SU9vvdenimM7V7lo/QRFjEgWwH+TaTR47Y3lusflKohSZvnWxOTUReAKOWC5
/qsD3rogYAnImfq6O4mnkTECnHs2zTu0RBjVYsIWljFDz9NQnEVzjaHQzZlrf05COKtXTBpV72V8
3N+zX7Ix2FL3V6J45pj9K/+afFq51NE5ZIsEdqhw0AZI7DaFWumLWKI5onf2MafYnTHMRxxUmjiZ
L4+uNsAZbzRpLpVTj8Ksq/Yjhx3HAEQbqWPRMdwu5n+UPHhvq/WJAhnaJSbFN/KusGlNrtrwFCq9
15fMSnFUn/BW3T5pRdNXtffLn/9crJsCH1XIiQcU0ExqvvSjsJawwzAceep6PVrZWAnK+iULur2o
d/z4EAuIEapBEo+kcsQxahrxFdLPw3kmePM09v5cWR/1i5Pt64AXAaFEIkW/bp8aRGaEMBUk4Vfm
MM/MRfyrQBx4bmAF9AvqgjqkXXQRhh5uCubJdFrd5ml605ladUy48eTG2cxfO2NU4+c+sK1FQUZT
9G7qgxmqFzl64wCuZlZGvDjTckBWpOQf7LXt4433PIkYyGfp/BRIYOQKuxEBg6tJMLu63uPx05jo
DBaL93F/nsF2tN/Tj51LPN3g3K/BVeq6jkvGgPiTa4h4xVhuyQKR8wCbZF6LWWV550fx/ReBa0Tn
XkUVzbVJEvi1I8GlV4UySS1UjHed2X4Ag9Fy4dn50LptRr1EOKcpvyj9oyMStApr4Ds5Kzp2i4Eq
wSUEen92n8xmAlXlFZYeg7nQiVb1/6f7apXIcSbM4C8CVPkZe9yfPjaAJN/fOaZGc4Ji+bRC+FA2
UZd3H39mzy7cI9wM0EDg4fVn0Be7jCi6r/Y5YKtnarYQnFp9HEUEsXsMsPDbvxbrtjUxVfPTKBzD
rOrVdXlcUMK+4GCh0r0hwDjk2fi+xtrCFECP2Dxkw8E03+fVKOwbZMrfGNXynS2iwj9GcUnOzvlZ
0M2AHRQ69gJROQ0Cqc/TfZ1bvc9e8MYT+HhOugE2AgkHWgzgwLHP6XWms4Ldn1n0OkGjhBnkfZBW
J35y6NBL5n94L01XWsnpDIk0EUKDMYoZo8lTycRkQCl5muC6yxf/yZ5Zylgsx9bG0ru5t9A7Nx3I
GaiLsFXUmJ7bibcDl2IUDDwmA+PiTlk07NHVnkiB4q059wWOEccneVKtqTHQj+TxVxX2rZKdkwNd
9Dc0uhM6Gv3zLynwFvAmCAEMWZeRtF7aG1k/rOH/v/sXnTo3XE8CMbslp9/f4MiPiijv9XCxoD1g
fX+tC9hBQv9jxxmKpexC/tV6dLXfNcN9hGBHl5PmOKhtdoFzISD00v7HDWnuMJIO4DxN1Gvbnfp2
zOFRfp1bLZ6+yDy9I3TR0puT7PzfqXHYAodB97m0daC62rukkYrEGIMGajVuqYZ7QPrfxr+PaHm4
M3FdlY5NBkbrAfz3aG04przrRDQQsTYhga56sGmAWSUf/PuwS8tgkAScPnr+Rfs8nWiNzSur5arH
IoR0ACbZsJkXrGF3WCyhA8NI87KMIhNs/TAval3tr/YRXyujcSUpsM/WL7AVNOcz3fmxdhoTAbih
zJCOv7m+pK2oszuykmSqrH3mUwALgX5Y+E3+jvjvj1JJKbIbkaFB/x+dGAmg/KKCGwrX+r6YInxp
nwtWCHemZiGdSpYyYJu4xMl48+wyIFPHEb8BsJYQU5mDiYhTwqIJC9ghpA3v0OL8he2lQUsM/i0Y
J9Vgm5hIwoYflNqYhYLXSOWLw1lyB3zOXZ/T5QliEBxp1K3WJHxQtbJ7AzzoakFaWtooUasi0zkt
OIO7nZ308ewxcmoxlT8ce5AqGJgLdBM+JXPGyNf8Niv0FyKKa8DhZgKmIBXX/mGX+iJSBvCzNRTi
UZMa89/5Ar4helx1j3yGSZgfipuas/4TtwSaRfGVrlc7Wv9gPh8Q/OwdXiCRYWnQH6XhEasvHIbv
ywEtAv/tGXN7CQt7JTk6mbCOtMkj+0pC0uj+5VpyoF22kgCYe7JkyFDv+wIqzKh85Rb4n9NdiB32
uJ7Cpy8OeVm9l1cSSTq3khhtTlbAfIruXbRH3CEhsEB/tFKUtB9b9eLuMJhqDzX6dCyKa3wHdOen
Bq6DOPkF8yrtaSLMLeJ9WaMQAxMKZZZctjkiG2yKbPHQlwChMzIeauFg3lYZgPahv4Y02PVysmSb
hNKrUfXiS11Qk0gqZUyx8HTuFaefR5mqOCRlmLGCcBHW69WMg6c6smK1ApUH0o8ShJdDA/t6nwfS
DIYwxZJn3jpl27AgpXVl7yyu80/TajOIfRVj+Wffs8+2SSllp4r9XWfaRuDDNnAWSwrh4HCnKhtw
x+u32dF/NVXX7XTTSP7vqJ4PaVrLjR6LGJsTGh5gjVjZ7HVspoF3Qd9QHZkGtpz309802H9/JqOO
a68LMWnYbIPzEuhT3PElmzEXMnpSWcUNmWsmhC37Avb0xBr3+zI0JeoeQqwEq0t+SVoqGLAkgt1a
yfE6wnADzBASCWPeJYY0gHoT7zU62GmkckSYXigMAwML7VregA2qAoRYZcdzNCZiUgCTMsWAVvy3
tSAnDTZGQm4Y997swCCKjuhR2k2E77XLJ2jU1SJslgvYGXltLX5lXMmSSwkl18lKjZnRxJNtBav2
5baJsd+iaJTPGP1ElVTHvAzxJeMuaZ2H2lA86zOYzOFiOohWWiFXx+Jzz05UMdehDSVP3sKU1FIe
cN2E2OJNIIA1Ozr0mb+MzQEmkcn9rQbyeiF/glJIp7/cyeYmk5Bpf8Ut385ncLtCv8yRICENM2ut
Y9Opniy4gLVni47kzLh60NiAErTXQYR6zkqo7h/CzGc+R4qni50Rh6/8uQv1udyFkjKdGofFydxQ
Au1q3iclKtJcsQccgv+jOWqCPrt3yElNUlRuenuNoPQN3UNNIhuqB3sTthsmrKIeMP1KVWI/etWZ
PfEKHQ85GqD2l5Wmnb2quAi+ZfME83K7MD2AQ/jO+uejx8yhc0BgqVrjCp9abksSu7En7Pgj4WHe
1HHAIheow8jCzUjBI0tnldwkEZFxYnMPmfq4LsEumo27h3F5IlUIWjvUp31iFqSi1EURO7IHLNnz
cZN0nv9+XbYDUzwNGelqZ0YvvYYlhUw1EsxFIhr8sBdNqnHZWjW4A1DTqoCq3JmezuHC1zTmfTCF
swHvssz1L60c3Mxm7D3ieBmXMmdLoHsXzM5UPfbEwWSoyJV+slThE6C7DTBai4nP6gHU3P8Vx15j
/fMSYmXWScIaBOs35YJH/pjzCXUpk4XpZF70NUH+unzSU3NXp5fIZoHYyqANjgXqXJ4nPUy6TXVk
x5RsEJrnTJbRyPOMXU5I6DCdUDhZqx9xK2+oopDe4GTvtDje4ExhwgeffenkL2mv8B8ckc8fWKd+
hbnmIqrmYWY7aZufbu1L/G9yytMmLkCpbUqbPXKLNu0f4lihaX730HSHdZ7KEa4MUtAMAqz9X/aM
tJH7bKDB2esQ+rX5XTrmBSO07dF3W1w93lokSR/2vSgEV8K2OqlYxaIh/5P0nVYQ0APypvI794Xt
R9hxL6g9fZLA3IyOnPUmVFLLkmdSyN7ty4nnNZc7zBNHzVYTTdLTwZGFJsFFn/o1bMfQ+3rBkpMA
+Zd4Bk6uz1Fyh6BoOurIPpHP0KAKCubo2Jl+qWOjJupla9WnY3b3ehQuOjsSfS40phQvf8Abb/Ad
754dT8yQfmw8iIN+MOSa42eaquqSgtdRXaHopVGeeoHJoaIYyDh4CXz+MLbqVpKjxm8FH5QhlUIH
TJnx6BMq2pK3PSqg+nFk9VM/frOOrtmHWihaHwB6YiVydkTtfLBJXFUtLkrimpkFrzW+CP2XiQcH
WRNhEJc+0cB7RL0dWa2nF2Lu52jtlN8PmRSi82WJyWdAWYW762Agv+hihraHedjuIZIdPf57YLuy
uARvtNubxbbrJIfP8BF5BJPB5JkVIZJ/w5VQ9US4omZquLmEyqFcylhj9EjJhyWq0DTFdJnSne/8
kmNffQS1U4VDQMWfbKr1lfN9r+0B7vTIVVOXkaSdfoyBR5LkyG8dED9VwV16Ox2CsKrlunAgaH1E
7CsCNdYwITMsPCAYYVEJLXxzzebGuqpnqEj5bqgorXv4akplMNDqJmXDVebo+BVyjjw8/zoFFCYN
l6399TpVkglP2NTw1wqFeNWhCPxXkZCW1+CoksjdWZ+Z3GEEhp148c3x8OHlL4WsHgtPNk0VshrD
FMqMGNjnNegecmDCuei0vHs8Xi3lYiTYfzBsSFrM0rOw4tLHbvHVmL1YjoK8tlZOqdahDCDQJCIH
dMduh+d7hfXo65TDcfxYP/85pW965uofWFyc33XBwwr2I9DmmIGihDGKLJ2UDBXqElIx4UIbD+E3
ouTC2QYusVAFDLtJY+iKWXX/97CLHIYhm/RfqwpFWevmUfAXmolUHF/R0QQDcZ3APewI3oBi1yvo
pia8UdqgY9rcnAH1ZSUPD/g0CKh0V6pOXRXu2yp9i9I2LLL/JDlAbQmuUcAlQXc89p0l3wlc0vej
6rUzSbcR+GfgU4pWc5rLy8Xe16EyQQt1ehtP9Fpg8HxIPcePVN6sxpx9F7/RjyV6A4pY2v29WcAj
kQCgUGkBfTVlpwuRIqE30eSRHnj+Vg4lMzHF61DjEA9lpYTkWKfiAJPk9g0uPm9S/AETNzBYKRGU
FHBjtWVrb7Jo1Mmv3sY74IcdTDdttPqcdZNu/CH6W3fWf1EDdj0Cga/aQH1vmqhbLsMUI1C1x5Qt
/ud8KrAlHgaa39EzSD5bmUCs2B0ZoHicgZ3yFcuJq3eWuc2P59rT7kxNPkOot9GToKd2TwiKwBkB
hcMGMoaaAtlaaEPA/j3xtkUKSj8K0VHwSi4iNPEWTtuT7Qmi7gqGR39xZlZmImyZvFsHAPDOg5JG
7xw6kqmDxUWBQlVBMZgY+dryHWP6ZuQEGaGi5rxiRJlP+UbBxEUbTyl3Vl1UAICHeWsTCiqYoP/T
W5MQ1uhzWLnYH2WugtCgJzeDzdHqsPMI8LicBNT57tN4p+Pzrn9WOXiLo9Z3zDlaYAeQui6HOWh+
4smPjnhwHhW7P6yrkeq+VOpGD5Qd4jrVS7iISIHptusYJ58bRGBRD+eOXaFPoDDNMIjDQUvKl9XX
3zUz0QMQmRJLMKUVaejNpDkvy6aErNuSX95WWGUvfydbP+vKsNXgeA1eUxLRFcoT2O2ESkjc9PUs
AmdaWtbTw3OHJfdhaffSeHspFY4mv2ClnBf8PDetr3Rvyab97YgJcfFRKbzX71Exlpkx2eOi4Alj
Q5PUTTIZ8gCwIrywaWcV9LmtJpgqmCc69+BgnlxEwL9Q6dZ+CTtBy857YEtxGCLIhn71xzvA64pe
aKq+TkmldPD8k56GcbFjhB9MYCWj71ANxTc9WiQBc40BrfIQWIYm9YltKqGqjYyc2G6W+LKqaWVT
J3ClK04P43loZDjLMfpVWo+p120C8xjU5zXE9WITw6Aw18dcgnYcq3yKMESgw6nDzKNP2Kra2oeW
BrSyQ5pLv3Npwb9o7Jw8S/F5UgUFFT2hgoZEgW7TDpxKL+E/fQcJYYDA9C+Gld35NvzS8Qx2i/GB
EFCaOJComYUc/YMGC7Mt7zn+BBsH5UpdUtoXNJ1DapcJOFW5ttPphxJXnfQPtR2jhdUO6P9NSMW5
v9ieHNMCGoRdDzP2cHU26cv9Bn4mjPEvZBAfNEEqZl6lzIfz+suGuTg+2eB/gbj5VFuqCrK2w8zM
kZ985TTQKvrT5i+BgqOYLKW4h7qO+/tE/5iDB/XuyJ9NdIYgaU+3p0+1JA3HCQYaYU9Wb51LOLEd
isqBEP9Uzf8Nt17zi/kWPpIgmRb2SDDiu+aqEsRFkqJ6kwlvRgFrXBFrSuzbSk1/Fyh+G94BwRQj
QSFhhXbuTi/KqNJUCAQvp2YnephfbddibFEnBNi6KgApNikSzyqYbuNv8ASAWkSkwS8NJkuxUFhP
Dt0OayAirO1L+nOD8mFne4lAORo7b66e3VRBselb5AOdCGm292VdVjlpepJxCJR/rUb0F4vzfTqD
/L4zUILaQUru7i4uzJATOftm7fw9M4yZd+Rm0hMyuN5OLoVfr6sm+ijn1qUeOSoJnthZLtXpkHeC
2I6ixMymKHiSezMX7wqp993mVsKxlMGrak4z5gbhX2dUWRUw7GiyRLj1Ug/7WTch/SlY+LoWKw3/
WhPQXsggWDwWlFmaUzFVPrrG67TNpymEWWzO5ykrkjQjyoQQQoOsjyBPQZqmtKKgMlc/kFRyXfNM
yAZc6hbYTiExbPkpJKTy0IW9IQvot+fow9nLyOXoUrWkBEtmZ3wSzRVi9jnsDEXWenoIyKflzgW3
nJoFvgE8ArZ2GLENVsBPe8rNfwXZMG08BI0B6CyctJX3K2hc0vBSamKZINpImOFaZzZMr4oA3+LA
nfZ1MMDDlgDGZfueTmAuEbfjUHe3PzQH4zyxYL4IMT6fL7LA9doJZP0gDKMPbNZCXJ4ky5FmIPzv
1eJS1IBZIcHFkR1ddoOw/bqu+4UwTPEth7bewtT4gCbn0iErJfSAJtyQCe0hWEbgRCOVxGuNrzhC
biU/xSq4s+rerYLZnjrNJVDKPc3FQAaG0look4m91CM+471tG0qF3dP8moqU+F8vt5ZFuJNvWsmU
fBcPeTjDwmMKMuEQCSftROb+tRMt0LKpvTXncoJvZ64tVo0Ljet2xT15uUsUQxBlW0RV7AomFnOa
+6Oy4AaFbmWV+iUa/cUQDC3J1hxzasSlZ/CTk5oe7vP9mluoBk8JhiF0OKk4z7j/W+/6hFb0NpSG
nh0/oLZajBol/bOniMk0ZNzHvv7umYimL8PiIKETvsaxW1ATspC9bel0j3tWU/uq28+zI4IQ7NNE
2J5ZaeXCKA+yHvhrowQSNUo/oojqU0w2J7RzLsjMUHf4zRWgpsCumL2vM/eekE7Wp4kawCbIFImg
Ncqe2dxAagwYhEe2fklfudtrf3V/l5WVY0wTpuo3CeKR4JrymB2+aAAUQfQco+kE5X0vh7pXAYWE
wu2VelAFfZmKdMjfw02HOgDyuRA1N8PrAL5Gp+C8zpOLVBjUUVb7ihOg+iwGD29OtQ1S4EG1B/CR
7so5Dx7snTeqtBYxfQoHzAt5yJiD+A8k4DjuA2lSD8ItxceuaXVMPFwhtrjvIxF3r78MzX8mYEw9
lvYbt35QMcSEzVey2JeDs3ybsTedB7ReAoP9lZ2SrbJon7IK0JtDvzXHN2l3n/2egpFAxgzWOmhb
swqmFELQMySigd/Zgj4Ba53Y+IA5Q+u/2f3iFQm68tmFeXGzcZ07pL0RjfmUDGAfb731iwgmlLCK
cAqbsAQK9Bqe/nTZ857QiOGqAzNWMMGPIajrtvjzq114zZEg2/A8sCizIR8nkNoNalBjY3Q/X0Y3
iP/YtHciSlvipLiQxrM0K9LXqdubi6VjqKqMC1JwmrX6hD30mQOwLqTHEiSDslXZ5KMJq4G2N3eW
IznenJFcaudYTW6CxxnwRUC0BMwyIDCB9uvLnPKudW+GvykKF4UmheptXe+tvW282ExSBijyMzq2
nmaqQXmkO1bjSYE1S2UUjEEUnH3mlEReBXxAcDIUZEWKSCSWqlso1fAf/jErJwceIGJu/l93YXpp
SeutXMkDYuMwjX4XzcZWwtrpHioLcqIvCZUCfyCsNiVmtt+JgNP++oSaZhN510SCfgIwO61pNvqV
ScM6fu11n7+BxeKaUsEHHo9wJ79T8nHpowChCZy621iB72wlogiF3KZgN4UBPNRuqALIiA5n0H1L
bDsLcG3qMJW9LziJ5Vmi0AX1F27/0NAa7cfanS3/CaWXQWSfuQ7AUm3I1QgDL5Xhf/ip8bfJUlG1
UYdDMfW3E8Ksm3D9GDjUqejhEur4xRIECHwsQPTESyGpgQ2Oc5BLGFyXqY+TTnGw34W3bkoOp6qc
dQTCc96f8XRXquO1BM19aNygfdgxVSAgVFZGGPl3pK8aF4uGXuNxVc5gHYVaZZ8bfou6tchtWlAj
txeDTMU1aSNY6wQh3e0aMhWD+fOg+Z78Otjm+xFvNjSaOmGW+EOeU0YcMU8pdyDfU3rwOrz1nujm
ubNVRecC973Y103aM4z+p4sGNUbpsW1hwOcvM5jq4TX+hbghFjULYal6lNBb4BnYI9sO3BbcVhIO
rHwL+9nLnBh3rNNoSyKKhKrKvFDiIEf1KqIt1GQXh2SanWwiR/rYzHNe0kgp9HwkwUT8c/m51yfn
NC61pj3I1b59YwinZaoCabltmQAGjQv5N7U3LDYtoR1VC6uwcJsSJep6eR+fEUG5oBpNZyZJUD35
L9Yz6X6RirXYJ72Ad9mjyblYSA6tIdZfGuC4Q41mRGCW6t67l/F4NuztQ2eQl7DqclUkrp00HMRd
YLH2DnEl/+0a862fIF14vHGosLU51rdYKYP404aDoBuZjxb1EK6ERwXp90WZ6LzHoh19aVdmlLrT
EzWlIuzb53xcYlpE0rJskgLY8zn9SuTTvA9fK/lphuNL5ELVyOmVvcZ7NYnY89YJSPzWrTt248Jp
/rvqmb8NNHYRqk85ibgi4t2rWb9vx4ejVdC+daprg1sG/AeZT1E9XJfpw19b6fCBqiE+RVXd9Oof
iqrwK1Y+eFqALTQzEY8HPZOQequBOqwH9Jrqd4Tc1C4svpKmttLBfxgDouA02W07T8ob0kBMQiAj
+aQ4E2TDHBV83sJ9dQ0MRK6HJT9YGzTaUDaqUVC5Fki4fFpabclg5Bq/2LjQEuiGHe/MwrGyP1kz
brIebGrYHGUK8ln9Fk0iwXZ/MYc6HBrKmCrtubul0Z4cMkeSTUCXkTzN7EgwWT5ECcYRoXhMCzxa
9LTZJxBCZe3qBs9mbGF8k85NYDb/hlhkj8UFmTtPpw+ZXjiYe95n94jCkoXIyGarCBpfEzt1F/em
3Oo+jLreZWDkiZDy5qH2v5TVkIt3IFLVoBCk9KKU3zw6zY2Ddv9gFGiqK/p6jrc7nazufr86Q3pW
i62aqJ5yoLYDaUz3teeyZLiV208bIgw1pGFo0BHJEUckGgEJZHWM7KLgGjiUTIAIApp2QgEdWG+H
aiTacHlG5q3R46QOOJTgcwMGAE+G79hm5MWKDC+r3CNLvE+8zLZaq0IAatNVF7152viiDan8A73H
olEppm3nkEtD7TesV2rrKUnhAzFI3VOJFf6zB52o/8X1wgWO7U87ITXyIcE4M2badr+MjG0VkBWa
dwQaKGk22N5pc5vfovPSjdbGS8/cnjyYdFJZyAOPEVsuSB3xhK8nf432EadVzC1ZLaNuQjv56pwW
YhrK2onV0LR/s56b+c7+85k5snQxz+OHach5tudN2iEnugqLYEkzBCWVgO+sqTmwDWyUlufacq8W
aPXlQnU/u96CUKFY5wvSE8Q1FRt8dcRZhl0/qe/dcDk7xd3jcqEGcJuONscvT5Y0fv8g1u3PZNtZ
XVPd8Mx46so/25gMc4VMw+EDA1GzZkMu2nh7xL6/bUQLKCVrjfqAmPepOt+z1I0iCSCmIOrhnjFW
xIk9/uKPxognNfJfTf5zUvbaayPYAzEjRYNUjsb4zzas8UqnpQZPqQfNs1roeuQWd0EtLvjt1U8m
JBAKinX7yWeA6cXgYgY7KfZ59x0aqg1QmUDRsmz2GkAt4ClY+WlQxWOg1rOvlSnVLE+D+8YnnZYF
isDdT7jsWnB6AUV9EGD3xEVvKZfSvXUzR1hZ27xyeqr1AQATkRYgQnM7orC1yWI6mzXN1tyG7MWB
zk8cQ1SCBtgqAFv2kix6FmlkQIuK65CjPGEEmn2WVTZcs8N5KHbp6+Sfd/Acq5cBCq9l0lJ/gf7d
MKVv+FjdrRR++w3oeK3JuC1pqh9ErC/OG9/rRPQNP75dMscC7tRo2RMSgKOayoWwOJY6ivzQSfey
4B8+J1tOHmsQRhDS0Aq/8fpE2a2kVk7T30Aw8qB8yU5DSmUE4+SvIfLtzE3oJ5RxnUZRA99OIThO
w6CFUqEHUzseqrjBxtK28ph7WmtcSE7zK0S3uOeQhP5qMgE8LoV87TorX9qRmTxaOQMo/soGVIGB
WHrcaohR3JS/SB5RKI+tvCMSFpdBq8cYf7qJt8HBx8yvmb4zQ7F76Kk3dHcFz25sEzH04SbebGdY
1vnCd64a2LhYfoq+eN70q71FAHCfLnsFo+Cl2MERZuHZ+kKAlNvTqnUkQdO4tU4I7ijcF4lzPlbM
KF6Mn2+tCkfMQ864tUaRphZjZxQtvqeZpnzf5PpAyKc4C6fP7xmuhQ+iWNEo4u9LR6WWJBCeHemi
wFW4LFaj15Hr6W/SN4zb3eck0QQ6UG8u8+8XOtPwawJwGz6rR5GJqLC4F9P2T1ObZXkcjKhpyuLl
MEZkiw3zuvr+2apya0a2m44P52q8SZjdmI2znSmRP3DoD5ilqAXbVipJ1DDd9Yc2LnbaDWoBl7r/
YEwiSIiHE/HdYS2+tq/QLWiiH7De579iM+wY7Hq3eFt0zhE5QJAMB+nrtDrmyQDQs1iOuGjJkXo+
zWtAH01PB4Iet8RKFIVyFr+x3fFTKu0jpP5B2PTTHpQDjENdlrko25yVFGC4QuQhPvclZBromKDB
WWIb2E1hIHuTfpWWlXlJPdzl3inIYlkOh/Zanhqc7gTRyMmXn6OsfnfzfSIr0wBSfomIvGCi1f2f
jk49tECRvqoreIu6MajCgvTPOwTLzMOHoGw1TPoR2Yk3gFSOtg5T8mT8SLq/UTfW7fUS27kw/ahV
wcjFvfIV7gvGJv71SMkpcMB8C0IvAxl2pIkcUaUybVCopw1EzoNUEuVPSyU6XEBLmmKb6BHXg3nu
8473zctgYYa/CpXboVDbmyQLltr72udIkqVNNs3YKfCOY+IuyDnD2eDzoakfaWGfUpNCHanFAVg7
vhFrF/mQ3nErRv/9jkdnAElb++TqJRieFLM72EKNrGHRFEBO2Q4wN7Kz3xeimhBN2G/hHmkzsIvL
AXx81S/+pp4eVIOm6vpDG91o36u/nJ0A3qMYMKrHvULooZ4vuVlx66ZYGJk1z9MPaA7gL3Sfqi5G
NvU2GOBpKeu5gji2/MZt2i9H5/AOZhLeF5Cs4usJ4xzZ08JPciiSjRVP3IPfbwholBj9Pg3KFXbJ
TqTAlfl73+LhrhJxQAHqUq61p8pekZijtGDVI01k93SwLzNj3tiNGSSY54Gnxb2ircjKCcbr56XP
OVPUXL7JSQV+Dzxxge6imcnSEz2vyABlstjrYx5c9XFhL8H3Xk0uosp7OLzRiIEPbdNeIQTmWbtr
6cT++264/pyDO3ne4AxPVjTBtoKBRi0SHJpFljL9a9QhHDbroGB4sEfeekORP9HbhPlHxXOtq5e0
bCzzz5YXyuGNnAmcbJiDinK2U0vcNyb8W8qkH5OiwyKMFPbBVZcNj3kKNB1kHUhpZj3f4UfbW7zr
bjKdHiQWqiTsPWdDcuLaMewPkFr2BEcHup9fljvMcZxCjRBUZrLbKejUrK1WRZUbB20OtraurRHM
JVv4oS75GRciOdxAi4yUz74Zo4oPjXHKKeVXu5IA/vMZywmAJelx6LxMhPpYtsTVQ8wrQFho46sq
vWhHVgoCkNHYs/O6TZW1+yWxMIbi+gtXP2yNI9fHqKdXCP+70J5Pd4S6nIxSji0OOxJCsf/eHuih
vQFhe13DOqWiT3S92/8lg7+omvA0KRaYrrCm0Xs7Al0OT+9hmipA12xNz7cq8jcGJzOrEV6W7JiR
8+CpsLJa95QXqq32FsIV1umg+zOh7pvlvI1naRPHSkSTQ75Vyqca6IhK9fCaNuwl4r214L+m7An2
jNaaX8hOvUxdUknc5m+BclsR8cEctNEDArT/Yu+CppP6KqKrBMM87YF/lOPdF+BRyZuDl0FBSSjw
gbpZyKG3Ew+U5mUufi82jzlQD1V4crdftfCRn2FM/ENdT3/IvHwxhts0z635nCBExuNOlCQj9Et7
LAMhLwGBv8rkcjdfWSL95/7aeFjTjhbfC2GvF13Zsq43cEClsN7+PZFb1ueSLDYDWFA7IQHprz7E
TUROeM94BGb0GpiQm8ppfw+vrKnFwMRiwadmQQFbh/8sivVkpzifZU0bhyxQ6xZLeTBnOr02tXKY
Gl+SQBUN/J9/rWLpY1Xd6edXBJNMiGg1U6yMj5smVOXCtsD9YIa9AHT/E0Lnyou4dPRrPVhZQOl2
Ws5K3hrXJ+AGwQYttUcsBwrblxQqG9hRtXyDioGR3Y8p/xniLIeu9lucuU++EIPQrSFmaFRWOUP2
GJnUK057DFQqVnNlgZNJ7VFL5U9l441HbswUYkgkfUzvZzrYW2pKZG/dCfxMR6OReOOBJGVT5ABF
uHM1AfrB7+zm6RhoOWA3fK8PvAgrcccZIsSPwm0flWeIeXHhz40T6tuq3ei1jtQAEepS5cP4XjQX
HgYF+n7n46nTZU5fjeoSgY6xzPu2HRU2tdN7P/aZ01MxtmBr6AGOgZeStH1bQDqwJsjlFaX3GtQA
b2PgoP9c9k8uddc3iea8FF0FXBjpojdD21eY+FdDbJyc3w2p0dp8ta0pcWv+huL8fmDn3bBHws77
0PEb84oj0Y1U1/fnNeCqhhhOMqf6HdE2p0yu75L7idfJ9cp8TnrL756iAXpR9OTYWX1gTcKAGuxe
Ou8TKvKmaIovEPSjCHn4EYTvJTbKGmdWr+L7dzLED5Df7l5WJELYJ5HbzERz0a7A2OWUvitA6y+k
dAyJc1+GrZmsAViwYuZr8y2gyLRy1G9+4nvuVhEns8Dp1dhLkm+BPbdPGon66+WI57YCB0UvfRM6
jXW0qh3vTMh3t8fw0qqydS3rpbeEQ/W9qUw1Faw4TdwyJDyyzPwI9Qo9KgCgQomoHXHArqbcEatS
EHKJ7HyiToNleqY8X44qeT9CvPV+lA4tJRkeqZvHpp+IyAmWcqP8TEY8fHnk+U1++2HsAtoJ+TSY
SyNfWO7cwMSP5zLO4k/JTxYJWvQt/kDlVhA4ZmFo45PWFvQlc0DIWb3qGSeNTSkhFEnFMgmbZpxO
59PQdxoMh2QZfJfnlaKOACdWI8LNlcNmCCQ+ANKRYxiUfFhd05Bw7MFDdDC3QdBPwmmSIUzT3lk3
MIVtL1tWunyZanX+g3DSDWHx51Ufi/zD6Xx1PYbyFOiRsbslpoRRP7PmVHTo23lQq+7FlyF3xreN
6pvNvoEMHjky87/8p+M8r2e4Vi3LPVCI0OxH8jVLBWhO9t1FSNs99d7xdB1LNHAUFKNr0bB2hEOK
IECahiOFrXwyOGgINP+NtiDwTLA30MoKytYyX3dJvjLTal0P6mAbnsOxh3/n+8apLiOgeDFYQdQC
tfKEEFTSxKUZTRj12PtltS5+OjadFmtbZu2Tex4e7rSG23vVIM2h80VBe1ovKdCpPqFFW493eZhs
ZgCLGwe4xtdfjkBo4u0tFVeEvILXBE0Ysr3URskCOjYLZJxSaRQfD5qOirID7Ww86bz2sfas93LY
X+W4JcEy4PVXfG9QGnlYyj3HlgsDUZ4iMVdi3T2P8qCIWr4/LX/W1itbgoUGNq6DlB+w8ESzAjhH
a52OG2WHuEZkiSqXF+vM+kauCiUesMZzbefJMB3DteIF+Z1opxDkoNqVfmC0TpH7qHaBox81jAFz
aIpdPix/lrBA7ldh2UPOn4LFRgJ9CNgdfUORzZnyr9iw6HkPlP2WzHdQ/aXQZdBGUQdaBOoKlQFI
K4jJftttxzCejSI59sWrrdSf+cxsiCnWLMtlTXxZ+nD3gleOTvrNj0BjCXgrTGPnwq05p5k5vJD4
lYa8+mI2qvMVpy1DlIArI2GQUtZQJTj2PBe98VaSfgpoBFO+Z2gVorBbfwr1SV2nV0NlbdIy09VF
gCtPeQ3siv+yOjF5n8qWa0axqz9lDvw/5GDF7Nn8tNVKDWBYL49MgghmsyXsABi46XA/09NCiIQy
kBAP0ooQXb3sajlXiZb0XliRdMKLn1C9okuVBF89id4A8tBxgsQRdIsy8Rpxbq7R4XZEMdDWfupQ
oNvHn1M6gCQaJnaSS5y39J1iisNo3793841pTw3npirHdkyOvzrDh+2TqNR27e8YmdjrC7vPdtP2
zyyz/d9QoFMXKdA2KQYsGipt8wR7+cwEtRYAS2Eo+fcBlJnsAM2iV5zvdWMZiSUALqqCpCg55lAB
w5CLZs9eahb6wwvRhpw/83VSf0JBjbc4+m7xJQQkaULKohFF1tEK1DTexR3nVGkvkepX/p88zimm
nAHF/mZAcOMKn6r3IksRtXbNzzfgy7c+108loyEnxWEF0Rn2LpKXeFSCkhY4KwCO6XlEIQjfXYJh
xWNnE1IxiYYdMrXw9YP/lkWRVA46LqCmoI0adf3Hsp1cRRwCX6ehNDlCC3j3Qm696msv7zMsZrX4
Osf2dt0A1hoQZFsEw5jNj3ujQbrIzwni/I4Xunkj6zWxGsBg0rI71z4AYbrp0fBkI+7OiIdt2tcU
PkRrJ5wVDyUEBRvBTKF6qFfG/SN/U6s4x1acH/hd9++hoFCXazjR3XADxK+1l6gUYwQHt0i04CAL
UJMLp40Ldf1sDfaextpVDVdKBkKt77hB0z72Ck2WukXG9uLcQkxzaQqP5r3Q7FhB+b7eUXM3NyWt
nQDAX7TkOYBTcuU0rYSnKzszK4NJuHs0WGSyN9iyqPQe7blNGbzmDm7HKSEXFADScza2U1c2We8E
FLnD27ZOwihCmIh8fB7jCDOMwQOqFa3O1CtJ5/O2wOKIIYXBziTQwulLO8pnvx7ntmbYSIkHa0qo
535gVuUbFH0i3ITmjKDuZeUjD12c0FmkhXBNh2zBGgCkquIXAIxbEAoubF6ER1RPaK4QlU7gAyqp
v2hAuThVvAd3bRcKE6fWQhSFKprXMtb4V7ReU/JfUaoYvHG4TC5BOd0y2hI+puGfARs1b8iLm5ej
fFjs8AEY7TYUIutlsHqSmyFFZAk2vKFCMGiiy2xDTmGylsPi6gQxLb7MX2TSbgygT0mGCIYqh6/L
V2G0KhoPXh+yd9UhtvYE+5brzwy/CihurQpPIfVD+D9+jmuWhXW+WDKle0AZmF2J+5PVl6X9Euex
26gpvUo91rq3Rbq104jEAZ16oexTWIWX8LHXkz/l7en7N3JPOIDgJsWVZiqdy8LDDb5RldUliRA9
rJJ91chsExQqCSSteCrgG8KMeuB+lHV4ju0duJISRxRqZp22e6uL0X0hDLs1zEQFlpXA4P4WSbqD
thzrBE8UbrW4+ssSSuBD3XGDWEPfJUCfwszk7144xGBCa9I/rqPHi3FCxkd3xiAGLjfVR6bY27g1
KNY4+8xFBw2n/tfz6q8WeHt85wDnYUkyY3QEBW/G8zole8dmGcnosZUEloCmZza9r2In+gHdo0rp
7AuRViZxbklgFe1hArXIXxkvirH+M93aY58CeG6kps7G2L2fDgsADXI3O7nN4I/wU5rkMYvHyvvH
kD/PWgD3DMAwbxkKAdhxerKU4mYGibMHnEQDbf14oZu0y9K8VMet9xNTWPlQSA+p+DQOHKMzPfKY
duPLNHpSRpLN4139HKK3Wd0y3EdJ2qm92C9ZryM/LcihTPy79dNSNOOMoi75e1NPiBHdvs1Kinq6
L1LuFvNvqseTY7QfH991PmYErKHooeUsKPO0qE3dP6ZEVxFrdQ7u5M2laGH7TTYQ17coy5qhtaT0
9IbuvKpUQcYeP7y2HJMOElv603iT9SAD+pbqwFrrna7EbQ5zTWUlO1CR8KjCLmt0TSkETHM1vttp
1S0lamansA/eN88Rcidz/tAmZEmu09IxLqIkZ3IfvXH+Wt9wRGjyAwIGWPotQwld+7bDfMJ4rAfm
lAW5LMjFzOfKf7rF5mKiqUJUHkcvKcI2ghKI+zu8ra/54/iX1TL/XoQCLnEpJa3e1Cq0mBZ+KIu7
h+blq4GMPwuGvkPXLit86VpNorsr55CrTMFiY2zSj18+oDVVm3FK4sQs0Mq09mkw/0xYo9swW/q+
aE5VvsMOUfE/afuA5z8xntylWnBNymfh8coHDp7LeoubYeZ81R10e0YHaQQZb0X7weqVpu0yCihB
isknS1/oq39ddVz4EjQW7cXq3kqegEBj5Buwq4cObhZz0V382kAdjKup+hgvp4FF1uZixCB0lXCq
d4WVDzK++qB409K1Tb4J+g0MgOZEysyWVUpxIASFrQYFJ7QfSX1ljhaYUDK9IQ4HJhpSrbjhY0bB
vCt/doHWknKeiLA/hiyWYrauquLbGTgfQ18MGanssFSPuSkskh0TQplk8/YJmkdBBXZlQPvVVhW7
jPAXfqBe69RnP/buJK4XAVME41XtEbx3PhVgO6B/COWyQHHpAySM7R+hqiQtf8ovm90d87IkhQqz
F4qxNdU3pzEe6VJOkUHJKbKr1Stgun76Xddr1ipztJcYrxXZFrde/oY0AaFSOH2cFCoM6CAhyin/
a1mXBK8RZKD3mFLhhd7rmkWgOvIIcz9Eu50J8ZQNiffEcx8ufuDbe8TeH/glLJ2qmTNmMZ7u1gXK
zBdldExBrb76gSKZ4Z6PQ0+egj03HJ33dQV6YrlCNPS4MSMXqrvAg70XWsrP5AMz3g/Uyh0vYBNx
/8nUrg3bKjkmLceE3RNqCTz4XiVJXTtuY47jhFxVpA4A2jO4pLDY8ZPxeM38U2rCRpLfLqcgSU2a
VBVILUgh/1OV43HI3Gz/7HfnrjZpV0MxYLJweyniL/7Ckx3P89vg4DAYjF9Syz55YanyOp7mpJUV
IQchGXkP9ItCg0s7ZX4bgE90MyNzlt3AbybjFEKTLBSBjLzKlhKcehdeUF06QW+JUoCS1qTJKERR
UebksSZ27CE37obHVAMiYgP45rFg7T1nyh+VFH17MCJnJAjb/OE1r2MmtxIW4zjOcPUCfuBklYpn
SDCmo4/dirhpE3ZeREviznsAzVSSAzxH7c1F2KE/HJ5ORiHwAY7PgoZw5tfahcEsfn7veCvSDXEl
geDHkQDbMzHvL+rmlyH3imznA/NnspCDBjVn0ZQGbbYyZc9533aw89smiT1cJaI6mt0BlbnvzdOo
CCZ98LvbAFe6JUAx350/tL+zz4BvwHsw+v9o8pyh8+jDPyieMeKaFLu15Y73knqg1JIriNKD+oIX
1ALV++hh9rXxf4exqS1vMSRbSI4odvmWU0CuKcVyFwlgZHCr0R734BpiL6gtsknhLMp9iaPA+wRr
M43EDwi9/p2YgVmn1vcj6vaUdUVjK+qkRNGK8twHVsEuvjvvzizvJNgsq4noLjaHdFyXTFuO6AR0
zUf+YjfXx2W+e5gwlmRy2DormYkMqvDKVXNyJLnL0gKH+WBlLTgjo/wl/uKp/UXqSoUNGhoAI2CO
OlwHdd/OcRyn6+YYkAVmwpTM/zBqtAiwbNC3GDhSzsS8GB6N+nJ5s4faKedh6fw9IFDNm57jujCo
09DCRtqxULc0o1Zby+ZNGC/MQEsJ5xm0YPTxiZogdsu6v4/Q2/znF4VFQZ2Ych1Aot6ea4ur+si+
zcRs+2x2tNeTPIroLVKp2yWcaeYcIDCXkXwuZ/Al77mzQN/FTyuiOpBMRwU332jOXU/6GH301SFL
cRHLeFQ0CMOYg9Vv3Hbgw/xPf9ptTvLE1NWdpbEquxe0nBFme8XE6LqYHjafXL8HYbzKx0c8JWzP
PlGwiM5HkPcuxyDqmZUYciiCkzpLIn4oT+r0+U824J44HZ8aXlbXhDQy2yT6DG2qxUWf5eaixVyE
QyveDzCOWJ8qfUSWeCbjXac1QTftX4NxHNtnA8/yiKJxL0WLQemX+sFyJRuyKL8M1VHHWWDsafcG
KTDjfufE/motGhUQwivSHNoomihVCH5U4+9YkYvdQhSEKlox1kHyZk3M7EN+lR5ZH7KjGs+JudtM
8RokMC4Qh4Psh3hi6NqX0/nTkYjI3MBTJua6driuQiOzlz1LDzMH75UyDN8SzmJTr5gCJQ6OdTy2
7ZmoUhRpQyohifFl3i0GHT0381U57GP+uholPAvaCKBnoX3a+f22PqltfjAX0Cpr3O/XdhPUr1Dk
oKNA0HcMwyeCeWM2R//toy6Ch6MNgDenzwEkHLOQBzqjbyWXycEZJEXDMIlIXmYIl2jv8lemxtAO
8NkUVbbW2VG5GaD957HDCgmYOcrNEw1Kj+Kqws+PWBhOYekmmyUvEfie1/25Dk8PKRO8+9Vjsp7G
qgggcLjARxmST9as60qSYz1VGa6Sydd7ru3qq9IeFdVXwfB5tb0sdVTT6JXqxDPD26KUlWv1Kq7/
M+elVi3lq4ixjw0l2kxd3gPH1UsuypnIzn83JX/2vnTAI/j6FUlCeV3Z3kEc9LG5mIN3U14VOZ4S
IcDzGWbWC+scsTylA+iau1pnwy9uC/7w2p6P2olLUHT52HpeIieCOYHXdeIVNVMhDVXla1Ssxcov
5b/XPl9MsEpt9FAJwHEzwIN9GW9Cb7wka+89Qd3CzI4w168PvN/Gvq6Ihb098NFqI1WdjMFSmP3+
nYzbEUfnYdQBRoutydWi0tTRukXAGnWXcSCsUQ5OpQdAHJrmycoYbsIU7qRzqnEjaS7tIu+7q0ig
jHhdcylqqYqZSc0fmhYmTZFz2fiIZojXlpt+2UZGpdNUTPTJn9SPV7SUGAAchqSoZxP0DbQ+DgZa
z2x30iAscjSxU4bWzle7lM0GJLCZFTjcQGZ+TfKyz7LckGSyeXllO2Jv/22WgQL+/BzUTcxYxjSm
o7e+hgU/iIh9ELnOG/iV317722KAp2+8TZqaGCKTkLQ2nfnR7gPGiDUDxPN3hT0g5c/7Z9h4CgU/
0c0wKj5l3PPrU57tJwYd5fmwJ6K4qQxGqXh3iIULfIZLnXJrJu2t9tZfQaW2SwCoHkqdweEAAiiJ
wqrCJfrukKk/01x6syB7nsoZNDoWOV5k5XmwnKZosUXM/XiADrGrlVQA8cL4Sj2Uu0cqUODuA7pY
buwHBo+e0H08PXKaaUhKTFRbV4+B3yVTGy9wGmG9SCjVI9dBxWUp/C3NJ2dH1uprvouwGJgA8A20
sRsZ0wbKzJunTiyfbENHKvDIhHJTnpcMSw2zll1/SspGnAqylqfIn7BXQMdLlIx4q1hciwbJhKde
VCcQB+2ta9a9mT0o6rfVqYbayJnOtvwkIgkDWOPYky6DWnmXbJTsJ1T6xTS/d9W9GGpgk4o9rFAl
5DXGhdCNEUuUgMez8rmxTX3usuWdRWpU7LLNZ2YZMQyNwmm9qbWDiWGcY8n3JuPNnlmrXD6qBQPn
zO1fhp0lMMgejolDKxe3BzV6tMlHMTYrfhphtgDiWkYWk9wmy3aUm4mPwzUNoPsALjprEmXb8Rf7
wNGDSTIVrLrneXnqGw2CZZiNsYeTyxTPzXUg8XmJz2aYy7OqZklToc+UHkGNYAq5FcifzUGQkG3X
ku+O5UO4zngi+YE/RdcLpHlHacYGvl3Jc5WJxoglbT1++A6zwV3nI20A2gs+SRRzWM8B8fTEzg1/
Sq+dLCvq8bXbXCVcGP7f0WxxGA0mHI7xn4RCQyGTc/DzqbhTeZBGab1HTmObUAnEOvUjIoZzIYCx
2R4K2Zpw60GANHwiYG95D403BWkyBAuqmsv4I22+CZn2XpTFDpAJQTC6oqjDaU1eZyMLMu3pfJor
uh3dkRb0p+sRLyay76X4eTf10xTlH4alpbNg1U/Cj17EtFdi7tUpfdOPuZfKf1qj7K64MBBs0Guh
Wkp5hAAav17NrJeX4MLmaPMb6CIs4/XeKU0OZpErG+T4oZRtewDLPJsqLqrnYaglLjIfS1NlWU2B
v6mZ28u3Cuv3845Sz+/0YjRth4uhMcaBN8RnOtHpr542AybzQUrYbm40pXTaZ1a2X90kCNNqRc43
AFts+zQvwZBcRmaqBICPLUzsKFc6liwA4G3fIcTG27Y4Sjvk4kUvCNbcYtyWX0rxCBvZ72iSzs51
RQ4jrI13aS1rfopq0k9h3UbR/bA8LhNsZAN30xxuLI3GXdZhvmRIcZ2kEO7yZszro3lYi5toy9RT
y0lx+bynGXVQyOBjhARPk5AAoDon0YAfdgXe8w3sB6saVaKiPxKfbhIGbwwmcHykRmWJlA0NYWym
dwjvBHgAcBAl9KfTX4Jj+BUsX31YsRL+g/k82+CgOqEQCSy6DRNJ1rfGcYWLVPHJoGOOzQGLyMOh
04mB/yCRGJaWl82ZhHf7KTnGSOH2ZwBiVcM1j9vmoEhDcaSjEfX93++6hnLlnKias3dCRuEatCtr
1Foo+r/QA7sDsHyqWVLZDkEUnGhq3e4w0kaptmj/jjrY7glwBMI+2l+6zvgs5IpIKZtAOb0Lp4wq
lZ99WSzbj4lV64VFswkisFXUXMMMfQP9ZLoc6YSgjJZgb0ODpHXBvqsKuc4TR0wpIymfQT+109OO
UwcJc21ZimHNtZooWzkQ40XLNUSVyeWuESZ9lYJ+ksuUA+sOr8TZH/r1i3xRAPBzb6RSOVVc2+dP
K6hTsx3M3inxh+Pou5i/j/lYnk4nc3pZA/KiVeereRVYSr3AdhDNZoTIvfEnosh0nVP2xSLHp/yU
jICZjsWgNjoTAqGXnKVqSqyTaH2GE4Eu8Dvr2/e5j3tCUChvLpCNXoSmvvk/Wf4v3ET0e68o/I3p
q09F5puaPJoHulO1do6o56Jhw0h7jPsGu2qYbA0j0VqogdJjWR/CAHYYcuXIUmePzL3zfYl0H2hn
ubg3kgudr/cULAokIrUZFjNGtlLM3Wdpz0raJ+Ue60oahQQbphDStkVLYfe7S9CKcvX4onupload
/RzsplZaZ6FoM7i0Za0+y/oCh4oO45AMssF7RTNcjziSSt8cqDuSTdeiP2ewPIS2WdkCMPursmrK
KAVbM7yMWVMbKQHLYGwMwdkymxuWVwJQ0dAMsS0BB6ujP/lNatSRD0KMmCv+h3qQZxu/VCHetWty
QvnpUUNMohizZAg3BqWRBBA5VxThT1pmuFsY1TWXEIy3cFt3Wj/IO8pLjC/WCocvbvMlFIGrkqKV
gXum9zQ5L7VRf3yADuAB8ub83TS2hCtl7No3jrhni+m0LDw9qBaRjDOa7x5welzuGhaDJ2AN30Ku
0SjXfW2BCq8bG94U/C50crbChD9I7WUjaRRoEYFtlBwttnX7y0BRc6ll8wt1GLmRXGrq7xYF/tAo
R+MV3oXWkoBrzyjTiUuv+KlXdL1a/NTx9UcaiprGBynt/Bh9S8h4fG3cZqNByJqjp6Ci0ahhsr3V
1EBHKuSgICgjUvSKK9lzZH9nVPYkTKHnmaQrH5HrqWN98w+GBCVnbEtj6q/72lgGOl8D9NcYChLN
RKWHwwkj2SM8LFX2GTYLnhXYQrS01OAZBElqMuejPfsAAz2HxDGibukmpyFOiIoGARppIBAQXe8v
Gsm7MjVIwx3DgUXm7VLBZ6OX80Ck4yzubfiC/WaKQ7fSP5pt9cXmg/vAN0yhSHrxEBSxl4+gtwJ1
EwtHD8BpSTb2g4YSghaygqd47c96loAcWWOLT6SD14IIYJgkqaT+3lGDHpQ6PHd+HRamjw2jlsES
EyBnDG2vNScGtaBfxY5eqiujQ6mEfwRYXeEiEcl1BEZfgniqI0h5uoU1BThfhUwRWcOlKu+ai6yz
VaFwz3fjlrEpQ6Ai6bQGQQjUiEBE9MedEcR0gsq48TBrfLisGbSEfE1/UyjeFdwncm3HZxffkev1
jUS6eHmUL9j/PuXXHxSdgGtycao0K+sIfWhePuuGDrRfv3UKo1MpoKvzz4iS7ae733mPS4ssIhxK
D25RTV0oiKlZLLdUVEbCfhH6ia+kDbS+ZQwskNwErTgmF9/y1PtY9ZQo+L/G/MptrdNRKAaiVWKV
0skrJEopRtPaeGd85KlB4eLyHdX//YokaQGdEuy7skaT4NeBz6zOSdNSIGF1RdDYCVQzE3pqHh1w
i8gM/RbK5paCVlsh5bkUfwPJ63cDTFOxfAxRHyL+rgChDMb1Vhjrx+1BjxVOXTMYuzCXVbBHD7VJ
q2jepvb4hBNZD4XDZ/Ta8vbv15Y9dWGPR2p8M/sOKwxF3ne2NhWF38m2dc0LxOYpYwSTfTWLKwn+
Awo1VauJyAhS20T/m0hHhcLxDKesOEnXit6EDjs+bXYk5BgUOjsX6g1OTTTxucDczvaYcaUszsfb
bHC048b70nz6tQJcB4bOeGtGFmogRX0rKVKhY8cUqgXyI+W6b1HRmoCOEmY9Pr9DRVTsErtTKsXg
/wkb7W4eHWEt8mtyxJQKvcef5ZxVdRcEUC0kR9T1EJiSsbiyf1vF2e4CzldwLZG6ZDPz53gXKF27
HrKWRNEGpYcGGlvRAGDCpUeOgXjylirUb7E4T35Y1CBzqLCodqm4CcutiCK9K0L5M2G39do27cbe
S5uDYOGBZUvl4dJ+JG8kS/GzfwCIF6wPphYhBsOsxwzeGPH36uxRTVUWncAq6YmQoNLMnKLZnTNR
m6/13MjcRhaLfT1RVzdC+ympnNDcEdeExNX7xJnuMVLfSS2cLHgVKFDntNY45Ud2jtXFHUjG7Cqx
/GbAifBQcAyNg9agnBGVcZt9B8MJ34PpM5nEcqzjROb2hfSh0OkHzDHV0WAdx0agzwFXACYWfo6H
V8fpdGCCA5s/pjfjPUwCX8cKjyv4KoIKTUOnsPfJx2yFlwzrqrzFHIjBj3oA49FCr3+vB5lzHLWM
Uuvz70fAqntOiNpRsubclv2rGJGUL5hlmUYf0ejt8MZMY/UBmf9tXObKsUbP7e9QJr3Q5wgNX0Lq
cF6qXSlW215c8/Aic6ekLgqAkHMzeC3Gz6MtX9x1uLd6IA88XmD+Uw4BP7koIF3a6aBdj9KabQAl
LNBp3glBvZN23zk3F/mNCiFjlozmDq8pYpSUHe+kat7JTADeMAFYz4p43qidzp2UjuvpfxYsGSFI
UnoRMoZLI23LcseSQhrR2hG6cDVkpWMzTEfhvD56kLQsn18M2NLI7wXtjwMEqdV6rqkf9/OoJ6p6
77Hd9XOM1oG448LhJQ6qx79ETcMwVzmJ+58SrpncO/8r0FbfA8MYgvB0TVmN0dw4US4/31HcMAUx
rie10zxBaualxhOIkVSg3LCCKT4WxlBYDmRDfwJgUvSuG5uMVwi7aaQ8j3cn676a1IOTBTkFrIY/
QvPaNklZ2lVNDsRop+yy7PFXdAHoJm1wYQuwRWSIcimutmvdjWAlXjCSNM29Pw40ocm/6eruEs1R
hrJjRqetyaxQQorsyAWPVSepwH46kdsy4FsuhCc5zfNNW5OlzEW3G9PaRl53J0psxJRwinK3E0cC
xiDMGpe3cdxGBi2aoIIjfrGZWq08eNexVhxpLWTVsRAI6eoO6QS46gXg6ELYLTEn97O7CHuXAh5A
kUtIzbsFnMx3yo/KUQ2mWu7toN+c4yaGVj1KR8g1fJY5buKER9z8AHycK3oTewIhGRuLgdvCwdyJ
i6nhnsymHw5nevh10rQHqvDJMcdJqshUkzA0p+PlVmVdyrUAuxgvgpflVhsRUHIi1EZM60kjvxrj
V7LkrIa9xzyD+SjBYkPxEQSIAnnnHVOpbk4kiWaiYMZFQ6Vwmrd4NZSgScEmNDblseyfo3SHIs5v
0CaF4JQ+Z4vTwCnoL1V9wFiFJL9o/H/Z+m6AELGVZHbG8GbA54/EjjrPSEweRvsdMiRT+y2bwHaI
efq6OAZUNt9Fd06Khvn9lvW2vhJQqDdevuu8bfER4hzLDQ0Hck/5iMvieA11HY/TD9EMy0O2M44R
qTur59ZXRBzxwHjteIZTQscmwKKx1N3+WQgjiCk7kv9/I62RV63YYQwEWDQpqslUKfxdES7+bEu0
PpxV1ivg21OspgV2paViWhKmzN7azAgpNy/PT/ZfszhT0EOsfbnCKtEjhnk/ywCYPDMifyaTNBtP
xvrN/hrfAHQfnqgEK41uWmYUssq9hPIi475T8zzU2drBhQqCZOCCkVzdsVunH5CE8IpsmDb9Vuov
dnv3cyiprI0WcP/JOumpbUXVL4tn5+ozFrwOnDAYPHSn8FrYzisFt4zign0F1hg9KwCWLCe+xzei
OSvK1IW6wfKXo7WEHlsI1HSCncpCxx3PA+0pst/CYdN6mxosj7Q8m+JrZzFXAu8HUG6cgrl1W/eX
+PqfLb8gLIvLmRTu/a0/gId4L+ot5nHtmtiZmdkY5bPSS9m+bdLUmTMVPYFGA1mlxAYgOpKj7TIZ
tPvfDIk+i3qj7m+1Qg+J0/4gAH858qaRJ+ZoLMSbEZ9fWR+UyLvC1MKogXZgtJkX8C7tXETQ4fG4
5O6ANJ2hkINoP/0vemPsSAT+rI4DskNv4OyOvBeCYXORB9BF4zbVC9z4d+Vj15WqIu6XhNwD69dG
RSpqJ/0eMTLqKSTfcuWRGMjn2J93uBMBkEFAFI86LcV3JV6z2kjHlCLQrWQJn5oDAXMw0Ie5kOMr
WyGuZvM0MZqb3MAFcCbLF3lO9cTgD5HlOhoA9PF0qIVsZGI3CY7IPwYlxftVk9lZOy5sSZTIV9Ee
wBxHOzVzUhpxeJGnUTBXdJyWUCvSldqcRJDchBr9RoMDWzgcIGuP67sYAD24NLCVZLxR/mDTs6kt
fHuwDMkL0fRGTVTurISNv64mIsLhDT3U7nhVQ0icIDqVKozqj/mRr24Uwwyyv8lp63H6XXxOM+iS
mXcMRNqT66A+kYTuKoX5jFsryZb9kSqbJ+EAm45OgQ9jHmna3bnOxckaiLi8VrPzPtD6+7pctv9h
yMfHjAjKnX1x2QglVmjIRP6YgsVAwEdoNFOv5SSFSnG5/h6oCCsgQAH0Qo6qSo+3G7KSQ7CIs8J9
NyMzoJla/3HeX/+6Jl1p9g2AF5kwn+PBfDGvWdsQSADRZ+eMhm6WCPezD64RbSJqDxBqx/XQUwTs
wcE1pgspYRZCtOYOAVWwNdVx7/sQ3m0zn+h6LOMnjNZAn7phrz3aIJrgPbUKPsnqPGyLqHkL61R+
6uIeBEE6aXpPPviMHZ1vCkKXubgcSiZg9L3ffpZoI4H8H0TsGtzchq2LHBQAgjHPn4OsRpKiV82u
UJGqk/SB/jRPwwJVBVcIPuoqsMJ3kWcNRHqmWZaSH4o5lxaggx6e3l8I73hYcZvEt5L/LLp67PtC
+rMK0IUQuEhKiZNJOqd9C/juzaZ6lc1SztXqJP+1MckQXhyUqcgu3i/kmUvtd5ByFjf+LoCxHNgP
UaAAlEJDkkpT0+lJ7ADKC/Ny4zKp9UmqKhMk4LvglIlA1SufOLljK3wVnd/AwZCfwp/rWsNukbQI
ATnwGP2CJQ5ahcL0maJ2y1ZL3lcsaCyOckkXPcRHeJFutCuEuL3/jZlktv+ZiniClq52kT+aNknU
8qPw+X9ZtML2GXDr5gc/I/pG1gRIrGZ/ZQLWPnyrfBxMlUMtj/UCDOk7tsESTpW6fnS2saPKtTdT
kIHBTLicBxF2tyG9OJtMj5VPEPQv8fqCykHVICqb/edxYYyKCchswHShM40X7Zjk0asSPl3xTJtp
TRQHIcH3wAvUL3CvOhBwndgBbtQhWrfWuEc6+w+LKPffDSxmBM9gSvq5twye4aOaE++prCIwMrUj
asotLYLMi/vy6GOHRxkVR+/OLLt4aKpgs+HzbTJBdX+x7z4UUKve6Yb5SAOi+iX3oMJ17zkQsT8L
9gxAmYMdYIzVZx3iF/KFRCkoQIKUMrRGWDitrACDWmCMKi/EL7T0Ggspy2iQXrzEvky69rzxNyQ0
BNu9RSbVnBzWw5HAM8vLkbxCTNLCKSU5blsmNYrsozqfoS+tlqs3fpO02pMfj3+Sc7GFD8XJVTlZ
zaE4AYTzqgzvJ8LfzIo1uZmof8BUWNFeQMPfMfNAAIyZ8GWflI/v+aVDbYsqEolnvghtZgKoMN2G
bXzgYE/91SO5fvUPjP4fNrY/8bvViNXHQJDgVPW+Q12Kxf3GtY8i1nccghNbQw8+uVIt9wSXGNX6
4C6MAEkFqHamxxObUNv/+5Ozj/7K7i7OEljUWDnZR+ROZ7XhqlNDBr7hOL1nV8OB9AK3iD1574TY
ojCGBRfQnt26xzHk/y6KpV5NSnprgYMS0RggagbVjuTqHeP+B1AReB53KE3tnPhh2e86f2y/wIIM
wU7AjrUFS3xrwJ0nrv6C8dlECLM5l2mBKqpYBO1O2uTAgrlgForYsZgzOcKap19PB1/m2ruDOVxk
60WcWxBSHWzRjiZBN9VEiX8A5mLLXv/QIgs8cWzzbfu5A509GjmV87CU8ltKGCY7eRcn/xrZkYgR
e4Ic4LQI6mDN8fqlM+XjhaE05TD5ccdUv60xuhrDL33tyQc2t0IvXFDC/SmU2DA/W978x0twrbCx
nTPLhsXmOIpF2SOgGizELhWEyyYGTCxhODC3oYy1NH6rR4OKO1BjZ78kl869T07nnIyf+GMwJK0c
Pz4eg8PntDnSEGvH/D77MaobgrKBnI8JqshbeRyp5+jyl3ZEOmPqp0/he2+W8VoamoIna8ryt9Av
cUg9mSW6Cj2cbMb6pIxVcDSj9oLXRrmqYvWHHVXQ560e0ek/emsarDwHvIhHpnVkp1Z0l69cKeE7
cDlpUIZgxfUntJfXN+0MDnJvBw0cu/n3xx53rcjS+UEcSTqg0F27tvQBdctECYi9htxE+637j2Si
qWHfIcWkc2theV/yd3fciX69R00FNRg9BSYDZhYSxka3JB0F36E+3XgtAcoRqNSlFuy32eBfuyV6
T7h4mH1EY2Y/pLtSOrSl2ZbkfW5cATR9NPR7sgWXOASTpZpBqmZu1pxCKzJCmzNI+hShDxHUb92Q
U3T3PeM2XwQ6+AERLm6ZoukYj4EEjFaqli6DTmsYilNz7TybFn3QQ5GK8dZID0faJh/8so4N49r6
+DgJNFdZB7L2D+p+4mTEuX14PSwQ8lAe0WRunOReJTj6U/la+xCLYHELbianEv9WzS2cdfLG3bs9
rP28BzM5SlPkUIdEdPZ9+Ny7vKvhSObNscS/Vo1XYH7Mom38R4QTZ21QcBQowYsCLAB5QS60VCUU
PJtg2oqEoNZiJK4HgabSSeZs2jG+uxZwQ685po0RYSpjnYvNBEM7MyEgCfl9D3AmdkWXMpTbc3nd
QIGDd/UPHb/LNMDpGj2gY0+Cb5j3p2F6LWKUhwmN4J66RJSp6kxTYyS2vDGjl6uAddb90Xh3mISt
/Afo0Rnm+XP219oWTLr68FgOl0yWLzbcDuaYyqhEHFqG+pQ022ch4RM54r0gHULWWN1Y3qxu5SM4
VbR53PNSkemrFjML4va2KfX8aPEcwW7DfDbmiY8kzLPSfE6oeKkWq6O91nvjks4GdtAauFIPMOEl
8tCZEXKT/4YhtJBXJ+q+K0oQ/hRu6VQwHMj1uGcPRAfF772zThCzhHK1uZkC1xRQXVpRSYUcV6iV
wJ17X3NzZlRVRX+LzxPsF77WZOKykZHrJJEA0YrRIihYnvxq2bxjaPwURPuS8qUIj64O9YI2/75/
whtl39eiSkLwP/O7WcxBjMQe7aKVz3GfIVFjoYEPuM6x7lWcJ1K0Va6xdDNWp9EvoTNMeF0McRPa
L4rleacjcJ6Lq04kCMdgieBtmjC7cSVpH5P1O3ngZSIGvq940jwN7aILYPhQwzciCYUmsvjFau5n
MYqK48Rg5oEk3zaVBjGj9wVl/+Nx1ViHNePCp+23u6Ls7fYsZ7vB8PlaWgaOX8L0ZjI3KUlpdFbJ
wYT+Em7n+31RePpmPllr91pR0v35g66aMw41gOQlGCQQzWVVKvsg/UNPsKXUdlvqooTvSB075Gu5
R/2tH75ZOmg4u6wfC9Hc3tf7aaWMK2t9IzEsMLs3zZUZ0EBJXYWZV7JAD6FbnQ0Tit5BnV8MZ41a
uqRsl/RC9ZRf1sSIXzVrcsHkghQc1ib1OOWqzS8WI9EGPaD0drT9cB0c2Epb30rb7cZynk9yrrlz
uYRTinwtcVjSrQiEIAPqau68kJLHS+8UGdUnGYcQC5U44+ye2NoAIlBTXGfET/oa4Z5B6XlzEViq
QNXuZ+y46enE1ciDNj0+RusTTqtPwgXTG3m5PCVMjWJ8+98yQrrKNrYCJUmdu+aUJhvA0JAeIuev
TwBS7meY8RDR629SCTNGi/JBQm+quJynh5gJcVRphtZx5fmNzEzh/h2zf7lO/KlRVoBEAt5mjINc
48b9C53pTZhxaXe09XHP0dHtFzK2g3M96uz5YSc83bKga6GQ+AMwWkFucx4WjfzaIb/lwaeFHOCH
tK8sY5ME4z4ka86KZbFhAU6sXJaNYga9Bpc+EndVkCxDfXFC7s1scaMAio6btN1Tln1N2B5w0tOH
VJJhB6W9R3ch1kINq5VGt/ecnOeIRoudEo/uDnKvn/bXNzJLOY7XDng9jNnIrfjE/B6c1b14lce0
lS4iKSSjKkIl2Wq9G/uDkQwPonrXP+abLZ3Dn/RukVD+C+9RI9nqX2QWJ9pS97DDaZuV0dstt40C
c/DMSegP/ROWB5gIumiVx3aA360xZhBtCQUJyPETBEXfutweAge3jR3/5aov+avIUWcNnV41wU93
t8hG40idlBBKD1/NFIDadSaCRTuXk2LoCYCRJcCxJksaTMNhr60USqjIqpRyr+qo1cwRLLwKhTvA
Ss1+nnvFlYa0UzjnQOk/FRtPb+//SukwEpXZL09lwH0WTDWEJE2xPKJ0URKdxU2aB4a/Zpp5II7/
FrAJj9sW6QVqc4Cl9MaXFsZYeB/e4dXaoFLPlwd9jZdtPgm870Z9FnLbVM6yhGnkOpjJVvxd0CoX
hAJVnxhNyommMSyQUcmdduIjkQO6BWWDQ5XmzkBc2we5WYSA+cs3zxlAAV9BIfgxyoCjU5Pcl9Uc
w1Mb2F6Zs5j/DNTbtieAiUzwSsBUFhFNVHTuODyFecTNROpUq0IxJGOl6UIxXi0+l8bX+dcsXlEj
oPVqbS9t93LA1g8Vpa9NOerwVy3JY8ltmQmyn+1nM3bDSGX7pynkOcS0fGBnV4MIetGa678L0o4Q
Znoj5qtsELYpcZPc/a1+acp3M5G6y/S9qlwkhi4K3kjGjnCxUzO+VBMRKbpZX8e3n8HWChul9nZs
i7d5urawziWpojHfUEiWL7lz17rkIS7TM2YWFRMjxDQ0e2uJg2ESH0Ck2QHAlajwdDkN68/r05ki
clN6X1HhtJBEYhCrxZyf1OFc24cYW0tTaCqHGqNbmGVe6rnQyvGmmbnDLCs4UeI+NLsuHtuD9U0z
3JFkblu2H6sBV6lc52353ekaSy+f7D+gUgoNnoeH0cUqq5EfJ24CXoio45TGi6zw9/V9Ns4FTpms
QVvBYAsisketf6s6jbXmESSfZ4C7KSqKEjFBdUR7WR0btslVaGPE+Q5J2HFsMlzzm+G43JgWS/kc
WhXwG96eAzENWZoTsQ/2jQENI8h8ikD47ScNAK9HBHzqq0A/SkWlHiMVqdsuRkg1jGVF2gbgTQz5
jDZm44IoRgwJN4VSoCd2nE7XqpcIafiFrxUFnw6Y4Qtd7/i1v4tvOcdem1ecd0HooIRGo0GtGWSd
sDDwomX1zEks1oz6ZsMZSq8OWJcc7WepcFNCJWXtg9ReW5M2D/y6s9/ktFOtKX2vDcDCjZMoMh+s
R9951mJpYzgYob2Wt8IJzbo9c/9eI21Bsj/vFl8PCN+YA1opzS38SADZTXRh0JK5xVLrFgqjQCYU
LDeu6ivyO7D+gZrH0Yvo2KT3T3OXcfJHz5HedFK7b7lvoK+bndlnWRb8THCVKVDq/exapzhXh7lY
aMrhd+omSX+No5ol60N5BQHb1bsDgYKxw7Sb1ingB/lIZYKFoBMq5TTmEqqAPNEiO9zhsCJsV98X
yAAlP7Yu3IOIPicXFhPS4ynipswqaWAMj5/t2P4wgvmUbqIFOPFNalPJtSwFzWkYLiQTSVNrzvCm
gr3idIrI6Lq5C29k2zZj7CUTtoFEN17NRXDzODPhi1nxbCtB3fUAsxmcw4JPOER3QpvRapafFHnC
Eol/k03Bv0+SKFAV9bkYzf35IAat6vvbdpQarMSByV6mvrR7MgVdIeBX6FjwrfMgUk/Qm4KS0B2s
ApLyXLh0mpGVm1dDQyzm5uuClRed6XUy0aNt5oz+O+HvP+Nb83n/z4hVyfkTY6Nl8mRc4IAqrMkm
rOT62tX5aqN9TP574EbdweP8xh6firt45BjEAuaVjtrL6HWazq+OI1wCzsTnDcOfTIfYPzwVF9lN
wxOdNg48qxOMo3sjY1Rtn+AsDx4fRmotHFgHakpM+zZSEL97WcW1fI2U7y08kvyotPG+++7+M3nk
WUxUxwbbh+SW2gI+7QBrItxlF0cW5dl1XHktGjFyXxoCYHJ+5pWABab0PLS08I0m/BV+eXsAJ9N/
g7G7JQypaENCPkB6uuNt5o/Uyg4Ycc/ozI0X4DcrZmp9byksBBchzicrWzGwU+DeS1n89qhxfEGm
dWKw0JLnZIlwfGRluPqgp9AqYfKpW9VmlzGx0NXHybrfNR0DYq9Jkg0Nk/Cku/vhDIyDcn2wV/xP
S/JacN4ND0dTo5c5UptvZZYtoyoL/NMAOA53tFdoX2JK6PoakpP71cwucAsimj6LcTv8k1sLDNyY
ZF2K4uUUBn25p+VGSOQ2IAKHmRdfqx8JQ25rAwB1V8VrpSnh5oD70SB1C/En+QZApvaeA85/XcWA
CpQLLfPdceQ2P1PthXUIQgyNSf1FZnuiyN0Ak1yGQheoRfUymXAQ9W6DhHBH6+OAX1R646gWVS10
IuH46kakvb6uHvcDkpEesG77t6vKBS/HNKx3xYHjbqll+X587GAXtmh9ot/pbs7PheZK5yaY6hCV
1+7gp7EAZ4yWTp6cjk+WR1XAGf9e+OCza5lxZnt8iQLSYjVjRV5RyCv0vz1I0jDQouX+IZ0jzr1u
PDrMd0mhVSp9uzrU5o52uMyGpwYonz0k5GuTlV9S4YzorWEjnT+V09L8sJODcFXTAXWgWkDtMwMc
vzAf3E3sjlaAzxXptRSSjzrUi2/7HAzn5DPACNBpYgEzdY1vPNJYSFJPSYuCOs4zhx1tOj87wOwG
pcpDDZZCgE+v/KLqGwophW+PEzVmCeAK0iTNqOdEHzx3V/nTL2mMFYigiqbIFBZOuVYQ93CgZUyC
Zb8CzFzvFwKwl9YFnvIHE7wX5sUNqQbjp/uWASQJnY8YAh7JRpfYICzjGwWcb29cEYtmuYMkPBnF
vk+hTNSwIS2T6QP0axMid11KOOPJohUJ82wD+7L4Ja2xKfaI0VLSRUl/8G66tp1Fdm2x2MQg6875
QO3MqGE0zk8gpQHdBcf9Pi1aigdOLo2+nJXqcymhFSx11QZx3F9mtMgeMXulZemIkHdhfW0Qixsz
O/07IWL+F0BnWryhcGZ4kHCQuFshnQ8CrYnmJyMwoMNy+0uvRhy8kUOzmWX1bdvvZWJVhp88IHF0
n7qm1XfH2WKA/scKV3FT546VPfhOhds29f2o9+Hn640hjx1hvrHXCU88XcHz1rqXhwrWqj8WkMVP
/NUrU/W0zfJd9HisDd0AIOgN8hgQKIsIz1xpBN4/5vIjT/lqVTFQdnE59GDQ1YNjz7w1SMIOugcx
4rPESYDHfINSRoNMtwaNl5AZyHz0JAlm4tZPPZipIYhIcelf3t9hWyJPR6AyF9p5Tg5KOqt1jCYM
4iXGN38o/cd/1WP6Z5rOE1giXjBUGVGHdU/8evoL+3ZCBeUsO+y5ijykyTiqbtd/lpr7QPUEeYy0
Q02SdSMhAjpezk9GpKzMItE0PweTjYyhGnoOHV1ytCMeaTWJAPMUj6w6j29ZCSmZ0xwMgZGWwieu
slNq83QYumadRjMXTpTLzPLDTMXef46xRcCLWxruVvoDDC1xoCHAz8IDoCcVOiFUZAdDE3dZuH50
+3ZH+vyH9ytMVZmWbv1BfPPaJ6n1SyzRc2tcZ6KQY31m145aYdKa9SP5g4EBkoWMR1OkBKlBuzcG
4rGO5q3WpxW4ihY7p6N0hsxrkbpa6qW/VKjEZifn7LWZdFfv+m5nVf2Qys87Rq8VY5+7vROLVUxA
QddBslAfalv7v2OV4YdmDME49VDQQGkpIaSruKNFoYfdtUo+Hcl0MIYPqjBUQHFfTqDj63vYBYI8
TNdtcv+hGhhzo73sOI8uuAeCmSBFGmcjV4lC2BdqN2eOMnQ3As+vJPceiBr9H4iUXhLr0ZtUnvQ9
9snm6i+a6PUAtMMJoB854uxLAXlP2B2ouglSVBdIzVFcALqj+CPAmzf8x0Exoo9dB0iW/ajAF7OP
vR1NZFGy6mi67PGI1ay3+RX1n4Xtzs2AgjUjN0lIs7/KtmFM3uYnbCw57o4LLy4LbiZgxVNmlkw0
WTE2mPsdyEPwOl82m5ckSTztWeyB7uyLzro+TwthESUcN2hEaCtW5ubmasp9qU+/rLTlVtvA/R09
pu7G+6yQR656wvNAN9q6iOWHVHokcUlV98Sx+/2FMKMH2TWdVorUihYKPp9HLG7esaPJmU7scPMa
FE2O2DOF7/tEcQXEI1skuh1BHmQEJtkf/jOaQVew0u5ypTv4J9WsXzDF3gR1T/AJHEtT2F9rPY75
bBKjh4ZK33wyxkuBdUY134SuqW+4cKZa92i41n5GuZItO4D+Znjj2vNfJIN6nBk1n7JIKto3Ws17
3uCXX1V0z1uLQDbf8hlgTBAaqYdfBSu+QXTUYdfzFUgyXUd1KpzaQdD//sBPSlPw0zmreo1GrfuO
zZmuaCs8j+NvYNPGjTb4yfKFwydRiaIrVAcPMZ4G6Y87qTsfzuH8EtDIAsJKmW7klaaYLS0haLZo
A18l8/cKGp8rTJJ49I6cY/t/C48x8CMz9ZtN76Ju/w97gdC7dUQYM83RRcQMExXqtea9hwYaOj3M
e4jxsPoXRRnD0QzJ1dKkw01CdaLXrWGW1c813RGoHzqt7T3CBoVrtjL8+RcHAnqHG6qcYsPZHvRT
8mgoLTC2eBX6wtPTOkMD6fJKpvm0ldfgsKcQQR00SJP6yZObVqswhTbpiHdRguStfhpMmg5kOalo
/QRYnzaRT9fgZk0j73Vv9wbFUEJUVzACBhKIQEKpGKUjKBP3WBUABCYyVbQkVdq9U7/48J4cHBAn
2NY1GgwPH3cJGkgavLA0eE4KWMj5PI5euXLRn6zSkb/CiQTiLJIus12GZuix8WuL3FBotV4Tj12M
lKMguLihZULFGbpctJp/MhcYfVFtGQ2vpcD89Ypj3bCQ1hX+PFMSjaJiLPD8DzROZmLwPIHYRikL
1t/Ic5+I7E4j+IZ/JgdwsIbdrX4lGFxEVuW7vcO+SavmZETyXS6HbAv2DG0IUA01A2utG8y+TDRZ
eoZMWLA9IJLBBVIh/5/OHodWQEKo4+Vp+FvtBZeY+hyCI1qCgDtDSMNK0ez9y9hbhqpoFv+Mu9j9
pXk48/I8lhwzVjU5o/v5qMTbYppWuCS7AvlKtrH8S4EfdYTDrUwxkWjal1Tv7Zqj8ss/DgJ9kh48
OR6G9HjDcqjaKZTlRuq1CWEdcVSDlvrEtfF/0cCSiGxY6t3PvuyyJTpFphUioYiTv4PZEnEkdXLM
Jg51WIGi55WXZk8Wk2gMqVQlMaGKz8oel+FGlwJqDLxXtbRux76yEeTdq/VoA0SEjsOvTixcDLqh
JcHr44Qm8U2fon6XckSVSVPZWt3xl/PRAIRjoioLS3+n9Ie6wKsRlLQL6yGrBEOQZRqc7L7WxR5k
AQ3NvhZh4/rs7xYmxs9mvRAAsnge2Tffz2V/sOBgCzzxZ8NTBcqAjA98FYqXqtJRtTcJLw+c+rh1
YIxNOKYmltAaZGft1sqQEv/2LWT2NyAMIL/ho+ik4cPyIAG2nEIwAfMOkzjQW2z+9sNL/Gn8DXRI
gCB1a1GTjKXvsFhjaXnimoerMS3B7RfIa1toQN0lHPw15DRCIlMUW2Oo/nXBt70L4M20xa09oxCy
27nK4NE8pl5n3VGrTqDUo681gT5l7dwGduSEL6mQR6HISGx/qzMdTVEpFo/ne1Ea5MybyDUJGrTL
MLxPFGXeM7Q+ac76XC/qTgGPOCrQMnCs/NDbKyhIfoZveJWrH1b9dQgVzIZGCs04wdDENk0HAFlP
gEbDYZf0y9T3krSzvAgtyVrVyJV0drqtCXjOnl8ionG6Wnh4/iq+coedDDtXe4HmnPcjULLmoepb
b54peSz7bOO7opHrTcFBDTKRM44wI5qpRA0WAa2BsuB8tkTXG+OuDiBkHl90tCJwxf4d5pNyRh5g
sTuUwMFKcsJ1w1R7d6ghdxDqpDB0F3gAOrwwK1RvH+5s+HXN9BowBsfiIya7nLIfve0z8bjnrAQt
zmffY8rzZc06+DXlzCpB7UJGD+fYKYvYAvz9UMf72wB+z/PqKBHg0hlnBazeEwU6ChhWzKuxsrI/
uYegC3B+IkhtpIUBMrNh0uBrHDXzbHLLodZHg7stEIlbugOOMG3t1PtTkt6M6TcrpEVSAy2ZJIsT
D0KQmTLr79QHQOLqa53iCxpDmvqDeW04vdrAgGExLn1w+u1++BnsPm93VkX+66DyPtLR3gFcxcJR
+QVa5UQvQRbAGF6DGhvvSQiklmi4+FMo6bX8NJt2LqGGTVrbVD2ic9EicjMwoa4au1W+hWogYo2Y
4nmodaytalLVYYyNZeCHixxpwAuhVWqLFEQcww3u7LK/90AugqM34sPGmxnz4K7np+gz94+b0QMW
mpetMxQEKG6d55zKbo18s0mE0MwG4npm2ptijmeiuZW7AvSinK7hUPKDDcSoa6PC+WC44/9tbwdb
t8vXq4vmk1zwEl5uNVJFAGGS1sm9vfQrZkUOQ5ceTY1x8yERVaVmfBqgrbC47IuI3XYgJCcB0iRv
JOEAh5S75h5QVncTlwvPjROlCJ5NeXO7/ceKOcjm2/FnscGbiu9OYU+MVLRA4pCDJRs25c3gtcxY
NsxZuKN9EvPckDJfRMazElySJ5vjujG8SJygwTkO1b/N5hQ8sk84gQHWen50i9U4PcT0gtNcUOZX
YjFCsEgJJtKhYf3CeEfzj6UVmSasZg4fKYULbsBkUv1e+Ygwb8qXETt5TLQt013vBa4ifUfinNh3
5x/fggPumedcr0ypWO4SKFziYTsY/F+1WdllGLhtHeR8n/eXG7KJJD8JRVJfTLjOibQth+f++qg9
Lg3zkTuh8aX0r9i+7kxWZLKVSRkuYucSCmXXjnG3ew4Nvw2ExI8X/j/YNhYc7xmqQRKUShVsUZP/
4A4c4qGGTUFxmWYsy7aG3g5Fd+e2F7iz/y+hnU+MRnPewUw7UWgp8LxQtnQFE5yVfov8RM2b8PUm
SnhZVnGpBK41ZNO7+d32cMES9itjOj6nTFlUW+B50R2R+iYVQNhtB7QMK57c1SZxwl6t5UUU1t9w
SB9ZG+Dkhwy+Cn5fRfcNIyqisy2+CerxqhbBRR5z1B6DKH2qi/ToyyQv2QfsP+FKUisVZNbOkSws
Tf6ra/ZSJC0zjDl4NlMrIlhmqZ3LQ/VmlFwRpLlaLW5Gd9OI+grS5cwn1lYTV2EHJJxj1TveI7Iz
zwZotqlIHtXwVyrksBeo7RCPbeuHZnldH3mXo3H/SSbNpqLf0Tjgp7XLL5TzNFYl+iuY0LnnF2S5
okWtTUP1FsCU08wfxzbzzqMVOiXUroawdjrJOigu+csCb/lGx0ZPS6WX4lrxGWQBSxd0EZZvn8TZ
i4niv/Kcns76227lGplFdSmgcNq+L1fOnB07k9xGnPyfAM+JVr0qfUAlPMZrWZN9DBiX5axbrOcd
do1yakjQjJiW1ybQtC3oF416fabD6ksD0jM5t3EKRBR0HCTtf1Es+hiynT/LiPKuM3KEIGvvrPwa
QrkI9FDadARygO0dEvY6NZ3kxSODyNTQlbKhgq5eoQsbXYh04zc+N38H4K4HSedLwveaIW4JpWq3
9hXKQlYmafoBf+k6Ao9E6OgcCrx+mVlVo++kdDBKiixdgZOyauOzahAeF4jAfwJC9RG3fV8OJU5x
dZ++wUJvxekpQubVWSwLphZm450eCI84eTgO8jB34qAVTeHbdmqwkFKWyctO5CM7jyd0dIgjKdDa
nA+LDw8wr1bvYSrr42A4hGR4Ay2X8QdfoY7TmyUR3F1zXmkRDL6NYNgpCkLvxWp3YIFQWaZUMmwF
SViSmfwPtlCPIvhPxdRFhe7Bg0VbPlt9SicVPG6xslgGb2xEUZvfP607SCBDQlyUxB69ATwMbjK0
yfSEGTWcgb3hCov+YiDyK1I1Ej1BObIDrJLbGq2HKM218bEM4fqNnOQid51pYdEP+/qeYkVoIivH
dSOJplwzY09NPsR28FO12DetYZD03dXKUdhdR/RqtdVDTe0x4pBEnHkWlr5SSup/BUuN9Bx4rpL6
vvEGsQ10mnkDcE51jRlKKXpP5oss4OyPbvZYsoYFcS8OWJOdaXxQ1jtGU1wl7SKqc6skpl+SznTB
3YX8t7jUysOJPEZZfbOD8+F0xWACQOGm8pZlh7fGIq1WSB82wB2aZM2u90asn/aCnEPmDLf3v9Bi
cJaI8AFuRLIAwK9w+OZpYAp0siBg7fhT72kTRZDC/DfZAHuOb6YyehpHJyUyrAexBFdsQX89us/o
3z65xwHsO1BSchr5uvpedRquZN3ZVIzfq9XiVqGaWajxdofj31mZHwQjIZc6W+hiiQ7nHFvIMJir
lCYlekE0f+Y/wJWydJcB8flTnbllTTuSAjLIw9WJ/JwjWYP/8/z6nMbMFm9yyF+e/f5AtVqzM4Td
qwddJflBDgP8qgY78DOfajz1wnRpgYHE5uQTTFj5olpJ/asjGru/1oFigkhwu60AKliW584DGRmY
0p1bfqpenrD1WxiV1JPc6ZDDjCerwHeDn4nqnylm9DSx0k0QvCNmJ1qLoVB0OOUXuEFRufMCcZhI
zz0fz64uoc0S7HL8OBxS4y8dznMWMTzcKVles31sJtlKcgQoomi7AE95uUqcYXIiXK4xzb2642FB
Vzaeao0vZIkm/wtbIqTSzO7j+E14AOTeqwYSGHWCHWieBYv0PsHcHOWKO5LFsuqPM+pp2t5w7A3s
OJ1DufSnanDCVDgCk6ZXY2m2Jmpsf5VpXozwiHSXF0ZDkhQd6bF/6IbetKofuJ43AbkmJou1TBzv
Et9Jc4J03s4Oq0yqQQZNARSi+k+HIMWo1RrLDDkcBp/3sRRSVfczV2R4PPsG0Yxpzq60iGo1CoMi
mLdmVGw1l+Poy+aCA/yLUsQ3mqDf82cs/auUN2XzB7VHqF939Q/xAi96d5V7X/pLlHUEtctyGc0b
EGT4BfTgJfejkCpeIRpijRsK5p/C9wgAdt+COs025s9zNOAwev0R7SXyxXNkDBvr28Kj6GZ3JeYI
jSgNtcnktAc8+sEOJKdOa60mQOX7uIYBCGVcXpvC4B3fH4laYh67W43L+d3M7cPZRYvjdzfAXvSP
fsXO7ocHEb8a9dTTFJTeGE0rid5rxL27U000x+M2wOVJSEdT3mFHCFaQdfPWjkCWna67XWkJ6dRq
INfn6kHzgwd6APRWMhogKOKi5TY7bsGWaSL4OTiIMoUPNrfFuEq6ZmHSyBgu98GDR6Gzoj+cjgWY
bzskXxzyqsEaAzNd4vQScqS7C39754udUP39vjBia+LHHvUcS+TjkWK41SZVA0H26v1UdgdZdknJ
D/fpwpBV8LhPp84VvpA4eNIux4yTU3LqJDb8QLIK8W72TIWD8fGpXiaolgcfuZx1S53BgDq9pp5n
agJIfltF77BDuTy8uC73DZv+AhVFfomZtCgXbIJSwuLVN4QfENmRrP85tXpl1l1pPOwIj6KYhmtV
lq2etJd4PMXqSinTu9buD9PJfMKd44Gr374KU1eM80msfrcCRnfqt+1Yn61L24yNjFA4SiXIlLO4
9wxfzirRXN+fXvsoEGSAlgzYMnTziX0IHi9jRendLZFAk64FveBAKMeKD0Z+NnHWlmSS6tX0CcOe
rsDgyeGGkCw5QnMlAr31LZRNvzg7ouUlXw0fjuNIGEkMrxD43lA6++FT7MNML+zabPFPjRWsACLU
bjE+0UPLOcOswuG/pKQvpzheL3LhJSJ5KMZArSJ4kLHkU8bYaYFHoo55mx4XJzxcc9216b2fd3Tm
ZsBVO7LE5cNw08Wo/1qJ2utJv8T2qSyGAO6gW4P1JuUoccOmZf74bYJKF34g+VdGq/wY0sXi/wOU
G38+g3hqfCYJVPQ2xP0AchZJqcqhYVthwouzHu6hDvQv5j6OY41/boagcrkI7msM5gbK3j2nQw6B
EW/YjMyHGxaU2+OSN8A4FWiyM+v3sNZ9SjYJbO3UE/7pxVLvi3sErPYQ8VdAYKrP13N5AfiCRJ1z
V1Ehz6tR4GUxRNft+S1CWfsPfOp/eXa/ut9F3wKySfDjNq/zX1gB2C5jAsmr4lBITmb9j17Pq0/u
oQ219wHbWXxXfzSY5haU5iPqEXakfGTB3ZL1N8241lMBbLkRDxZ/IgfYCLCd+7b5yepfn6HadtK/
KODM29D/SycZqx29TbAakcyZUUUrVJNK+vzy55ysw4N+AxPKlkdlPSgnIRID2BAg31T5YuL5pPkJ
o4JC+yvJgit0FWuBY9tqwrtk20yfumpgOrzm+yRmedrE0XB24reBmHqSW+a74SFVLT3oWwjiNPPj
6RGaszg7q674UnwT8h6Z5WMcLSOZPDx/tWR6HTiQTk+JcsuboEy38uGQiBibAOwIo+5iXzS4EP5Y
aulYis2dfwBFR3sK2zJPv1zVQj3mp73Jwd65Ux+KhF16LHZ2omr6QW7FG2orerqpFBEpbgZbO95d
ardUXN1mCadp/mBL+e6lw5lh4zqUXJL/y5DYni/EeSrSMqGbQ3fUATTgiA3N6feSX8eUBqSihNHZ
zkQShRpwQh/YgVZWc2hkrd8+SOOnPi7PYA6yyeeF7cqHmWzU0BU2BphvCZ4XqAaLHGpsvDA74U2G
fRR+zmVoLypNIPEyUcdMUepFXNOXF2dhSlrmXCqd70jW5s1yyVc+WCAUmTOPzTmmct8hU3eyr1U2
1AAtg9OmU7SyAyfI0WwSM2e1rU9FXIcWEE1srwTgWsOZupXwVpise9heP3Jr6rkDDsRXU04s8U0t
2iq/V0VRRO1Y/q+qwV5iQg/7ldbw4DKVruQedoVcZ3gTA0xb9QEKYN0WiEFNVovQw0+HNurIrzdy
BVpL43nbkt9ZPd3LquNbnX8qm1RRF70AuOyBbvoKaYzt9Aa842dxBKjl7N4Tg46otBqt57gykYtV
GoZiBetj69NYtkrrWPvpY0KdRVYaDnQtMhnXHu7zd/ND4RAWWbsMthxxn8+ANSbqJXvj0P1Qsm/B
QA61LeohCskbn2XCHlCcJwD/nuh1+EaVU99m0AmZ3wbXFFAd5Z04J0r2qpwrWlCJelwIkmyrv7O+
BaH4tsBVJBinreyTOoL7+00kmSvOqRnzIXizDdamxR4L9KRRc5QZZ5d5NRcmO0tz9DJ/FrqodE1/
Q/uqcE2kAGd/XsKgsSEPrkGSfU6PrnumMs5J6rX7Q6RzjHWLqXSI6g+esLRhKSzE1yigSrx8ln52
hl/e2zuzjSIlS6zSgEGNp+g9ZK62jeD17I2zBsDjyQdEQylH15zWIqZNzmwIi3Bbz3XjLwHgq4Gv
147npABR8TMnNM0ytK85Nj4zFZDvgiEjbcSKqu919o9uuf571Yxr/Vur+o6d8s+Zuf2rxqhHh6hI
lLOza0/aeop1HXvpUkgmqeyaU9XdZ/YkdsjYTUM6eZ8nayPqjJwTNJm+SpWnVKiC6CgxtV5XAwpL
r3WbZShhgMOjz43LPxqSd2pjblNjt697AOX0yxSwTw7uwpE6P3nqyfYjzrjjec0On4ptbyiL3xd2
ecHuWmkSmm9tPtVJPrjof5ogfM1CVLZbu6/LkYnPrjaFcvZWwM1mNBaiQ+IEfpheHutEFYcNvAI9
i0lxgS16zFBzzGzdLtmfCoo0KbiQkLUeALadgnXh5p2j8J55VPtaK7Z5iC6aM9ebbMh2yFZnKMPo
h5VqJ1PkCY8BFzWge5TbkQaGkZVzk0poWPDOTy+A5BDNq/eMefomW3KMj3ly+lqLhBrNWjZZmkWE
MbC2fSyqOT62WpJHqlxP28QbfvDB+tqQ7pXTpGr/WEy0y5MLMtKrteHozl0un00ODQGCCeJLLjGo
AqRNAsiHxuPvOChn0o86C+/j5rSuXVphXjlwtIb0nB0De9MWA8ITX293JDlQN8zwUZ5DpoYN4B1S
ZOAJFkF1lDBJCzyJ431PgZKvPiMRFDcBp+vcwlQMrXh9wtv0u2sFZdoqq3uFQw//1ma6UnJXgw3L
GcQ4F8YMtbbq1sT59YTnKq5qsW3ZZoyg026tVI9iEmE1Ka0wyMI8SXR0L3qbzYWxAY40aIX9mqwI
NOFJTQzt4KNkMXYbZmqAF5jnugK6C4oJRXDi6KpjX2NgQEbtFiqKEVT4jAI3EgTmvsO0gtUsQEtc
nnFu2KxFNpsVEfffNvapNtEBu8VmTKrUBBM9hxTSzsf2HVTuxKFKUrmfsIxOQ5Sbp6KtnM+VTRkq
Wq9xEmZxQnn6jOluNRRqEBCF3uTgaguZ6dgW9Y68CS08UihYW7kuu1mszGjFKOhekx6i1UEQwMBi
4LtOYO4JqE2lHhfn3589hUBkWJEimWiQuvbZ5q6xWC/4RQgynt0rr7Ve6qCbqApxEzNBYC2mijey
HFq5NuxoYZzJiJELnHlh3I7nwm0Z/sfNJE9GiyZXTXGb+Tr3zsNf3ZSyicx04Gm/v/n9JcXb0zM4
f0F+e4JTjEgNX9I2czU4hjEXsdACM0a2XFn7Pg0joVnjcKsVDSmKhXnRrn4DncIn9Q0/pTSvezPL
F/vKdLfuoALtsfIVLA940HdUaByT2P49i+sCeQBCk55AxZ7rOjsAhQoe5/8JZgH80PYy/Jh6ka6l
hgExAYNAG+7gFhz1ri/5MKjw5hWiLN60Nnay55SXFInTyvxwnb6RRzUeSgWDOe0a55lepVQLLGLc
rwxzA6eXMkvFVKeC5x2smez29MnlL8s8s4j+xT7fg1ckCE2SR2y1l4mrTqaxh+3vH739MOaaGhYz
hYLL/W4yVydYEAr8KxGp+JAGlJL5lfgEixpm+hCsAnAD7HiUvowTpxk6GoTjDKDb8mRpTki4smXZ
nZVSNqUghd4RyOFW2hwH8YzIg2EbqQvqh4yWN36J0RQG9PsnSqbBI65090sKlYl85lXWG2LOssSe
slR2soWIrQ74ARYLQ6IUXwd4NQHDW8GhCzSi0hhsEyid7FPG0IgGWhTHT3Dx6cWBqBmAgGVS1VMg
7W8hkhpbV9ssX6VjpcT3K+DbtqLelUpMhoORYEdPfas6rVlb1iUzJLTBFWvnRwGJTXZjqjjmmyRP
TKnuZOZXUlimY6h8eDxkeNSktzDYB54hAH6zxWE+kYkqBis/nuBSk/ac2AaDecCssu3sRUPGI4WO
lpF960HCOZK86CMdDVZdHEBmQ/Hdp8ATTsrmiYUSQ5CfZLqLciGsEC6QJ5TFFqxxeGF3d/br6G9X
3KkXvgRDuc6SEXku+jgmHaiEmbTexqJoqxDDB0Cj6Bs3ptNh6khJ+aH+wA5NY3itwR8kWxIhKwNc
KfxCHm9TiX5uuYYBS/NYFO15yxZyDoGw1D2ZLGVBt/GOizOZSozzpdqmg0BGZrgC0801y5oeITlQ
DyUUl2P7rM8kcvqBE2qFiSLtaUB7L8cgmOqbL39R8TmrxzHbHSknMRgQs4Cu4vyBFkWoeUOP85aT
p3oGVAOpkG21dxZZTNxx+X59Wqioccs61y3Tt9HSSnQ00ZAwVbe48rK1VaBvuVRxv2lprBokAXdV
yna4HBOgavtZ17bre0Ov2QD2OKjSgNUDHx8NKfgCJoQKO4ONf4uuBhuAzYE6ZWCuyr0H3UTl0i7U
uDrHV1TlFVT8fnoF8Sc7Eb3+osXlDDfxahPvbQpAIuWXBUadKgvJpS8rerJnf70b8eMnaRL57AAc
lN45gQHQ8rCR8jQ4SfnF2A6oXCS0BuUJigKQOx7Ei1CJESEq/PJeqIdffpyHdsJtKK7M0hsdu71N
1SIQNpAo9lftN6yc+42EkEBSG00V13FVK0/Jbh1NQApDeXlCs7LCKIladRONqoQbDd/paojAQSxn
R2Ca8Z6P2Hn+ZkIecXKqYwgjzpCgxiyafMCq6rAy0ThNfRtP7wB9R/imDpstvfgO8BUOe/ufUJz3
RKPNkyuLWMBMbUFdCYM9POsYWmVmhJZLadjrHhMSvk+OTvMQa2yAffI3GrEi3PgIvdiXeKa3zRjr
ac7MVTOapR84TZV3L6CX6UTkPRvHZ5DKpzLijlBr4Av6URCAnsfeKzd1/UbCTypyx9uC3EMayipk
fCZLb0f28E0l11kt/iMLpwrOhV5cONIM21cSRxUJFveTI/OJYw6VKuN7Mls2bPhjC8VbvFzCF5pW
jdkcBFcqMDRoHr6C2FJJ45s1MTpP72E3aw5GM7bKs9v2kWMPmsX9b1SWVLNwtzbov5VQqUHXco0j
jxZLQFwIJIn2dzYVuM3E32oOeGMo3tk4rgmR/FBkEcqW9AxWB943S1ap3KHTxwDrIM/lR8KQAUR/
5ERGMmYMkFFVdZxM7k9fUU1gmVukuehYEjNTMtEoPrQ5HvEW8XPd2vhYAeeDyXnDItEuvPiZLggM
efz9XiePmoPH8Tu3s/SNZUx3mLgJaj6Jm/WZR0McCvYfbrq/ZT7lBOio0LgfiBWclydgtfo0Tndu
GqxMUX4GKzTPIZ2lrXt1+NCJ/5NNGtA1IfjtH/gDR/DzGzzAHZ7Ppf+7G1aV9RLUlYVF46v/5fKB
ynbYcx/f9y8ttrLH5IcbrQpw3pRnZA7EzRXGjy/6f5Rp0gnYaqaA/GG6KB3OC1Ry2I2bXOX3lEjJ
WSRhExQrpdB2l5LQEEFfMbVgGxo/rmE01geUWTZhEU8U5PBhY+1AaiRl4BXClGFwaUMewriGfUXH
bBR2zYapZtQb8rH1xzmUQJiGHj+m65s+Qtl15hagEvgYArIrJoMPD2Orq+e3YbqXJRUhetvZwDGR
9A21v36YHdjio8W97GRxmAo+lWFpP4Mq26teAkqqykFi4cF2eFK/SlmHFtt19/d7UfWdGWWn6bxW
nzKQM1diizjGlyHCS5GmmRBszmg8yN9Zs0CwBDoIQBG9f3wgMS9i34W/5l1LUJsyHtphgg/a2XZC
PM8DShjLcVjsTBjbp4/hSX8LumZlkAwWBiBai3BwgK2OC3SMMcvaWMR7EU3KjYU4Hb/LhkrTZYun
kmTiIRHkbzkHg0RzVuq+faQ8oNvv7nZ7d+rMktYbgoxo3inQmNXuH+FncAZZbHEZuMWaO6qZcUxK
J4EqMU3l46XT02Z25FrIUQlbM8luFNNmg51POLKjlU6+saS9uKzfRSi2tQIeRmTx62bGLlbhM0pJ
lwBfErkWeRq/BoHHGFpDKskI/Hqv0BSmHq//xKIy2E93XLqTIH7Jr8+h4cTyOcQf4y7SkE+xTDd9
ytJ4GpKX1hRdyvWd9746qbmmAtX6HhpwCVQAaDThqcGK3XFZhMooifXjSU5JIoln4jt2IOdsmCGd
OfzRIgc9MU00WxoewFrGY8ZldAFOBZrzWUWXQ9VtBqlu6cDT+16gskg7tYTlnYbv2bV1m3AFcEXE
36sdMxupHAPIpqFk7aa+AiVvchZxT7rm0Bh1cRP6QFHyj+NN9QgffbGRqWRDiuQRLw6SIGi6RjVx
MiqOFnD0s9EYD9mgTSN08nsV+7C7czi9qI0LrUfaQ9zEaoOSXc2Xufpo6/1wWJVqNx8ZC05QMk6A
SpvngWTej8DpZxJUz0NoZ2nC+b5JOgR2hzjkwg8ngqev45gdK/8t/6pxd6/K9W/5Hfn3z8oWgdUS
AlWmxuTOq2zEwWmBTEyceR3HaNWSfTwjwQ2LAXBmSduaNiYG4dCz8MuS6d9JsS7E8altcNVsZhuv
z9fJe5cQ4rLtUnlqjCbIJjzEnqD9Ma0JqcY6xjCOE4Gov13nJzQTNbRx3VK7C+A/w+5GHEqdnfrc
1ZogHlPbzoGUck/dciN1O+cto0IO3ag72ZHJHzZMR0IqkgrdMNQP9o86CDVafbMMmD4G0nX21aNJ
hGFqhs8rj2xWL5RKqGcsAUQ2AMelcckRMB2vPVkIQsESiMzY3RKRUg2bewaBfsGAKSxM2pz/52a6
YX6bx5RNJtJyx4TgsbCmiFL8mJA+pkGsJkalz05ONAerlZmJEc61b01EtdLKRS1L829LP3Fqfip4
AWO8r/N/s+Y2fRsJn24fovPres/2oBEnibmMWkq68ft8i2fQjrypq5XIis/vuZGC+zuIYvwoHtYX
gZTqgxGE71WSKyjkA7DZmJIk5n4R3K90NsrKBptZvbJ6xx9f0bcxn3fDNMSOKUptWYSlhkMNtRjO
5/CYUkPr6mk3NSbNZu4mlRgOVg4lbk8SdePAsuJ4JTsjzvdBCZloIhyJKaD3aUeSXkKxhU/T1ZJF
6pAItHahE1ve16sF9HQFa6l9DcTY9OBJKnJ7NkJ62eiX2cy1dU9up1hhU3v3ov+hUZRePz6mymJp
SmvPv62AtGgJgDwWFpkTtXfNR2Xp7ixMqmTfv2+0dA26cnO6nQq5HZ85PUF4SoVMBz1/8kyHJrex
uNHnXiSLoL2qudFlWyqnJ0quDGltibtmxkIosKYFE6phOBZS519Kp5IrjAjNRssQfQftbNb3HPsT
LookyqR0DeW8Gsgeo3cb56Y7H+olsM8XHDCjraIYzQhwiG2qErRcrecbfYn1qkZn2Oz/OWAEsO6B
UuyhSC8g4YOl7RgJOzc7gDa7WCmo4ZWujpCWkUkbwlDtr9pP6yTGLtsv5wyIkxHVn+7ds9Sf9sWX
SUHsihsTGgIRDB9n3AnmxXH2Fx7jRpxe6HwdJKNEB14cQvo7OY1JQMXNs9QNC8WC0esTJFE2zKGf
lp46D2KZISJ9Hnd1SD42lbaAZ2K+Mjf7AvoehaU7I54WtkITiI5nZZn6cepVGsVENZvTdtbfEJyy
s84h3IQ6/9lcGrv5ymU42t4nbE8MdHn+ScoWVXREBjyY6vPUsvSVS7Nr1KDSfG0SEivGt81FN9OM
rMHbRk3Tkt7CgHxJpEtrJZC8b8RqY27Vjdu2s+v9Trfqhwt758aquVnV5rBOhHn9FxtcLicLrPXS
7Lt5HeMXENIv8gguIbI0LGziEUlt5Y6nIAjYV4fuMqC0j1MG7DjBAV5iVNgadG5ZM2/aP+NgKQIq
fUBDM3jJ91kTGsTfYuU0HtG06jh8w6yDvz4RmCLYRp7CEX3UfW0W7SRerPINw3LP9jVHC4iXzbmS
FtzUeJtJ++O81a9ounTSR6fd00T98B5QpF5ABaQogBiG40eTCtlSwYmIhZEvBVX4Co7vUZHXXnbZ
V4XOSKR0fGbP0JW6r+728/+erfLSQ243m5XisTayFrANe1JlPJbdzdq/lag8ECFjzyBx1Qg4Xrhl
AlGmnrZFspaTtlLek4RMYpsfu4UllN0n8Vzbi/hjLRU6UA7pwGwze8aekE0GZ6tqMJcqhTdSxIOH
pFlTV5cplzyXsiRFA9SN51ukadA6BRWwygataGFtqQnBPNBTHokmDrfI2l/RSO/vFaB0+1BrBLRa
zK3HtFg156EpwEzXz1gnIshkijdc+gUPhTL6nPWsCvGOavz1KcHYCnvmw9dW3pplkkdB3nS43/kX
2tU+3bh3HWuaHEElMwp4P5ZbvRTmhCb/n8JS2WMoI8zaDPULZagJVS4PeS8/M4i0QrwBORT4gcUA
U7O/1Y58/l0jsqG1leOlMRYhZ9fTttdnjeXpfTVTbxB/NTZW9AdU/ETeZc4XF4wddkY7wlVI3n4o
HEDip/dvuWiLFnUbXJPAbNic9nu8iQHKjnBINOttxqocI9jw9SRyrHqmgyfOfeTJIOpzEnWMv17U
ZLhP8rYBkTe1E1mqrx2epNY0tguYSkONYzMoqiTawpfaBcV+kpTRj4Bjcfne+l5w7RgQWkHAXTyX
rppe4quX4Ve53orBZ5ZVj+F8mkmUxckZuSTi9ZBFP+/puaWzDUYcKCjL0pJvZ+I6JG8pOnnd/G7C
w/O/zAJ+JqpLcsNp4GZhbcZfywxL6x6gW3OBEK9rmhljvCb/lEWJ8FlDfbj6dGEWwkBEu86ljRUH
TLiaQg435sq/45HH+9cpugByW9ZoxX+O0c6+i3Rzg9+t2tZw/NwSziJ+GZZ15UYnCbxUB2YGc5eY
ZFduDsPRJvpkTA+Vchf59XePCvzL/YCtvJhXqqNZsw00w1TDqz1qhXaKy8Wt+KFmiCtqVy82/jX1
JFiFNst7Cpr81FOUzRjCMC08UkZOQcvjJo4xiTrbVYCR1u3fboqpUtlL4JQMJWcMpzigujQipEkL
urfd3RA3ZN+X2u/p6tumFWxG92r6nKfUXusaCTIdRovGgUz2/jE/CqBgpFGBojBXoch7pAn1Lrf+
MSPNWpuzP0o4bm3TdPtH32/J3cjkruiCH8Swf4LsxcBSW6OKz077HadKgw9nQqQeueV2csPqO8Uk
RdAYmdPKDYrWjdqblZiDtRcGwDOQwBB/2p2q8H/crNCczAPYfEqcABJ+m+Ipp+mPDQIUCODir1gS
YLFGCF9NeOT0ytwbBucDWRt0dTZFM5Ywxd7mteVDtjA1U9gYhDH15WEopcOXkOWn4XvQrk7Y84S4
AP5gl/loOiVtSXEYvx8VV7z58k+jQRd1MVSXpaD/1oz9/6UldMsb0913fX5PERB4hPCUyAEvCOBE
P7kBdFQie/KL4wwI5Tf2F9irMyDQtob2k14tWnGwFO9jbvWXHUy7PgUSe++Etj/E6/vQ7pq9KxVk
7ACWFtKNFPMoeoXvwPPduz1DS/cYFzzFSn/4avwXJ8TPI80kMvwFH36hCaTbBtP8mVw1UromxhBK
n2wLY5PlIU6hyNMSS0mE/xH85lwSZ6yXC9HWnCdqtg2ZQ4p0WSL71yLqZmiyuw5UzpX1bqaqpNg0
hZ6ZkykZbFPtA67YFp4yVReyWVjB2t878rK8kAkbRkTKLnLHiXinDGWbNndUdOu/HHK4L52fPw+u
i1IL70M4fxGvi38kxxrHOOvE2ATf6z7Yi01xV6Sx/16pfhT7ucY+poGe+cQUXTNQuZsEA2lskGaG
OMU+8nl4XdsHVFPzL1G9amdujoQwh0lH1kfAS/IQI0D7s8PkFa+oyIw1kGKnJ6ebUHkEw+uS8FAC
OZ9auoIFR31BMHYetSTh066UCvnImoEpK5wtpdIDma8NzPMXHtNdgms1TUhIrAyjQ6C9JIfgIRFx
WnPMPj/oL4qPnLp0C19YWKjd4xqm+WpJFtXEkmjgp6c2PRGZnRs+UV2GLraFEDh97YzLKW7ySK/2
gQocNWKryuySj8Od1EMNBRHK2ZltiQjw/LbygYdL46UEyR4IX4Gom7fSO+VZJ+w2uNfSETp02wAb
ngd9B1Vl8WoRglvJonKHENeqcDApicUQygWDYHR2UcEksX87EUGqu5/bOWCf5uPvpX+vrlMEpL1x
ucbRCcNldi+RNwOlc/NidXDfy+RpTLxOwIm3q7weNn39x3lguRSNgJdKOG0G7I7HtPWK+n3KGU5u
0+tU8V3sOlxVVhOGdCPwPxGgy9lKSmVQVjN3jTL5iYQwe+40P5kNXyQCiNl03b/H2Ez/VCOhmH1F
xnzLax7yQmu9kd2OfBkwvMdjJGfAeF8e5mAlgBj4syXS9jjWlkujjS49O0z+LAJTd//GvnlEqJR/
M4OST82SBb/ZOm6/OtHdLTIB8rZfuyHVNOmLTCmPu845GC7EruuD7s8BWqB2uIrNiK9Cme+S1fsK
4bvgi/K7aMvzNh9hem8QjLZ1B51/VU94mDXUE4Njf08yXDTXWkMTQ6XZj62JUbUbClaM0vleke0l
kV4ZyGDbkKXvSBXrpzvnZUupGURIxGO/P93j6G53tZ8EsZ6Dnnt+/4cbrmJ/lN5WQXmDexvoXNk3
0mlbf17/Jt6aHAnmFlShj2UXyRkID1GV1up6j9q8sJz62P3xXceHO8qfMFFHzrwGVwNzedLQJiDV
paCGToHWqe6V7XvfTu9HT1PgUCy9iVOVV5PxeY/NZ5K2PNoD74FlNzWYVJkRM5D9imWq0YbcSJas
Ogcn3xlMt0pzu8Q87fHXzLNN+iMrHLk04hvfxgULSzZxNu92Dp+1cHQYMKlJzTFBVT7T5dCfgogd
7xLkO1LN5d6XjvI4LAo5orIHOChwZYC/vG6K+VGYzX81TQhZLluG1RNpjVPfXr1JOQ6FvBK1Fyiz
lgtN9uYFP+0Ty5y6liRoL1UHXO/b3yMmKvRINSsiywHRTVsP120MpO95eplx3XoWXTt/cpY/M/+Z
yKnHsOgdhcO0fDxI9il49bxs4dnnaolGmFVDWSV56OkJ23nnodSSz5vXe3HwbKY5i1BygnfERU6L
yevgUtCYWyHdAnaCgnP+sIUv01hSXBVdE89WMnupdznq48cSLdw7bt8G/lBkwG3/QHSL6sROdhZy
L+UzHZ7LdeqvXplYQNTf7Yi77Heq+2ZaPRCQ16NkV1ZjxQUvW4/NjvS9a4+EeYyuwUQW1LOLoyo6
botGHyBTitbm3kITjDhoXdcWJNGC+ISNTXIJvE5cOMVq9ftsf+6csaxFs8voBkaEES/CrGNiduSS
jlwPEw8NcbiOOYY4OhdLJKBp5BvgJBy+/Vkm8ZPZqYgW53n8NgoplvYjrM/y1l3NXZTEFMoGscI6
aWHxto7BdP/5tFTyJLk1Iw0fahCnLJD388a+mN7UZDXJ6sKviwKiR2KcGuYPxyrI+DPnvkYaE5ZC
V3F0qZAITBWeQ27oGWI+hoNEwA9/kVvVPx+Wurk6LVFYA7uY6fwULFM8dd3gVDGSWxMI89gvKaFh
9gjGhgv1FMOzrNU3OhQmN/xFUHs0L1Y5EOjOh+cWddw23h5+sxthwOA38I3HNKsBrxkOFX7gzuZW
Cj8Bo2FtD7h6tLJC7Fj6hPRo7W8dqMhjqw6MiKiP9tYgYV70cmmqU1EZBjKRbcVCPtm0HrwuqFt8
C/gwCANcHzhHAeK0ec7CiE2Zsl48fcf8txvD1e+RjxHv0fyPfLZbUo9YHIQ6435tGqEFMbHvcBmK
IE+swB0yMhuiy+yquV/YCWoXiToxCj7F/09H4hXGfIr5h57yqwCZTc59geAN3uZphLUBc08mCf7U
3fNyWkJTlUG1230QIPpgLtsHb5QEyIXRM98xuNa/x34LjPk4e0ScXZRAn61/dCc8IZHTDCqdiaEg
ELuvxqTgAD+fHYRfJUJUXP16uaHtACCGFUijM8LxKMg2C9ivVd/ttMF0E7tQsP4y3HngknI2Saqz
Iujusu5ihs0UO9/1miaEP+fEnyRmb9+RbHzcBFkrHQrIrcHPy6Q97w8McViZuP/x9A3nLiftGTyO
YlWxNhiGHebV1I17Vkt8odrcsDEp8R5l0h/tLrXgfkRMqwzG/CqTMkNGdiEPZMPnG41Dn81IdZ31
G1ILODeO3qW5NAIK2MT85yfJKz1U83GG3mcF0xpAyv02fZpp5UDGLkLcsIP8Vz8WzSooXgw7HvIa
AeQ7ioOPHx5IaKjQJfSvhB3wpwPY0qth37fIHClNe9qJN/3I4WbPSgDeqO6TslxtuMgzkFFIlj6o
finJeR3jHJiVH4wk+Qd618PIh8KW2MQiYKs1qLjCBtLJ1fzWLgq8ZqHQExWlr4ztx0chy+015OBy
SFC/9H60ihc1bz/aRBEFEhi3YUJXsEtt7VCT4iJcfEocOsnHBu3t6R2kYIm3NfKxhJC9HnX66snH
rXo9WjCMxm1IncN7jkvy7KR5V+2ftGD1SxSnYNnKPMSV/YOasezsr1HxBKxlfRMcLBFNwqguJTsT
6qfag87T6z71I+PBAx0ZrhEbmoIdLqb9eroaztrfNpZrG4em0K8+BWyV00XvEjsaS/zyD400OH1L
STgHIW1PWlB1W1oBjweB+jmT3jTeakilTCDpcRnmXgYYhXy4eOfNOyVfVipbJPgirR+WpbXrZiQs
2KtbiH6XP/AfK205WijVC38eE10MiXj8fCQsa62RVV0r/Tzlci0UU88LYfOW6LACmU+Sc1++2Kwh
C2n0RbL1H5aWUCNM8cCaQmVRPbla1G8hlrkyM8pr465GTV7yz+pbG7mSBcl2PD1g6N+hB/VO6Vxz
7bViEGMg8ArEesYrrJE10QF3LGNVsr46imzmtnhu+4zwGEAeAnjKqZ2zRXpJz02TdKWj0kyHgC9m
6egev0uE1GO4nOYQoGiEzdQN6wrqqyXQ3NfEFspXydrwTJjP7gfEff4pl76gE+8bqzBSxNI/xOHy
S5uX3fE5pHxrCicT6McI6O9McWSX4KYQV/385XMsC9h0AwSBZ+O5jm6UK+t9bI1MZT4L3Ojb4E+p
Zmpwx1TMpkkPeTLkERbf2AszDRCvZS5+k2qKtqRXhS1HFl42sVHZgJbhWry5cKODb1+oTUS3HG7k
cNQUV9w58yynQJ8B1cWzRCIid9yzkzczAreX0ceWZIZvEu7BSQB1fgdDxmOKMIx2lAhplTzqinvo
k7TukbRdXalYIgiXiqwymFK4js7Tt+43e1F+oniRk4uvHM+dDjHH5f1ZCj7R3Sl9Vp6sU2iTqiu4
tVxLEmPAHvT2OrR9DdC7rhYB1mq7t0efCiOFYmpwP8mw9qfi/HWovHM4Eiv75552x5ycy2bD6KOQ
ku/pHBBbobimdUTZ86crs5pK9UddfNfvjZ1XILkwZV46BkWwO6z+S0sLWBH2uoQXieg0gIEfG8Hv
iODrMdbUUxzQhevLkEUWVI8KU/tLrMR3TAbPMkml3vGdfym3m+zDaGOvpB+WSwvXxP0DzVTI+xsY
Hts8CIkZ0tECLRTHZFaX0/r0F+OnIN6DIZRb1T+Wo2hYvyLvUQnOAsyTZCdu6TfRj8k/uPVWc3dh
bXtx8z1AuRxCWTP4Ds+K7fTXCmlx9ewzI9FPrf5JBGGmxyDrotLU8sGMYVzGcAT8a4kjWGCPNtZL
q2QRD7DjtV4hJIkMBOysIBE5dTTcJxISBmROC8DURiBX7lWC8SvMDKIQIkoXxoylwWvjquikdig9
2TH/KBfwmumcnVIHxrAMJWVsPzQQ35nrEpOrGpmF4j0TPxrduFnDqZyVPAeKAkPfxiloDA4/nLNK
1kpJFxF3r5Q0ex6dZRqqI5rRW3bomfA+fQVQQiiaz5+xQp3aer35QKDbIqaVI7b/7xtQ2BRZKGic
LjiEcVfA5VTTTJuPSiXSuz7wqv0i5ofHyTMNP5LFlYH+25NMOUbFj9ZM+xKRX6t9CfQEax3/Goll
/iIoYn+zx8X5DiTKm1kunDolD7sPocFJ1SENz2HC7ALKMt7nwhq0bZGEbjr0ghTCRt99uRjO6yYW
p7v4N5v4nLEh+pZCNYFiqrg6vvEYA3NqtdQkx3l3eGaI18qllM3j6qcXQrejKbbmZVYJEG1+3bRS
htqjZoQCHC1lY9BwydjYxxUokM0P7k7F4g++iAjKxLafjkukCL0TWCRfVjdn0rTG/32PdMnWmu+g
3mf2CAWAiMz8zGcffBnfvH7Da0CnHSpszWqhgKFrPgnLjjcYA48n4yuEceMhiYMWnvZoXn6gUlgZ
7xjEfm+Vd/cvqMZk592BNOb54YFqZF6SFJZWbPc6OYM53nT2MyJ+FI1DGGnluGfbVZRkDxHbwfpP
A6nTl2mUDfzJucZ1Jq8j3rbZrgpxrlMVaxcBzHYLAXrpxbUtfgrErb2JTrr0EZ1sYgOv30oO9KQ7
c2aA5w/R7WM2IaEo4+/yNhsCONo8uQpImY6PY7kPzx+LxUleZviNgM7Z98tswyQdqMmW6lIqlpvF
2tlq4ytlzTDU57dugXfOutxEYSJF673FecfsHC1sLInvE0aeIvcYZjFzZG1UKZp9Edv5aNn4o0QT
RVM/Z+E8ihhYZ5HZ5BDk/yViDXGIV0nBLWg1aJCgNd2zpBwze+g6m+6d8C1Zcrdc5cN0/oUeyOHT
sGzzOmekfBa5CPBxg2trYVRWTGqwwWNvouZoeS5M7LHaX7XKJDpQeEKtpc0pLF8b9hJOA+5P4eli
gn0EO6h6Qqgf53/RwZqjQZjK81UYWUlry6QjVQ9sNeWpjRcLwpCwlgJIp6L8uW4d3KuKQyf5MJb1
rpMTiq8DXxueFTCVIYxNet7y077UI8R1LZ8yTPbmAcL01JsalCJMkoR9KDEhF3W5z5SfI936i83D
jr3lpitq1HxFhta1u2jmcU/0upYNtMq42Dyzc7y5fDGe0uUgNgv1nNAozE7ssBFz3yQaLFDx0ihC
bZKtOwX5b0/XTnjcY9h0f26gd+nCv6LY5f0gWGpRh464FYQFEWSkag2wxfU+FYzPCSzOW2/FUEpp
CUFhzSnJBTgIiAsK4HKyBveA73XU4Gqu3ScrYK/69yLZHqwze/8VzNdFIaZO+BYZ9pp3Mv/SflxW
50F3PVtWk2NUXLS/3bOsNzANreeI948At+e58IwTrJAekjFxREhPkXth72wZ4LZEVOLEtBb5UvcW
Ywq7rZzLQzSqWpWMuQyv8JM1hNvhrmAyyz4M6Lyf5jxrG8TovJnxZSaaGp15ZrGYerEqL7aIn2mw
0rHKxKbC36IMs49fmUR2tGY9TOg/076VHJyk7gziwwn/JfaDkhTjik7QPnSsDtXWNjdof/SMwcM4
+6ANccRAPr/pMkEciFheqr/amOiQ8uSpZgfuWlzqvNSQOhawoXCq0H8dP+YtKV7/PL4zeEjwXid6
XQsCvCHoA2xYrwQ5O9EeDymglDXwk6klkDr7xwz+R1uzHxd/FK3UskY3mOA8zqWLA1Dykik1/GbM
wSR18T4C8OLxdxwXovVN7E5g7Ti5pGzVTDSEF04hLwOj/HGZ2r72oW5O1cSWvbZT5sYLKeGoUvR0
z99TkL9JzsAfd4632Q2R2ed9gzZ2ET0W35eMRuJg7HeA+A4MOfCSOwKAHuy3k3ps+G3bbYNivDYz
j8llWggq9uJMH+gkiO6a4KuCFm2DuzUHvRt1fM+EEv66xIeOPlSIgj2vh6eYMRb92q/KofIbRR5Z
tE7VG49rvrIEQfywQt383aqZHf4nK97trfYmI50nkgieyZzb+FukQHGjtXRly+AAFNzmY/Xs9Vh5
jczfQOnsc0fLfqQGO6s0wBYMTNRJyfdm4BGmCsQspAgXLNiI+tvKW7XITfJZcTOn5RxjBFn/ZgpZ
kEmEH6keUrvHvLfUUTfdtwI+PLIG8j+D1qHVa/oOQx6RLH/qu6i3eYKhzOsSaAKRH8uONcE/IS19
COQoo4SG9XE72jkQAUpBLt/c98K4GywNopS28r5TCWlDQ7diGV/ZQ89JsU4kwqkiTHdU2ulJL0u+
+U6GETdAl9SuMPfaSR7jXYmMR+pgoOd41eCMbbdEsODMqOXTOF0d+oR+ZYZkQYHCZ0SAlF/6jMz2
zwyTZ0TG3U063OCP5NraJ1DqglCHTnHECS6/sOWHjAV81WAgX4V6HojiMLEtMOVa0ACiOGCdeG5l
46YDhGseqEhxKzrQLjMXGETPHVi+Fn6wR6AanrQjSUWRvHWyI1S8Skyg01EkGUfGQGD0UEZ7YY7a
iqnShpAiO9VkWIg1yEthwgFIwESyAnkj+Z2u74kB33otu2SZeooAjty6fhHdYkq1FyZog2KjJQko
JiGD3+1hYD0OkrsTtpohNz2jh+Cv88gJfdylyw+jf2o0c8Nloi/BGxHMAXvo0j5YwPbKJ6MWz7NV
aMKM3hxO5QqeD8ma5KWuNnOuhrkSfNmF3pzKYbRghE4yTyB1O+ZOaq77yBfK2i/Vtd7WFohR5D9c
CqVA30Wk4Dvhnm1+DPe0BrqJXvMWT9oe7kXZ5FwEbVTmHFJMXLVezxifd5QIQTUBHfJ7XErHYeyE
4wq/1Hya9TJr4eElhnu9bsmVGV/10JDq5eE6WeyD/x9GC4MHHnwDo73oUchkheb116VyfJo5LJ5g
6vcrC4Y4Wn/4wZLHwhheQz2CPrpOdw26y7TWwkFk/9FvXXVImoMktknklZvhmJiXakkgSPLNlg2d
floUoVgSNWqBQkt0hCD8Fv/iW5TZ2TwReFjwmM624OVBeRzNDS9Ji8ASVdsQEDX8p6rvlHVgSrxi
DFo3PLXFLcSd8rwhHjXmePa5DcW34xYJTJojGgGE9ysqsyJAS96R2Or3ErnBOMmRNs6xVK3WON5a
uoZv+LNpibNMuTVhx1+vnDam3lOE8c/rpuR+/PqjayvhzumvVmL06wz/uAHbrobemURlkYX9ZA3i
cO+NY0t/sIKBSATVfQ0DO4xpq9xrjk6Lv1aCGL/SAW+ccdyA6EAS0KJclUnhHMwY1cgr9PRDgjXp
iwpaNWHw3nOaBnFPxA1IiEruByAM77O3GyY9jdv0zRK44DbNb5XfBCllv+mcN4bU8FqhFVko6Eu9
R8uM21fF4L1MhcpxMRtBcsgYN12gkHinVnsJ8yDgLe8Kn1QKDoNFCIsDaxhGGCS1E/YD8sxiCWWK
/9wRdZ6wmRJlvuJmfCQF23SQ9rEladEuxE902piF0yKmaG2iJQBLxGevpq94z979SOy1/B4WmzSB
7kathRCAT8yYWvGLT9UkqgePifTkJFg1sv0FGQTYZQHCl+0V9LmoX91DmoF4OnpZTUgKrEr6yBaq
SWmvjGDL6wAnIt0DPe8Ps5eEUucuVDdZjvYLhP80xrmemglciqxg9Lp2kX06mw7BD76PaupLlvzR
RZ2jv/vW5lsOrqKAGnjXodQuGqRr011cmrOeDYsEumTb9NH4LqJ19YhGtD84EZQoWKyMJ1YRm42t
8wuqxcfhAV7c6/VOt2ykczpqPy6BUOqxw1bnTNZwQAHtCyKOz1X+90YvgrLh/PcFP6QmB8CE4HTM
8JlIjTSK7WIWrJ7Lsznj08c58xs6tNIABnOUGRApSR2fclXW10uiZg69zJaC27BIyQHx5RDnQmI/
yYbNFIaU2UrL+ytvPMkBKSr9lL6YHtgReb4MfNOrPq+sfbFxiIy4gULvwRmuI1AftWEyg0BfmRCl
GU8Wrt9d8d/RNP2gzpUTUXHFvSbXToURs39sxisM8d8bmiFrebhkOCJF/JiGdOfJrMYQO7HWrhVc
z1zS0n617unRFdfNm3eiSsCRCamYK50/VFsUvR3Its1k2hqUT69WzWGvAYinstzvcxhvfMf4D8UX
XWoYTF9u0pSSOMD4MAyU5S+TckwoFnyN3zb6jUCQ2qVMSP+qwxOyg/TF3FP1JV7ykFU8gGgsR0T0
IpmmWo7M7vD6YGOkyRMCL0WyAa7CDqJn1f4H2wDq+a5dS2qIXruMieh37vHYVYgBbVmmsz8AAZEk
onokPhIpRFQw4AzXufpk/PWem2PmWVsoIhp1MHRZ/et2OpwLoZmkv9mkD1iTq8xbVDEdBwly1co2
4nCmgNiVj1Xs6gNYyTPX69zcqYmEV+uAftdhM/WIQmSVn2AI6xcWluOQH8IJzmdtWPeu3b+2y+G+
OJnc3/9GurmtAoQbjvzyEW3PWEhcreVD/jXYDeBRuVz+pOGtPijK6z0+Owbsk2rK2I4tDYgKrQjE
oePK4F0geodS3HilDhMxT/t5ns/7c0iZDsJFWaYmMLZ+wmPwMyy38NTXK2pfyMqA2kTWQ4hjbCPx
P57gi3wA3CekpVyPsTfAy3G31gM+qLk05uFo37E/gM0a3QbFfuUZui4RPrOsCzAE9bW1C6j/1glC
rBFFQx6xf4yQXBHirK5WygyO2e5tkSYE8oK8ks0QwBbSikbhO32B3i5xHklBJkk8WFzeNv8ZBvgu
Hi4zYg3MP5tivNj6XQwIdpROqypTrjYoivoxyV86NOAN7u3/AWtEaqxSVq7qoAjGJwI4j5GvgrDk
NbO0VV7WFku9ss8Vu3uOPWqFkw1LWDfaWoZ62ld++qvHwBx3xxyjdgfEecGLMTdWf4JdHWl/ERvO
lLtQ28ofZCTp5oZuF+WfjF4TdcnfUjMG5zxwRFxZMs+L4aB8f4uyrGyK4CvuZkwuTxs+bjSp+bRq
D2PZbcB57oZsDpNOeLqvgCdU15wmUvuXjh4lrfNwP3sD1vIWaFkvaXJN2Tv5I6jL5xqZ7z5/NO/S
e72jq6XHCPT9rWnwcKbtn+hNz0g4tvx6eZtHoh6f3RtceSR5qoQcR81ms/+Mv5s475vbo8t4TrKz
zTnvukyzISjnYuY/LBTZ+IroI9dQ/en9unV97F3e6GpR4FrxundiHq+ZoSsN3qdFny9NyWuFrEfm
XI10g6PAodI01z56rWUctf4+Gwz08skz805HtjGtwYpQXtyOBaqZeVPBCfrVLhWCyjamBQvBPyfR
MX1DSHntUPp68B+JWAb5dbMgZ7mKzFl2QjaS0nUHzm+zaH0USxxxkJJ7gBGpgAWPIs+tiPQauypH
QkDacvAggCRiUkIvg8E0keuI0XBgCZYz+3kyG6cjS3q0o0f1So8evFcAXWzAvE0YBe2pZBPm2oP1
QoyPMncP7C3Gr37jnxx2PSpX8PAlfagXxl29ZNGf6BTGmU76i+hgTGelb7zNQscVrQuCDHWipAZt
TzlYNyaYMKdWTHn5v3xQqCrn1sm9IQxvQBcIKXWgdyazBuU+7Hw1k+LZfXgHe1MfxslNTh+rGF4w
kuMYT36u61QLprqi0wk99BQyN0TDivJ8tkxQOHEUFr2plszSiSnPnTg0D13zCpglY59gVQ114XrN
ojPT1K/NVg6k2Mk2nADvLATeJxvoqK50ra+VgbDx9CvI62ZySSrdU9XE33LsT5XjpP8Dt2CKtMVv
MS9fQMl8ICtee4P+hlcUGYl6nJSIblYGWokwAMDoYuaRfzFZOWEEuhK9xWqqkaqdzg8XR9efKWvg
6tt5ZXCuuEebB0qLnq9JLpqFsYlhZFEy7E9pF+AKD65uC6hl32AKpkrJmKfHiahRU+x4n74PaeXJ
Kr68r+XuBvgLbCAGHNBojHp1yoI5rDmvJT0RFrjdtodfPl6V91R7pu1PodepkV3+u8pidfiXNo5I
UduldIJ/vC4+EyfI3DwXjYTe/fYQJNbNYoM0a5jxtkYaQ3kSSpU5ey1tpEf/SxvI8ABZLtMfXwjR
IerNL2ZNqzfHpadTP4Pi5HIMFshESS7b+Z88WX1vEtgMfGQaLoG40StrO1YlF+dvIEoWeHtdXVIO
Mht5hkSROjpWJRkflzZlZHTm5+iBxosc3yea694B0bkJ1AdOHFk8BeQVl/3W/3rPkQyGL27VULFa
Te5uZwtZB4hFdiSMCAlw5qXFaPGQ1uArivrD5AARg7lKPeOcRhmOzXmn7Qo2Rg4jizP2EWIoaUaY
5gziE22sKejtFcLTr+uDzsZJ4aGUG+SCwKS7kXzfxggRXX13t0Mp07i09Kwdxp4odcogrsv7AIKT
xPFZ3phTIgsnjIKQhxQ8RHvPj3+lIRZIdIKL51Tw3HTzu+qFPnqBMdujyZkl3jvkBysmvg+3M1bl
QPR9Bu2LeYankW5CqmCiI4pJqc9OayJL2IgzgvRGHvUAHK2PyTo2isUdNyQKSGbVbqIpaLTiZVmJ
5ftp7cYAxJGgLLpfpP4nlQ83im3gveqUexaU5X+9eNihJPZmT+S7FzVgYj20Iviw7BCuB7re7wMC
75gnDPv6VfCuSAKkELoQipG2OV3nfdAWIT9OVa4PauQhgKFLs3tXlyplZEf+TGsDWHwQNIxtxvkP
9DkMBMDNnQVW+X+Ya+2qM6DRflVPPgxPJGgDq/O86Hs+hJ73ROLCxrNYAt8oCcbZzZRtV0rNe5ZB
pAegVGOudcWIQvzuaSpLGfmedNo+UI33s+L+MXZEjL81uKUM7zivLjiGgutJPD47YywgGhXeDPF5
rfcmhQQbzK9swB+4MHFcVMMARVnlZr5ED09mZDyz+wOC/lPHcHXLuVk2WsXqtJyiPN8Ig0ba7gHU
lmBFNLXoThmGrSZ+ydHxLai71a2cwekfTTO4/uUEdq6/YYePEaDNIbTv75fwy/bvU5b3Cfmu8Y59
LnlKoYEpIBaHu0YKX+GDzwU4VDMQw6bmDF0rij9YdKjlHY2hsPVwe0UYLu2sMaBdvtfEgujp6AUD
7GXHUt62sVIFm7vdSfimlkJP9EA740VsHzdoVrVFK9iRP6YLQRzSN6Q8mkvD0r/fIPpea85NwO78
hsJ4D3RoiiDCFgcfHUwQRP10XV1bGU0CuVm1Tm6y7/6fbFl+g48tVMuK76VjqK7vAZY0yG4keVSB
LPkd3/k3+8gBMRm1nOzMNS/sEy4vnoaM9+GZQvXiQSP6vAzK1kmveT2ry5cAIel3KKxj8JVp85C+
3MPtTfZ0sWbd5MD0EcGlFgC3MpSFi+XYsqCR00zqAQb2a5DLId/pwDa3khuCRHpIwYjJsHDt9r1u
/nCWK/kPbqtfaoSXgnXJER9H6YE6WW9uXhBdAL5GWB0UIvFUGSjovr6B+oysk2oE4AVvCUcTYYVg
AyNJw71XWlToaMyAgL2MLctZPC2EI5Ntho97GhTxKMMy9rTkz56YxjnGcwgyIaVKXKbN/zOewg40
BTHQ9Z5GEgrLeyIEy/Hcwa3r2uxJDAmxaSQR7mlLj/bOv/wKKDhsiV5f7J/9v1XWf0q5fl0/nFc0
ScrCELOOu1GJHQwfwHghivX8Q2ADX6X4S7et2q6O3wFcy/0B++AhgqPhjdAfQeM1sgmQXrrGYvow
hWpEnSolnyeU4aypWFTAo2unh30Ikuge5Eb1Gutv3pxPDayUYblxHTqchdfmuK7IvJAJ8mfcXniJ
iTCWZmCtEBeg5l33Y6TWNilghbLFTvVswyWRAycyftwWOXVX3pjQxXJ/ciZ/kwGNy7VAbk2x1XC8
Zo0IxP33cmfaj5k8ghfUPo0EqqRgaUHQiGmGznM8/EQBRzfFm0cZZuyL5SGgTTCtOrXfi2VjM+z4
ipBGiVdKm/qhh0kVaZjEnZ6C2bDxY6d4MsaFQtsD1BFtqUuUFPxFI06vBzVwwgR1hdHR6YTxajCf
z/+dHuEpGrRxQivBO3I+Q0xJgD+aLa2fT41Bq8m2aq2cw4HlhCZF5mD3baDdhOSK9qo1sSkZkA4l
JTUIzCiCOwQ3PB5nehWGuAU0kNX8Reqo+GhYIKWMJs4qG4y+uPoCH9EH+1qJyOxg3jfXYkflfAk0
wV7iK+cUbMWmst6o1SqFj0fCaLQJZxwcfoT9Mw3ZEhkP49VTz1yXYC1FxNiuFsgyFq3PSYLfP9a0
gMaRDZTVy2qI2XN1P9xfasra5TJ9z9FI+Z4gcIBNNagklBhcFCTxkPm0HCwD+2wUGyx7GUGMKg+8
EX+a8p9h8T+AJ/F17fv/aBxHZdjA/CzNae6OLHf9H8Huu9TuvzJeHvfC4hnTFvg+v1v8GFfGgKGI
VsQkgVhCTY05BtPxQ+SNJ0WnKMs9drr43Q4vwnoYJMwP91mc1HBXDsNPQMyEoKXIGIfA4XcrnAFl
AJL5LlvlKNx8LhfyhDKvX6goVXOB4SD5orrCxdceUp60WvM4VLQ/0VdLhxnqlRjiR4KhMMRZ3dAf
Qo+n0aX+ez85ob+EFSNwqNF311dtk4sA3a21vlkWNgfW8JdLckz+hjRQWb3bbv8OOH18eED82CJ3
5uj354cmSDMPqpoAU19+8PdboHx4egeqa0tSeKQPqrTVw+JlyjqXbaamvyl1+W0LCT/kmSfPi2mS
OFGbcNTjO+BxPy/7PcIKPdxAy4FyNwS0rwVeTuUtR9K9UWwfT71GdUntYDWe98jNUUL3W/0zoo1o
zR6rs8HAZ4089DKDrxFK6rguTSOxsa9Hd8JG53OW2S7xaCaktE3nr6o+htNTU0PCDzqL3OCDCyna
5frI6aVpiaZozJVzYwiPkJMmfoJZzfl0rSJIaqx9J0+Lcra0RbDaG+nsjE532Iw2wJTa1ypPTBYH
jgPi8BFZ1++jkmo91VPKGrB37NwLaaJxirPviYkE1V4lLIBVCO0YbWmaoupvTwUbylgzrS5E5MD/
FJI/eXbqQBu8vfVg0tU2Q5RqQZGh960rHVzwLJdXQ7UmuGZ/5J7XKQlXnW+gc4sR2ECtBl7y3lY0
Cytp9Fb+4RpHCvt6lqFYd8icmlAF3LMEvb+YcqTGEMJQT7PFjCKm5YjXgBouZh4NeT08Xah8Athu
YWmqNHTiirK3+yaMuwmigoUziLH5tSeQSnkmFlpU6WU8mJrih5Q8oMXtVgOywCMNbWeH6QmI01us
OAZYwMVgEXNdyYABCIvqghCuWhOiFsmXq/doHh/Mqu2hTfzmU8jInoux9WxTmvLc1s47IY2hdMPw
YmcK4LKL0p5BOUVtMkfmbb8tHhaXjaVrfb/LVmxtDo6gLFdPy/tYcirc6RczhAyVm66BKn3nKVUb
d39GrhmY7u4b1ogaWwSavy5TcLVo3dOrkgr585cPCU5N7tBSLmDP64a4b/U/vJJrgWQ/HZ8YWRC2
Pc5LkTntLmUYmWAV+RVN5VIzQN8WNTSuRC22Sa0Fi2RotYSLhxsN1zilKHb3Tmjs13F3ciXF3KLN
k6JuAvcPsp81jiFD6K/fmxYFXbKYCUDQRWXGg3HMtBQ6kKetz1Bmn0Szj8cwL6MM5SgJhx/QSpFY
CdOWJ5sgc4Rc+iCKViiQNGDLWvOPGiCALCQI2WM81Dfn8BeaJ8hsQi+mlyeTtXmdukx8JNW6EwiI
ngiqVFgqgRFCK+88m6M1wCOYgckOCH3s1l7gS04YipEhfcAm79c4wK2nPIsCz5cYaeV4lJxc0hgd
35CzhJPIHqLfzZy6jhBdTXAFfTvlestvbxE3AdDmpJr8LOTyTHqKd8kvNb42VE4Pmc7sW4WqJK73
9jpXvNyYPuiiY69wUzjlAd8crFW2RwxAWWU/QqesrpanLqH86bNLF8U8c4yvqrVLa0HroAVlIju9
frzQACkBo07L3w7S2CWbkLNLq09p3YwVO7Ny77Usor8iaykFnlWT0s1pO2jrnkVeEvRRQbV6Pt+n
wjAshmU0B7ojjhRmuDL5RpGM/3Twz5zw0z/RIJYzGc7IjvjPuegfjKarFe2Ew7jl6ieaWYk3SfwB
CO1LesRVsImfuOMThxBoQzWexKxrK+mra+SKrZCEyxa0pJCixRUhVkQC86cU3xMA+wJj5Tp1Uf/K
gGpIrv+9e2fOD3Go0OnuSk2N7l83vCsDuwmeUPkTbLmBfO8sYdhOlRuOYmhLAWvQRwRtxVaiTup3
tk/8MHaqmhU4HwW81YjqWicGH0lI+PDqSgHdlFa+5QEgjdroaznzbjtoWqMKPYe/2iqkpRmL0Szh
xO6drCWmAzbSZ5Uzn29H189enuaShDnDF7oow0Wg/TGgsnDMG8CRdC5Y0tWG/iV2cSQptAXsOKkx
9rUR1DAw+rQWP/oFHprzdtMvbpbhdtF0zVarQFFmh33ZH0HiNmK5SBn6FiSd8DLt7fvLNYr4Qo9z
vhwWPBYUZ/IITyx/9/rhpMfdgBZ2ylcWvYjgXZGULfdR8nmJGKgy0RWJYxlv/dRjQwprQD6wAeWY
0wJPokWVsgfst/kBT6aT3Ed7NMbuCF2wMqK9geUnZRi+2ekWGsermH4NfU4PYzx7Whcm8MKBKnB8
hu96OSOAGAI07aigzV0cRyCg2wES9Wsy8EkXa/JIyNZ4Jg09b8cWViJEYaInJCQNcuLkXTVTji6p
SSNH0FvXYSUkIWwEbKDlNFsweKaowRCeRo2GwJmY59mpCRcwmzoOCQk9KTOnuD/tqOn3fc2WEOY0
ojsvEGYcfVqc93Di5syvcbnUCSRR/qEIvQpQIk5lW0jcmli4/JfSj6EL3DNHMP7B7KEcFw8xEuXs
RMtyWRvIeswiAjda1SCxZlWOI2llgNa5vt9+eHpIWqIiVqvOy9AeziTtbyP0ixHUVeudlMIuAKcz
xyg/qsTSycqHI4qHA6eMSqv3jW4nsIZ2oNljo4fwDbKXzY9KsxYwW2igVM/EwT3UAaPjS6jCT8YS
DBY1zeo4R/Suy2FdwVWgVXPOoxYNFKP6nyyIQ8D+X0LBOzeu29UsnoUzPgqKcsYoxpYOJpTtQgkX
SysWfKDKWau2U7JSzOu7kP/AmU9vlpQA1e6pmxGwBBXpCcZdpl0EAuFZgwaPOZ8ByaXvuqn0nIS1
p3msOyZOS98kGcvzr0GgmozKtpgHDRWFO678D3+Wx7T2KWKSYOkMVVnb2m1pjxDvVPus0X21MESD
jEdE6I3TidbJe2V0H4nWg02QRlZunr3cFfePiGLos4gQZjD+YulQ0HpfVUbJMI/B3mjbN//htzso
byfDieBw/eHs85xXZqvTtR8FSVtxShW/6Fx9G09UJt+ZVXnXkLxHWAAQL75se+1cDTc7lmzi63XV
7sGZHaXcMHVGjCQJhTQ1Y4AwlRCAt0sPKZ6iVv2GNWt7YkkfcFZyqIeyu6U19tZXbKHxHIlh7sES
TgQjkyvzs5WqNvusfa30N66z7L4lY/fMJ3vxJspP242VAMc7W5KS9FZ8pGVQAv3rFTvJzON78iia
PSIp7JKPo9KWzsa824CSYsPC6lW89Ie/T+5UrDlX0Xjijk6s/p81p3O3a3UCOyirLJtSJOzof7IB
yNiqufZ7AtUruoTOlL21XulxBN9othrxb/EoTy0IkgpQzdEyGI/B3bp6giHvKUaDxOfaQ6PIyZWc
LmCjfjRmbyzrzh0KWBu1JVechswhXI79fdAxk2645JkIGNuMvMvRlESn0a32FctT738Fo6cZJWlz
g3xgkrd/eulf+ISYFX31Nrrw6opC+NCWPpU8MLT8JhiTabXk8pduNR7xNcrscKqI/S8GfKl1S9J+
5fcn0sqlMniHigVUEqOt2R2+WOqCPLOd3gh1CM+/wPcUbmgd4WYS6LkdTkwun96cpZ2i8hChL/yj
BEZLSEmRgc3mBBb07Ar7geT7mIi/W2nn5V/0Mh3q1YJ7CLuaoVp5wT87XjwXdN/J0l0uAzm8r+3Y
F/m32oAa3W8NNl2u79y/FD2MQSrsIug/5yXBQTafnxNSao7C5KBOdmtTiCHhoOFyomQtBRxGQm4W
qKZEqrVYBT5rfKlgJ38q9s7tXnyBbZAEcfbH6AzLMkOhwViOK5QkzhS3qvhrso1TuZjR7BkdkEHH
HYyvHTfSRh/SpTLGUhZV25z9RWs6aFTP90dIqYMNXyW9DVv/VXR5PQPFgh1xidEEp4XrYVv/4iGn
EfvHwS30ZJ1SZD77Ln1ty5QqEd7SnBu0qBf6wEL0EooyFGAckWuNeSe+DzllwTMfLLiNywRaSq8h
W/wu925NLUDK+eBpQU4fbOWVkcR9s5JRkxILejHk31q5H+2mNPs1cXrGIU82e1tQuX821EC2J98O
VP9MVO+lrkAy9X/NOBWVOS5KuWfiZMcyM+R+hfkoP4bNmwTPTsPSG/far0Nfnxwe9MUjFbcdDMV3
ucmWlRLB9JkQH1c7/mmg98jG4hM0EiTWN7/1N92mUgxm4qpe0jbwo225djR2v6/W1+dX54gOgced
cEFGxappC5tRDS0OxblOB0R6Z58bdDd6GN7sZruxWs4aASSeScEysWoEF6TdEPO5nNWWlK3WWkx9
LaE5O+BOAKAXob4MzCgBLXLsKJ+xQUS0A6oFtMgNzxXNDvVhjKXaGFKzVKuTT/Mn7PTMM3FpLXLX
0SNvQh2nFFHdqlzgirkOlyjY4Bal/CYYRPO4vrzMg1HU45L+VEl1DVHJc+PK6MDDLfVr67ik9cPF
5CK6IamYIVXiFDoJg9/qX+S8M6WxML9HM/8pViHMyVvVpBFaE7uwtzvx9HqYQgBg42I001kiziTr
rbIRm2R/B+aKbSzYvhntSJx9WLIw53+5sxuWtcb4bkzfZ7NN+pvqdXMERFKZW3dls+3JF4IEGq6v
oknLr6ioG5elOT/paKiHImrdYjp5f7dErNVeF+bkFaHFZNj4s96Gn8qSIJrCBq82+AUxZzn8FkQA
sVG2xXdF1n9NoPCxPHOPg0M0zWQVBU3rY0cL7IWJdZUraeCbpGtEKwz5ew6GGFW6HSKZfkSBxwV5
c19boR8BKEtAh+9xG5ioJ3U5Kn2oe07D4DFWnmYxZydb1aURgkKIEh2SJXr/vFEFUBS37OgTUhp2
6/2Qa92gyybKBcsR6LVAOAUuvWNVmla9BBg780k8Vn4Iy4dhEsdpgd01X+bgQJCdUKtPpjYrhfiZ
sVpfLZAWOaM1aRb8E4KtFMY2u/npu39PZ2L80+C7IjhTFo92SlqxvxYqVvAPkpZ9y6elRh+nw+wG
yCFhP3uqK9FLJ9Ix+iFSmEGR4YKMQlIJV+qEvdXjnxJz4Y1otJClC5qvrO0E/Vygr/ZmYclwvtMw
Nm71SecmC/ANvq12C54wBLFirG5SNvceYiK15IjoMWjUGsdV71gkHzLKh68DYXYxqXmZ0GJNM4di
hlU/qExLeuxTWTEzIXaN9RkoV0Hvr68QAXyHvCjSgsNQbIFX3dPMjHSYQJStxR2dfOFDDwFfymYk
/VW/7jAOb3uKaIUoXLOWpOnrYFNg4KIuOXfRu2I7jkwFx1ifnjyMzvP6ys2r5XP9Lc6Y3BVVJzmZ
qEhitlXOMt1yWZrBK0JieYIyZi/PgzHMC1OUigsQ9qUB1yOfuXJybPdKsfqx/nVkyUgZmy9fM2YK
XBI2P2j6CnB9o486E3hH3XByPj0YKTxU8RiFUZ2k+q/lFnXdkXBlf6208M1BwgDXodyx5nx1TNOx
xoKpdQyP8Eo/aWmLe0UMlfnMbt1SI1qlhbk6VJB3sjWMCKu1m/zrYkFIiCSzASkEAafoqnsIXX1u
NnlgNdjoiPzyI2FFGijHtAQVqfPFiFJtxQ4IKFwtcAV2Tz1OWotrDh0Bt8kri+vjcgFZY+JaJOGl
seL4jcmCOugnQFfH1EIwXxLEKmafxADtUpGzMyzIDDKzSLB1fGMEDhhNkhMYKcBaV4j7J/qI1zD2
poHT4bSUa80rU16P7AKc+mmxZWc4AZ97T8AziFvYwmvJWM8rmkrz1M03hgV0sG079n5nQXBGJ856
7/zjQfaS0dYn9mOR1D/NE0AOhXuK9UCTfyYpXMWOb+hW353aiJLlv3W6/gZ9k8oM9a7mEItX2gxr
c58PduxoFPDwUvXC0k9aJ6Nkbz0/NDHI3BBMwOHSZdLB6DR8LbRB5d2wLd7Y+GPdAMN+KwYz8E6e
eFLL74FtmgqkUDKeNy0S/l7PtNv0cgzDPCn01q0Mx0QbLoF8jm7+348Wj1NCbgMvvL9nTlDSoMBZ
JdMYOVB6n+flotwxi7Xw8NCG+N46JWnbX5gL3gnW/iFErJSP4AS8sMj9jJRPyVfgsxQ66+BptW5M
zVn3kyI3DeGO8OKl+Ju1lvEnPBxoH2Ac1qMZomR1UgwpRfCKQ9ZAmoze2hhRuBYR9ZT124j2L/mx
+pp0lk/bQOpmoQ9nbdhAqHepSaz7vUiFbQGJ6CzsKdh6+/xB+B0lTkZSj/FyqwhBBOADjdvXBPsr
Ckso8HZzhKayVDN1jJU3WlIbuqSFOWsvv3cZBQwL17iPULQFNpWRq9osAbzosmld0V8f5tnR2zPy
OTLNRebQIgDxXYKmZGoUmbtPMx8yaLTNh5HrfCkuvj51uPK0IBm7VRVy6Yg67MVhj2kum0+jupKU
uz6kjX+Gmb3BgeSoP1tXHAockSjL1BnZBcseCXRMAuiG4no3DSex+CiQgAQnB7ozcnxAPofR0h6i
EgU4Xs+yKFmooIJX4RRQQkb/yW9aLf0LvjaDe/mFWC80g9IJU9WXLOMlgtyOnimTIclFXKvH0546
vZw5r+KbCzANHON+gMuRCpEc5dANjOeqKAJAM+3B86NJVKN3/oLcGEg8fX53Ehsh1m7zXB2UKTrD
Q4TAvUQ/rssFtb/T4QRFnc71LMjOb6OySrV9js9zxYA6+zLelh/g0G6aPkXmz9ZQrY0VVXcdmADz
4nYzff1Ku8AiM00vbHhmAFXtDg69T/E+O4mzCleCVKAZ2/ehdYe23dUVOjpd5Y2INoGPCSjiZsxN
Dh4YsFbYZB/DajLSCWMc1ahgbKVH3UG+DF5vKtd7Bgr6z+lU6mEto4L8D6OoGt4F7i+T6QTGaS6R
5AfngNtzrvNXYcAbTC6xJP9GoXMiOndc16gAY3AsYbsz6yUHFne8WanS+Z4udEGyD05Nw8c3H6/T
zTNM0tLEShxzCuLW2UMX3uEKDal+HdGnr2GUASAePBQyK/j3OfsjgkMlMsbX0d3/YMubshDh9egH
RxbO6KtBs3CrRncNxZm5BtDUdLMJs55PP83fMPyyfMjpFucr7YGCw3L2JMKHh4WhLn3s59Lt/yNh
FTljTOQAA+LF+YlsEIpMMXjxGKHaZDsXhNP02PFynHg1GkagzftPWUnNBcjEZvyV/TKfE1zfzxbh
3a2Aotg/r3ORwQZNoV7omsXC3uMIBVD1a3ADmsiCUDay9JYC90t4fyI/oZW2mGe+enj3/cPvYVSw
9ltRKzbB3tk5DXobRtENY04DBvhqU5auDgThNrXLI4BDdyX3ZdO7Vfo793E0MGJeXFkHdrKh+FWa
0uCqsBjdp/gfm+6vNFbMUub5OzaZ8dNGWKZ6Z8hRqS2dVdXfB1+0gKrMH5PnEZ1S9Apyzfeng7OM
RjfGZ2PMubdexxVpF0TCxxBjYzE5KlxWtswh1GfAG2g8PVGsHasIW3cZVaWwI/8gItQ1BMQTsfMv
NBokdj8AKoYFry1wliyJH/aVJOW/Wu0HvdIbfU/+ku86bwtXTsmspRxgOMf8vnNmnTAk4X+cVnJb
3zhs65mx0NQlPJZSwUd/mNBc7z4fIMa6EMlOC6egXjVWcPOmnPh15yrOSCqYa3xSC80JSHNIueYu
s+Jq1/TIlj2LXZsyzx57XkGTBRNIX25v4zFXvxjNiVAtU0NEJpoLCaFDDg2wuDwC2UHmkVRYUtPP
mche2/rTw2Ekxih1Yqeddmvj94/crX6p9HvJ3UdACq4nNBwlA+BU09GUL+wC6n9LyRkK9OqdoEYi
dUvg/RfAjku2o2VoJOTPiKnvHDJmA6Ck6KAoFj7ELfrYIhgy2b05p1iCxd3hKRIpJojhBMeQzNc6
LlpcvC9ALkl+wJoEaaLd8gNiMcMoLF6ZBs32LtZEkE2LcLNzNi8CpbUUgsjvNoox4kgZZ7sq9G30
5R/DUeC5MII+jJmreV5Qv4+H6YhfMxctXqJ5/YrjMW7wrIZc+x/CKapbF6F7M15+qq97Zr5moyRT
Rlt+8quP7wdDud8l/vQm0bWrk5ELLtduWzl21KKIGBIvDYTOhuHBofmW37ykxLfuyJnINyqaMJHn
u4stVwkn/vqnH9IZlx/0p2YtUyJNZIal+h39LUdTzxzdzmq2aHce76omxhZvWKjObEuO7C2cXyPU
tRjvLqCHHQS3FY/ydZjyuRvPWaGX+gdux8Pg9IR9vnOtfDwYjJlQEfCh26LpRSXC4Cs+ko0wSWKw
fwOorZHMGjEFn32D9BSxzfa9CI388ayRIoZaKEZwyGQxLWvtKhBwxZZYMI5wcIdmR93NwAJDGR0I
RL6j7FKq2HBHxl+liG6hOsuDUAFl3AU2k7A3L4DAOg6Xk+nZ/Kl4umlQsbuXZYKqfA9sgYfbQxkg
ruvVTP+IHdH00c/cnTmLsIl4dHFjMHojmU+ldVaWaHqJ+Omvt50J6RzMqa7fqoUEV1svnY5Rz2OU
1T/9ofwnhOqPWZnybXZGKcd78j3xYRE0fDtEPk7SqSPydt7tuvZltHmlOmGPBYhiMdQqhkZYTT1E
MBpyo+TwJdYvI8jbyW2Mh+LZ+Cyd1aS0RHvCi+/+Jps2EN+h7Bh7yz/0URMxfatk0QbO15b43mI/
lISVhX82O11lX7IdF/lyyLOwDMSBSbfxJLx/NFcR4E3aChEM/5NBRjDElzufOegBpPdC+TXPj2+X
DBDq9PHYjPmZXtoIJ4SeIYrrbIoiVK+3Af2IMujEZoeO4uDb6hn/2MWxwc3rU9+/McHvDlYHBMVR
4zg/QvX+tU4pibYNFsBvEkSOdDqev+n8ayFjxkV1bVlJNvbputJl6gcVHW0F/h3Q06KJ7R+BLRtO
EDYEk7FCCb7Xli9YqYJW/4EP4ngB5fYAMk05nHUdEFfecj7Gou3SGk6wSOMNC/QpZ0lY79WFAzHQ
pr7oxnjxVaJaSWIW+wdjIcX8f5m0FmTszcL/UyCJ7g5pLVtZ/rNg/F8ysDdA1ykjdKZupnpkDSPJ
R6KRlcqmUOiXcUCMDvxmFuhiN7SXY1RPDZWRiOMLvyjifoUQN/S3HCFOH4iw3LUSN+21AaOWR6DT
foz55xvTmWPlZvyMxjqF0kuXm0dTmlo7crMZ5e6bZ0NC58LdRYoJYHO4XAwcALEX2o4AfwWEL1V3
8bBpbzJ2UPlp4nnY75cAB/+KYJSmgWS1ddTQkr6G0C7TAFOxbeuWY3jpEIYhQbZTvNy5Quf1vxi5
t5mOv1kzHm4RzscV8umA3Vebp2b3QKyiMhxh2XJzP/cZuOEzcEFM04T59E1vi19zdwG9vIWnxbjH
NpNzGwdGzVe+36JyK4aWi26aa5MKoc7ouHDDunb+Ke0lKF8rWR+rTERlcIU68sYoIm/xCk7JjN9U
vYQ+77LnHet1qkVTxmeBcRemjtIOzkl6DsyRafs4U2NZlRFXYG5cNJi3XMZPtLa4mvQyqMFisw2u
LurMgJVU4JOr6CA34QZD/7CT+MbRi2EeaJKDOpCAn56wDD2ZIjeaTkCtSlRgmlwjOhLu0RMfXA+z
7Ysc2KgMfBfTDGHoYGeXieOJdcvbpgK7GiMeFsqS9hIFcl2BDRKY+JpzgyuXHhEBD3e1/Q487fei
qZHTWbc87kxhj0jCOLGh3qnBVXSlh7PVx6j8rhrnzPxnvjseI2L2GVXMUVIUDrrdP5oL1lHenfZC
2hFuM0wgbbERwfKq01QZ0ubUA4qiJbMQKS7QnLywORquKWkOgHZMUs+g+jVz71QqgPvklah74FM3
9sGz2pdqeOEHNxpby+ra08D8Yri0miweqGtwj2yjFNYjNJ78OdH2N67D3gbZLx+wWtVqLgbYGjUF
uSmqcSB8x+m+JcDWn4KkMsoZEe23nml0qqMIE6Nf7GNY4buJPmHjmchSLaLimxvaoLcmdSxQa4Yc
Hmhlv/sCxf29gpas4hsQX4f9pCo5rkBIfZdqjezwy960CK5gXr8udp+s/fk1WiNGdgJXxOLttth/
m9A/Q5hvc8OZyr7WRa070vQhFXv2dGXgH7CPgE9LWoSykNtxTMtybPrw0XOLZKe+3t73cGh2tOHn
a3wwLGUxYMJGOUpXNkjj2DgKpPOt3zU77FPVuA7+0Hd9vX6n4L3/EQA1A8Wd+mnoInIDqJBAMrlG
tm5WZnWpkUZX+pZvBRvrNy7jPN/o9jhB38krFeHU3sMsdJNTm5n7PZNFlp0TVaU5FJEn6wKSDzUI
F6fTVntiddQX1VU8UXKjWvVBnoC5tIlypC3DNEUR+lZVCbZiZaHWDot8PDyDCXBNwtxVMs1hpRvN
sSCNp2xqw4OPkzj6igSbu0mx1XSBuAUqSFYGoQ4NxlPoqirZVV4wIq1+u7uDBM4Qn/mzk8I7YE4Q
p4ThSI2vdhIiAGrOLMTnJ3qUN6qyy4PLQro2M0+gWQUslzMmGpNjC6POyWg0Kaf/utGYsuC45vn9
QhRtUXCA/XpJyDvujZ0CWewx/kz6t7EAzQiIY1CczRfBTAnjWCmMZwMY6cWMD98JrPIGp+LCHbST
cDc2cP+iwKwuSMX1jg+FZ5eJ0A6RlxLVMeznc+YP/rpij7yA1WerjIq213z5cI9d5sW6bBZiJ7kx
dczQbRE2HbfeB903/RwGevKnZeTWk8b9f6Jwip6G62LjoVit1vCheURzLqtYxWLpt9GrdgSorh0V
KlPv8Oe0Ls5dwROkFNRzqEflVDgimz/YQIM+8Djx25wppnwPeOb8Z4TzURTXtCsd1B9+ZRzbLlan
O1rYa47JuIKtLoefpTH1MkoqLzT1N3ceM8wCKH1RVfMhqm2n36q2ycOueMaq8H/g1kNKXX8eBjTJ
OqhZnRUcgWSOSEajXlwHL+4asF1NqnXAdIEUKwBcb2Bf7hp5VbWkMFpWfS8e098PBLVP2rb+qZIr
9Pn+Eijsp8sBE8ChAy7RzMakFYFaHLvrUzDIW9C5QV2fRDs/4OD5lAL/ytoyJBRYdrm8YZWMdTnz
la9n4fG1kP+923wlObQItiCf0L0dpH679xCfpsLm4AeXT4TrkYhqHGRoH/Bovv4V6f2o4oW3+tkE
4UTtEcIjTBNOtbPhZMT+BwI1MZC/dLG5USRYIJ9VyIdFDEr28iKS0hBk+4LneyA8WPF6CghRE25k
Je0h4/lWSuMJF6tvrxopBOjoAgJ9ChVQSp+/p9zofSBuysRC+wpqLQKt3hXC2xnGcohS9+BbwZWz
5DQjNoxpNiZU+0nMSBAMC/3CfL1csZssSeIY1YfPGab2rXrem/DrFGvjkUQFk2t4tYnw8AduR8RG
gdRDr73A3XJLv+2bYcR4D5rVfbK9KuUou4N2HjkwbUuS1ZuAKlPFbf/tm3iWsUDjYo24natiaD6c
+gdCsDmAteDmj2eKgKdnPyjP1A94LVWv6uM+kz92MTnRxpS49r6OkMWMJbONmyyIq0P6UYVFcwHw
Ou+iuRfiwp1kjJpXc0iOqJA8p8afBaxrQNXnT+cZuDqIt9UjH6GoCg+0E3KGnXhjaSKm6vcLhYC+
9483AZ3ZdZgkcDW9LaaHODLLNXnQHwf+mnilW4YBfZqM9S7BS643Y1ay2jJveLiKK2MCH4/ibzvC
E8+dm3IUyz/AtDxKk6iUZMthPjmBuL0dxsaM5cltvnka1azvQNcDxBsVl7EMbcJPCK1gbRuLUh0L
yaUjosrn60BzfhY+BUsIabKR4f0d2fI/gNcTN9QzfTwzpF1XjyHIZb0+5YiklZ2r5zlDsN3MD3bN
2ylCTvyEJ0ATsiA2O9GOobflLJIry0g/WaW3PqUfnOjleC5OAm3bDz8fLoXLteYNpTo5YaOrPx2K
Dx2AMAq1Al2s4B+prfcTfBghfYhhEK1yGcmA0L2fFYnXDKFiYqv2rhloJGoUwDBbPMBrdneb9BP0
04XdlPX9CChrPjAbbnSPbyd4VR8MsEvNhjt7qIwZnniG1iuW/Mt2ATIiHnNqDrgkRls1IbV/ccW+
79hUJg+oZ6Opt1dV5uMm/y3N0Y4g0OBg54poP4oDA2nkEfftgopBo3JY4pymsPn5vQYFhbPa98ex
PG7ajAPOgJBHF9mKRM3z3x4UfloTEINEBUKrehj3+SXVqGcxzE5y8anrx/MgJuHQEFqGk3az8y0q
Y6HaVa1nj4oSEkYoJbr+B3HRPK9WseG8tuHXSadldAnHWOVN9DiKNrd7PtPqLlwXn9LV6CMBSqk+
eTmRpxknL+6cYFyqEG7Y7CXezMxOIckU3OIHkKmdBfK73225Y+zVItWoP2vyJr+QncBzix5G2yZy
6JG3rxTWLaB7eOYggkAnhdB4sWccMFMrOnWxKO3HFkiNqtr4ZxymUa29T14CHUx6yZyl/K815dEU
ILkdrqF+7brFzXRV3zAnQQKDmkRkTqj+mrbjVNBZk03UcgmR5Upp3sPYZP9jS8D/9FXIN/utb6cF
UMZJ245UiYN4n38siLFu0fhfvxXJ6aSqtOvJm1PqTFMp27XwTmvQKnhnlAqq6JjxFy83WzaXu8bh
XngcZIwi/A5qdnsHQZorwWbJQ1Mw7SAFEB4JwFjBHbF+1ltityugsuTal5FUBU2Nm2VtFbyI81pl
Og9Zw4OVnfwpmNHNFC+1EDSUptoqlH2vUngUbhlkEOAV/8hNf//AJ1geZm9kevTISIxMUZaqRsV8
m904WE376MRWuvTJuobNeZv6qXgTIGhcNvo3PXCA1gNwCZL0u7QlY3XGd7vihvLrkJfbVsqh/4Ii
w/0Z+TB8AhY0vmrgEVR7t4+ss2H+e1ilZLcZrzm2HEonOrjPhrsEivHet6aC97ySdCI8vBaLhNYX
36ro2mcbl8cVcQXfYpjKNPgdvtDGbvrwYmP2DDMMZcEFg3AAej6P7zhdnc5snh5E4Yhr5FBxnmrp
cpswUWkGZ4UAc7om5fq0tMOCOTRIc4fnJZqyg0277+3b1oewHGbZX9WgLrfp2BhnJr8R7N5i2aLa
6P4X6RlAHrBcxLpxxBWDVpfRAg1eE8GLUk1NfuYAwqvsp0ZeDcvLyvchHx07j1b/NNWuwwAdTC4j
wOeIjyNngCZRDhl6V5c0xfh66nAxYPCrRPqXUpmiOmUq+JJ4Le6pQSagD2slXD97W0FFeCxwXURE
W4W7GU1nyhKJFqe2PDE1ycMqdwAViVaLB9Tt6UTJd+eP8nNA8hGbKSmkcFMPcEgDxBu5cA8PPadS
WujjspVG7NBItglZrZQUYWRrlQF7FnzhlNfUHRe18YmPAaY3oLgqLHUiWpF3LDAX0XbuIK9H3c+H
t5XTBtYZCNVgFzwdceykJMAROaaCDCFNIKRN/zK+OLRnQP6QGSJGDthnCRGSpNg+mDZV5aXIYKAQ
AEsZZ6LEmGXkWggDdjt8b3qMpWk0ZowngBYeEWkPLQl1xAZsHFEogQb61mPNqZ+qYVu4nOEKK5D6
Xq0RqVAUAt5KLcdNPWML0tcacPx2CWopKOKDPA2W9+idRDxLiaSkKJWJAmVmo4KG6CV6acMht6zJ
/doEIHfMwqkG6nM79b8XveuBxkUH0BPfFnl20pJhTZTrhZzYdKNPaUHkK3VLqXPg3T2u9f/yQ+yH
oTtpUOK2Qcq6oai1z3trekmyiqPFIbXysH24QKkEX/IEtsolTyAYZLjJd4eY8BXxrmHEAyvhtCPQ
d0jHy1mBWrb1u8PDQBmXqtfoA2V/SYmAwVBxdTJv6VgyNZpPrHS4r331oQxekXjOEETTTNxph4qR
U86bkywZy9vIj5ezom4rPsgWtGcqzl5h85x53uo/aUsBj+Kyv+2l09mAfIJ+wKMLBLfRqjc6L8Sv
dbfExY0ceB+SyBm6ptiI1xFrfX0r+7ghB3mBqf77oucDc7/TU1Q8TeQnHXikAZTwXrD9KFDZORvC
DHVfVxN4+xF78iR16aBlxs5gb8SY95NV4sg77zrgi5uNtFwsVBUACw0i8/WekYNmMl/+tVur3v38
Q2U3aqjmVfixQqRD+omDRsqSQFggrzaegniOppUr/33YeAChCRMN1vcHPZMbLIOz/1ppvqJDsLb2
wFEgFL0eQlaVq8lMPUq/2oIHrP1eVvo0eH8ZUIjYJC791usBbxLDgw0IWuaxUSxhz+PYhgAvFf2O
evgc2RfMVtcQiYffy+FRiESg3eI+cXEEV9zaEVct61LOs/4nPngpuY6WqILt5RgREMIOo8K1tVMp
KHjv1Jxz3pNpxL6sxS3r+KHqSSntCSTCtv3GeoGEDrdMvh/6afv5O6Bon17weWSbL+cp7+iac0lX
3LNSK8dfu7lw7jaO8D6RYwephG/HdoxzCl6zeQtx2e/XSVje5MDhxwyJh3qo+npNuLYk+T/gFz1Y
oQoiT+9u7g0e33PjRNNuAujNW31pY/vkt0QVdBtJkc77gvBwAaJw6qt19F9X9HcqlzY4dAPi0RlG
UL5MqNZXmhd4d/5Vw9WwME0BSblFGoucfJgAmv0wksl74hh5F4Cyv2LTmuESk0O99iQ3yubFCe91
hDrs8AsGcLCXHoHCEqhFMYxHVABDbLEaXGnO5r/+r0EJVtjLyiQJiivqHjsD5zwZvYqPnYsN2f3y
vF8ORDsgVWzCJi+2unYUitRUrVhj+gK9Vmvu60rRxHGYunNzWchxm8T3GuFMf1yCD+FpbTu/onfA
RWnhvORzB6ySbUfA9rV/dI0H5iTsY3Z29KlInYjg2pg7zB9eLsbdPoBdxeCNpEje1aPfCFBmedza
MuvwWRuLdkkFi6jpWnvUt8rCSJcd7zpN8W9xeSmGFgtvAAECl3SWWSYtvEoodkXHfyjyJ7STpxcq
rR5ijcbbIsttMpT51zWLu7JTRzTE+tMjkD2eOpT63i5HF/JJbOFhtOy3YQXgFm2DlWxareepkS3u
LPypGZggM8l/8K/zCV8nuOifK2LdSrgGmnfiS4yoXIQAPMAMWcFzOzeWjaCQtX3qUPbVEbe2JdQj
fGvEEP8O+wp+EwA8OrOl1+9C5+aUEzRjRT0uGXQq1qca0dBQOTTtWUwouXqW0RKWDuwT4Z7zRLlO
3hmaBsoeJIrwYj1nVQCSzqxCvQdRp0ZRc1rq8gcj0+ULBf598APmVfW0VBh+OHV3p8Hx+FO+fDup
lEViY0KNexueSLbDBzoh/dp9EVRge6zLRo6vq+gW14AlJ1/BR39RujuYx+2H51LUmZ3bFWnrf6ZA
kNiC2bGdvoU/BEQVAaGoCMO/JZbGtSsve7+YafWnr9g9WjrE+st+y6+f4IeFTxJekJrbdTf8jzqt
xiNAo6Piz7vpjtT1ZrpI4I7pr37lFj+a+uw8IPwR9BoedNpyDlRbEXI7PA1YPZrrtmTeqrP4vOaX
7vNN8of8ygLdCmVmsz1jC5sm2XdIGPMCtjToAnwxYEs4qxMJiNL+wcBmQf0bw+JNGKGgyvhfGJWA
IB6k5G2QkSdNC/AordDI6YU3oe7ERLunDSP+afVkDzz+YpukkuisVcfR64NyeOzyZwbbGptsgX4H
yfcsQGZTHy/V5k/IYSoDqOfOt/bvoFy3Vz1CLo8fv49ozQb0lANvTeNO4ntrvqswtWOXp1pPxwk2
g0rJMn1YkEd4sdCdS01mNsIWc383U0IXU4sJFMN3Xw0wRJ4hquYSqeJUb4YIREn+NdX5+BDqFl5V
ugHjxVJ2vd51NlVh71AuOVwtBcNPepbrifzkMGttasH5Bcb+927GVU6qes2c7doCouZAAH6Pb7Ah
zExuEbELnrwPFNu0sL9+mn8GTkgtM74jgAUU/wumW081kUqlh185vtCyeth0V3S7wXBQJG9dgudr
8V7+CH4X9TAlhcl/6oZyCosWW9jwBkMWPlF8AMInLTPUaawZ+fQRayrl6y4PPG/FjFxIbhts/A/n
CADDTn5yqr/0rRNCWWnXWx63Cqa++mCNztE96lAIW5TaNzBl8KkAr1zb+pGVJauMqM/m6t6pBX1c
4BCI3Me4aUHWd00IOC5TyQVxvWvCaSY4zHpZT/srrXYSyHeBlMm5sNzo5jmkxgTV5sh9Boy9ympY
PgSIDJ2raqoH2FGv3R7IwR8Sxhu+lkG5kMH7YORLx6brb+xgw2wr2ida/r+pWPCWihEgiDCie/lK
qULEQAWIEremtZzrJjgDcoxlfLEAdIq3odg0BNoZZ/zIHWWMZPl0eeGjr2+rnAe0t1+sZpV0/ISe
lEjuss1oEtyP6D3+3quxYjH8AghTo3t1VrrnxTnJdvIj1be8+BGPQExrLARVa7LkDSgTAgn+0g8l
FPT9wXbGE5HiYvOEidrA5wlAb8JEF3R3pyvKjcCq6MxRPQtwAJ8fFeYyOdlV//cYrlnImJJ/9Lqa
upyHpm2vLeA1QDvUPeMWo5dgwa5taNWEE2PF2gbDcnYF+MUeljT2JMiE4KAo8Boc7P783HMGfT2y
/kHVxUWHbocZX0HjYdGurMb3DcX9gsqNxqrCvQHdkruRFfS2IyJKjkqCpdyqT9zbhPBQE3/IQQgB
2utW1wlXW2KZVKrFxFEjJrjV4szrVSTe8OqOTcvLx0419cUk3+30X7xgJOma51RUEFbbbgfvs5Dx
xGG2Hvm65FuNYxJ150m8Xq+jQIelDIrWJScj27w/ApYHwNXt2uBn3J8/UvXrGJw3a+R+Y0qhKSqR
LEdNNF0wI+vOaE8o72Av2Aa2hhXGf0hZRltIB2vIJPUdvy6axztRSoEndXEXXqntGMCRXBzHzsgI
4Jhss+zCckZJuLv10XxAGBhy7od8p3m2NgMQbsiGv6U0ocUIBoDc7If+9slMPDc5DnG1wVtoN6yb
I5lbVe4ytOfQpkQ94BPFkr6/rc1D3nGHCgS4g9KRDxErmZ+mP5X5+xIkfkYOyb4Y7fdtv5Zq59OO
9k+/B+IWiP7LxF3U4B6+667q66GBZ4UTt/FFnkJIU/LsjXKRjORvUrw5c9toG8oFCaOitDr3DT0l
l2yMJe4t6H8FMFBBX0x6Ge607hIp3XOmgLp1d4pFi1Qc6CB2S1nVcsYPfy4xD1SfOqjNGWlw7Ymh
5I7M+BWw0TD+/iICbDluBAX/k9p0VzpMlwsXOasckR479uquROd5nvBvYowslcWgitpDa0CB+nX4
IXMoXQ1zcaqQfoHxpKiMgkmJDI+BfBZTxZnq8EvUlCOOdeMIdNvWAqGZnpZbB+wfbfib3oPqE4Oh
L7DT9GKsarmoSb7W6+o6izI579GgBt1SqjQ4UZrGmc1w45Aj8e2emBEHBqbWHQX4YKspJKHomLmH
phsXwPUTIjbPexzAKzJp60MYuYib54V5p4wca/mcmH8YrHVG1QWR9q5neflIScOEr7z1+hJtEYTT
UmBfVNFs2DIgnZzkfgEmZ33Ru8wyDzhdHSrJPbaI82FAWHsaOZ9TNGeVQHOsd53DJIadqdLFGkGe
TCoLu9t2aR/cq+fJ18DSag1V39A/VLv/hNB9dxgdx41DH3NWZaKPvbahTHalM4mqyoKZYXZnhdb/
Xdwklw6oVx98iG0kB8yOZFpIm2cZqfseLKSEFG/Oiwen+48XNdKK16jRk8YFz4W5rJWUcJoRhdkr
1zBYpJLJhynA3hoStHJyC+d/QFu5Jr3WIHKDtwpcRabDcm8obcaCt67x+i7fWpN7N8ZxK+GCnfRY
KzlVXj9dOMDRqeCf5EEx3/xUQwDLH16RofrEFmSlX2QtsoiO1WVwVkaKRlwtnE0q+qaPiQWNnab/
nvmeAw6kHAKalGfnucrWLAR8KBoqO0KKfJYPExFl6X3YJvxqpWoMMxPbiFsP9iJBEXC4ixhKOAwd
XmIZsOjGFaTuY8gk4tLp2vlnbb4NChOXLt2itaV3dwGJ4R0EFTLwt3nR+UIGcLmsfTpVzxDXeuCb
XxbgFBI48kLVt3/wAFE0ShLXfE+pnW38BK+OaRtmPSUOkXRyy847RuEgFMNZgnv5iSm0h7dsKZh7
NWUO3haSobSaPiFhWyGYMfaKDrduN/6SVu/vsxogtAVHYDirGgyhO0M5MrV8c6JkgAngIWO7pNrP
WIYjip+kZBmiEoYlzVYwQh/FRImkU/iOaARvOEvUU2yajoc+cYImn3/ATcZadrMqzldg5kRBLTog
TMxBQ6yN4lklpJx/WoIR/pVV299hPr64fnsvPua9FpPJv1xO0B73dZujlfRvjv2WrT81Ka8fXlbS
c9YBkFGlQ9oxwN9+ZOnbz1Q885t3UvKr6cdjc/Fo64OAnglPzMQe/hRyTBbzFDM6qn6imOWhK4kA
EbwAfFqajRDD724q5jjPhDO5HgvCiIDkcjh35O/rMfe7lpOnic7xtNLcI/IML4A12tQxSSO1Ym6j
4XBt3z7rUxpjSMte/awebBE419YovdFvFMHA2nJDJyFrVUoGpIVH4KfPsG4TDvr6MqZALmaRe7Bq
D96deGPgXoN9h/2ZIoXPM2IZU4s0e5Ce83IPfxopv2wdhOrE8nQ00oX+gB35up0Glwz9UfFjJUoB
UP4afqdP18FoM/U5MyD9Aij9vTFBXe7H6/Y9oSx8HyfQ5YqEHxgoP6XAytojY0oyrk8gcWi8lsda
985tbgdel5HRdvV9kpGP0y9tFSu6FPj+kdpzcqr/HlIGZCg8RBPzzBxaxXIey+wY54DuTkAWicNC
CYmeMqiae0N+5aww/ClR2Ev/C9cdqk1CB/ZV61v39u4vNzXJs0qoFpCpSNNi8ZFoWey/wciq+wRG
TclN/JOqC7MQs2mHCV33acVtG5sdYSG+uUFSZcLdEnM3JxpYJnR+U/RDOPqpJHYhHaUvSPFxXWRf
hAqmx6ov9AZJRCVRPECbqP3lV6KhM9kcvUVM8S8on8GOwAMp7NdohjvtH3hn1fGggp1HhJmzbCfh
9t8SE6cBPGzChugYG75GlL/drn/8AMPJ2yjeJ2tLXqNNXXS0gZY+OoedYtn3lIG87BDZYPk6zquv
viHvgBnWsPb2sKdA5rOA76PNBWfJAX+ESac5+zNequ3ER+Nd7png20NrDDlwjbz1bXNMSyle9JLl
u8ETFJ4rYLl28KWUjwE78hEy7R/wSyLw2oVZbG7qF+Uk/XOtc2UOLZhs99g1U/zr+7PSu0RRHnYA
bfagBfNTn6u0kKkPU2t+BsJZNgCKMnVSkHs4s0RyhDlRQFEpXTLI7KHEM9uCsYCJiD2T3Sc+zrgg
GYerQ+rEtuaJXaL97zR/nLMxojw9pRG5DXT48ts2H9hQTgXwaEzniAyo+Ko5yzPpn3g5yfxnfNZX
bIpm9mRS55yBj33XgWRytS385ZtqcmdWs74lQaDbwzOVLRIm38u8yC9k0xdUHnx+Z586raga6auj
WGqsxMn6ibi7fWQGxwloOwn2vIdQYWw3lEdH5oMjjxKIoQfSw5cWHFBchNPwbfzTcWWqY3rAENdJ
UVXQkWXP6TOhgsQn+YHjOhn6c+FLCtWuFVJrscviivaq36ShBvVKb+gSdL2cxHQOqTGORC8LfOFP
gVa0VksIaVZH2e5VFf3x3R6OZ+1bBkYvhfyZatKF4X9s8npxsnHH9e7jxR6SWjeJPgdRy/dWv50C
ZCsi5QbSkFYjLOke9NzmmlJdefXJtalWipyFZRO68k+LzlzB+7TklEp762YfoqWbJs+xPpBOjtOq
xwbaprIzQoIqyHTFOW0gVCuyYEoRKxW04ct42jY/eCMWQGdXHbolsXDXuUMUn49qVDeM6kxZGTXS
WslXHcbXsfDxrW6eL/K+dUlq4m+l07ljuyz5W/kil9+Yw/hd/UU5M46OVufZM/8AFDD3M6nLcQ0W
jNcYZjpfeCi8wioq4i+XMMpYlghhqzRAMDILvLGFYiXekxMnvkYARaTiSe8JmsiThOzsJYDoGfP2
NzmonE/Ruin8gqzzowyg2c6X/7LmxtU3FpTfAo69mYGcE3DZbVXt3kSSFZNmcBu3JY92VQQs7VPj
vM7KWRDa9DA0mbilPaQ9IodwXhq7ffQlZhbs7mToUUh/fgw3amBpp9KOe5wIidrhZ3X4APdcOnzz
+kyY9Z3QGJ703znilmUq/WjOapnA5S7NT1bhuClxTVXOCCZMa8hjXrmHtUxuRncnQTdSymLRhemQ
B3b1JeDsJtPC81bxUDj9uNzzxcU/a/g+U6Za/QamMmF5c8EpAoTu6FrkHPYtNJkTmTI/RPs3rK6U
7MzTdo041gulSlLljML5p1Xb6q9Hf3ezd5X0U/HHU2MgvD7SGrEEve2g4NoZ6jaEcjxE7Re38NJ/
LYPkRxAjr/E/okGTgsynBfgPmtAdN8BrniVR3c31lPWomgAvN25EByVmf8w1AYOIR1nDhQbEFSg7
ssrnjhr0dMUK9pv6LGH0J7LHZjGDtsVBwhcjPi/XgNkcIaKgO4InV163huf96FzN7InOqGtu9BJc
qMYEHyhUN4Zwd5JUfRVcNbbnsBQuoy/qPPSgvhMtRenqnbW/w/2XI+S64wNQApYZHwBFrPIlvSaH
FcYD61lDkT9vpw40DRiJiIiOZVV6F3xcPAc/SvDn/34qT6DFu4UYMAikbxClrEV1bPLDZf53WpAX
OKb6pwbpQCD6Jv8yW1/XN3cPKLYQDybT1dFTIVQ/cNE/aW5oK9SzIQqA61vwJgcqp6mLT9Es+2Q1
vIqrxMAPt8RfOHra1oGyXNQ8Gg+VCyc8vWXJQOuDVU4ltqRaKzIFI7305qQEOdzxDXEl/B/cqg1O
Rl88XVVjo5i1EnDyrPMJw/TWUm/eZKf4jpPkxqDAjf0xAF+qurjKdH6W53sdfBPvimoyUrggsSid
j607q1VkyLH/Q9PndlsN4i3n3bVwpH6wqT7ReTZ0RooCTZuFjXXUcLqc2S1qESVoc/7gJnCNd3M/
8BASRwLTGx9mJRQZM8jzJxOmXAn5QpWyektJPamMtL9UmWdcIhuTvwo2YXg9jayXz2nK5jyoL5bt
8fDL3EdJAJ16aiFQeEpEuNlAFaJYGRxA+KwWJminKx1J6oXK51EDGsM8M5Fa7knVrA2CH0MZ6qJp
M9s2l/8uJrFxEiw7G+ffvo24ssUiwqP+7NA4opbm3f3+2UJqg8gnaK622GDSY6XhWuuNiQaFkGp3
ZWHfMI2NRPIW5kwkldGuVUB6eB7mDpbhcZAni/ArRduB4pWtphAf08ciQObDzVdmb5UR+mhOuo4J
7KK9cDOjABA2AFOU81K3TzRnzAcbW9ffNYZeGSBu0wddDdmjz2JqJtywKgnQGYuyqlsf596xc9Ug
t97XbeERzqLeR/LLFb4AzbgMqmhfNNuDSXHwCR7TzWi6Z3oE0+meoF7asyPn2rY5mEWpEJvF4JHC
+Wm7Vg7sd7ZYX6dfCgXGvQjMz7CV5O9gw/gdiROQuVqZuHuEaShX7Am4Gc+mrDdCf+TRWI2Jc7An
x+cW6Zd6SkLBGCqjgcInIEGUjJOGNAYSCPoyXg8yVPVkzbJ9EDK4/TRd8orqCdyxXtFi1kzAuVBx
5iDq3JvaWr3jEJdWYOwcvEuWAhr6jIluPjFeYbdsLWxLiteAqbTLHYqbE2W/J1hrGoxBvwlBqSJo
gSWBvHP6Or/DpDncOjoVcGTTOMJctOMToNW8suSGUfyul/NB7aSp6XZiIMLM9RvLdEMlzZcbfdVq
FilMMWwUH1dPiqWMkNKkboOQA1NH3apxNxxW7BJqtCr1krSKcZEH+903wDH2EaA4uxvxYMTxujAu
u6zznZzjr2qYMvlbVFTRFfVFl8e/KNtpTnInBoe0RkihtDgeHINkwYpOyV0Dg4/K5FL/CsQ22/rk
RPMeXPHXVbsaHPcfdyBvXIQQfaAgIObq2GSG4BNBti1fnuX1eib4AnDOGDYaiKBYTnmxAmKINCRE
gBSqzwSt2ZFimaEy+1j9PktPIJsHS7Jk96Q+knAXjLDUnXEnLm2gaQ4lKmm9JfjhMcYyx+Y86Wh6
UeE528018Yalddb+6Y2OFLx5hVuWOWUdcraYT8WGX1skAd7z+qYFqnkcNnLxY2/V0EZKVqoLrvvz
ZJhKuq1NoZhbNsVvRHabjBiWyE3FK/VDmCB4VpiqSatHuCPr0VnFs5U5lc/lE7MYyEXrQSPrbMt3
enIdyesir6PSGLDGUDwq9iZ0Q6FTU3iClzbmBqXz+aZ7vufXKE2eUzBIMIaUwO6wrgHlPbd9rCg0
B1SiZxzmOcxY8PNUsdh3z8ipZfoKCbZxLwTUVhsfp5I32wY6DsHx7pi9ZZ6rXyMWusJv4dywLcxy
nAGzUYTEo/xPFD8a3WAayzIn8MT8i1zTXyZws80faRM7JUy9XlUXIgdeJxZmt8JxiSoowFLMFmQ5
kRdfbyzB+MRaeD1ihs+ATn3onU71yRxQBWHSezCHiQ0I7cycW57qMiAsDUc0rag/BBhsAfIt5JIY
+TIm1cosB3a1Gv1Bqf6+oFz4GXxfGEB6EZSHhhhvq09U4Uh1tusXTwIQvyujw28/+h/BC0PuBTjg
4rJcQ6oeSQ+GCxDHSWncCM15OmWJdUlWjW+N09MH+OMzNTsgGQ1Fc34YyFJNGVwNEz3n4OjHgKqi
QMYNdlBIlR5ZtzlboNlNV1cO3DBPiK1B8J+aP5SyVn0yPAYCY5b4Q4F3ggVa0DIcrLeJWM/Mjzrs
y10C1Zh5k+MAzKUmnpW2IgSDDgHBDhyMJQv+ls3lVDqx+NWyh75YZons5eipwv0ThksJX+7aqHsh
S3pe27cLi3z7ElrPuitKtsCG3+SBpah4nh/0K/fj+MDTPQ+m5FaNLn3qevNWjIx/3FZxPG5nKGXD
kXa2jFD+RLCtNg+KJehr5+kx5khhUjJro0IKojnGa2JQylX3r6al6W4HA8iEBK6bgqML9L4nC4vk
6XFAOISXkayWL95hWXE9Q7yG/lMyI0uSpHPKV9fCrxtPHNinH+iEYOnTDRjU6Sq4SvLLBfAG3XUg
Vmvt35gifD9aODrZzRC92miZeFWNqOo2jwR1CKCF0kE9Ee31Duu8hFmYZChpEIW+PEWERLlyfB+O
KbwwynTf9b/PDRAj9HtIxJARwsgtj6nJCs01jiAU/Oj9wgNP8K0BojHNPokEmFfH715yptHaoInC
wRgvS6fxWrc0Su3PnsRizgbAoY71QgSprl6MqsiK65XlfUM73k8IRSAyq7uSaYD6olbn+Xr/6Egp
3DuuKo1ErTVoRjI0pDyxIvxy+ngwxitxVE453mdoJ/0X9O9N67HI8LjgMlIzVr3ZahewTXUoKSIt
vF9IQCejFKvXgklmFmoFBbBNlmZ7UYHTKIeLt1J5O/U5dMJqq5EujBr5548mFgaMuHG38xMHoMEQ
8Y1AA46oZuoEuPbXLOOf+1rDrXgux426Kxoz5bsjwUpv16EO5QafToc+uKiCtkON8MpwPagBhvnu
V6XyUyRaDIF9sw5iV2ircqNUqD6ydnSxYrEmX0zPDYTU1rmZ+1JbQFsM5ZQ9qZR/uArvFNG61Eau
Rx1Yyy3SD/zxZb+aqrBplxKFkoeJme4jrcongOUJ/X3VGXioyrjRXs6sJyOraP5TvvjvUyOOmWyv
gNWRcFiWZg3PqdBkpFUCk+GtH7YrhYUuxvs46YRAdanoIRfVdvToppoY7W6j9xOG/OqhyZ7J+ir2
/qEXCLg738xPihn1xqqnc7B6VIkPC2Pa1TTEg3MVNfpw/44+yaJfH/Xs17USMlDJMa84a/KQ/d8p
a6XOBK0bLXCnMntTYYjx+Pw3k/AnNpf3/m3NgJLkvP0JYuzUWfBJf+Z2zRcm33CwUVO53Q2/erGL
RPJqZ7iGwlVl+I8W3+ZKx7dQnsSRjC3YOkft8bVV6bVwE2sMhpGsL4irLZ7PZyIbVvEkY1dHCy/b
St6PmBSn4Orn6om8nSRRQ55aY+sYsmGjwvvabshD2oWSiITBkXKGsAnFvtFS2RnvrelTxH9YQPqp
dQ1+oI6pXCHy0qZX35qEkaTZ83JI8t785ntbmxIgy7dYwOSQUw7sFVAq5pzsQveuYqVe2OFtQhBx
Ybl3pNzUfDEb26XS8SAiAMcCuYmPXpCd75Zr7lWJHcYXUxUJybALta1lLqCHDpXFYe9yScbBrw1X
BGN5iXuvD0UGDXqEpa2svQxOzgQsHIPCMrpFRAKEDMsL70mYwOkdgCQYscY16ZmL53iO+jaUmbv2
Xq2Rm2dO/uHIDRkG12Zw7AwLToAK8slckVbLCDNudJlSNw/+BM9pstNpEig7SjC0SdYVvJegeL9l
uscOaIPUY65df3kP67PhJr/+k3bYU+tXDVammVlzE7lr74Eg6Vclvbt6DcWTJVRD89/qxTPSxo7T
7XD/r1D8DS3JvwfqpuH6/BPHTH9ytXLYo65GkIGUjRjZtTgpfDZ1Fmk3USa/dTbQeBvnHPt3ts2u
2PJ8T12xjHRdt7C8I9peyKqHhYoewvctbhgySREwtbnyL2M04DmGhx60ZUYLZSIfx23/Kz/cO0gQ
REhS9F9Eg50EfB7Pj56awCIr/J3MWPYO/cvsMCCjHqgfihhXMxanLUWNd5HaQKnZ0ro8of1hYaN6
BNFxgu3n8A6G+7OZfFzsgyKB55nlyaWYOZlL58gBpaH/R/284r8mFSZyL+ERn+Jq7QKzEdsYSqKW
EKBoL90sJbhajfDowOXZ1+2qIRDFxNajwcN0NNSV7oZ0KEADaIDDIWDbuRpmEifW3lIqUNbClmcp
Q/gzEbiKNf4GUiHapWL0GGuovgPc3fJ0z/kw+47RVnoA8S5XrvRCB18oU8vbjobniizxshCKG9BL
Fm6q3d7s+ze43KIFAectN7tMcNqJ3ahG4BA8DOZ3KgtJGHNtLK08ieyQpuIrARUfG0rVO3lpXCg0
u/anmcUtcoIxTvH511t1fSZDkJ7qZeissoenDVtz9x4XkXeLDylhmhe36KnKSZO2OFhXgMqmjzRC
yegOvrTOiwRaUySMGSyFPBfeWCw/LhI68H5KHepoy2Z4CuScFAPO76ixzAFQKNSZmE3yOPlLaIW4
Co7UUgT+REb0fTddOYGA7ie1NmSbqOEJ7ILdEn27WBNEszq+8DGGlM5Aa8qcEtwoC2Qt0zg7RGwl
nYJnVdzlNSGGcBzrHl37/b3a2hB4TshFPiHSccYg/+bE/XfGj+bDuCVIJCWJPb3yTFzugens6btw
bKzam4h3/M3T0zZYyCN/bPLop8g4j4E8WXRr/aQpZDXpStcaBm48V+8qu/DfPDJ7qhZsS2ApfiJq
6sGPNkR1zrHRcaiJ38SsJRh1xPZ2sBkHeEbQcZsHe7XMwcAkMPzYIXRguS7Gc8OrqtUsjyiJX4RJ
KfLSwpP1Js0iJOWZxOmI78V7G9PjsU0Itj5VmG+iiKeVd02yEeewtA9XgciDtTehg6/S3Mn59ZC3
IQ7E3l49tsGToVFuh6C394x6Y46j9qkwEiY7n4URJf4tM2JNyBc/Dh26I5yKaaaOAGhYT8/+1ctK
URUPplR2TaLvOb0PzMyuGzU+uXY6Rb4FgWIzVx3Q3xMbjiF8Sg8ZJ4QdcShZtt9gK5362pPP+IcX
MzpKeWGcm+9IVJaxlTY3hsYY6nWcoTH78OU6gWBX8d+/Sip+/0HV6Azuj8P16Tqo6Vg+XwV5msYo
e3r/OSgWfsM616eunitXfmv/+AaDavSHCbOwlmGpoQSiRFU4t8EQnwBiP+5j1LP/51OnXNw4gILM
rOrFIBxaWS0x21F5MoeOnYQ5m1F5Z99/ySeTfmW0RgotfXnL9co9F3JYG0txKZdHifpsrnfC2tc+
VB32PnvSjUa9chQcLNOcLvJh7Y7hTidkXQemdLKi2HMItqMBLqa1AJHaDfH1pX3cowExD+aYzFcr
MZgDWWoYJWan6Kcc+AGEDEmpC1/87GxqXHCfXLEhis1vjYW8Tfwa2Wfzd6W3LM3WJ/rollBdn48/
rAzDPOUGyBACsmJXbKv6pCNt88jHNzfvn1Ff98pLEnrVzzbHZdPo5x7kNVXXLt9C6iwRxBRZ0UaI
OChk9rFJmC3boDaqfojvA6o1H97y9BMfeLYueKJqB9GpvL3Jk6yoQlIrUzsjxb+955f9vSEYiL5y
nJbBVPpdeRJ5cHUZlZTsWfCjNTGnlKPq8fRhJGfEWQfhyw4w7Bj07oakttg0nx78co4BY15u6GcX
KBsWfjc7eeXg2eIcsMERZN9BUlZcqoa3WoaZ84dOJ0ZPWzlWeaITo94BmW9IHLsPJhL5ATZqNxQ0
brANurENKtvjkvM1UQ/fNTk4XOYl1Iypu32fl/KS+/g4JuXl8R4AvzkWYyxzXStcT7+qGpGocUyN
KhfCtEc/F8LpaTKELzdkEU/M3t7At3JjhrS7loqTO2XesB71RUapbBlcF2yoO/9g7RcR7ns+1o5h
LbBTdJUY+H1int050dygNQeQ0IRMeN3MjZunUnGoQ5xeE4Bq8p2ky4br9uUl3xRSg51gLS79Ic6m
8G2qTGAQhqgDh2Lh+mm64jkeyKb7AQG9HxdRdgTMoYBkC+m3bxz6oy6tgXR++SvFd4+D1z7vev/B
wd+Ar7e/0deHuCQMO0sVMPEm7V2mWQeajAiQeZwGfFr1dqJqDufTmX3f9vnS9JSzlWDnKbBC2IpP
qkxVeQn1DF4RM1IcD1g/qfJO5oAkaR0rZXm8v3K/99XM8kRLEOYpAHwD1TC/CjY8lpiGdTJuIZW+
6867DnNJ5LyFdQcUttH30yeOAEgAiI1MpL7pIa+1UHDbhHSC1shI/LmKSuLn/Jr9OrPfD+7Z24MF
B0p0k+8YF+/HZnRu5AYJTJ9r6uwc2vatiVWYidzgqwtZoCa4P3WuRgZFs+1hrlF6I3YeOygKUHxF
/Rwr0yUwN0F2fzwHuK17UxCP4oKfgiKGJRxl09MEmnNbwyZ55aavYzJ2J26zO/fe6QFqIpiJs000
//JAnv+I/j+xJkE/Bzy2PnViAKLaT+zO9D0TMVhoVs7zapRA4gNreBPmcR5IZ7KoPauS1vKiansD
pAbDs9NBC07/0GcpksPLQYvQvapvH+0Y9Wx4uJf1WKEOJ8YtlDx79lnizu55h7TBgmxdWTE7BEjs
tF3RFvw5f6h7borg2bbkv6jI7SgMflsdhbRMdAYqTHEP3c0ARZJG5hW/d35vmWdV/uvb9lZpxB0/
HerXhP4PygtDCKPMMhf+Ri3x1GwCzhlE7myB9hiZFzXRiWwG3iSxwqDhETxWD5TyDahn8xzqI8/x
9M5fIQpPuLRbMP66TQwOuAlhu1pDPG92dP29ILD9Ec3rGnGZkUdUJ2OAcgd8LLhTwDbEim2dIOl0
qmWPUwsCL/d7otVVmtWnj8/3eJBLTS15wGO2Odwa+VJykj1N9iD+TgYx1aTOpXpyyYSduPUr58k+
ALLkANHOS6afh0R/5DbwzcwLnetTTqQIsxGlpSWg15zr5Jc5kOruSO6nn1cUm02nqReI97WI3l2U
H/p7GIFZScZ66OD7bsxn3VX9B956JFUIwvu/Zyw8EUVP/XOdFDKF0bJ0BFgLYuFxLIKtypIn6iFt
ghMcj1fD24MNONNHww5oyJotb6h5rmKsNJYbynNkfZkAX8H4C/dK8PV82UNrcLqHIcQiEYzWmEE4
crVvpGlxO8jTdGkccV4MZCI9kB1/+D2/Y4cTqLjgBRcG1rjXo/mSpRLqAJqllYio5gM1VS0Sdojt
bD70kYjRTsQgbzity27d3EsKQibgg27nEkQvYcccYH49GcBY0sfu7dyZMByZ+0ODbjq1eOR6pycG
vnW6duYI7F8h5HMq9oSNNL9ZDRg4DlCUnnFKdRTf9HklvzcpsSFfuhxgrmpxCtrYtSQ5ZK/ljtBs
Zy27ivDsF2814Ii7jbW7JHFQowGaPsBKd1w7tgEhMYCw2yNwz/2y1+3L4Gz6YPLk7BRzIlfsNygw
k0URuKglwztL/lXkPvyVy8yT65jRTJ/s6XS5FkBfjlZ9NOt5nMezpVI0yP6kgOSiBhlEXf3YxJRS
Kvwn9j9J9XN42/8CML0aP1G9bqSPjOMdCzkuNd/FiwARg7uoXaAfYTzwMthsHbT7FynI9hn52c0J
WcXChZBzr65jF0iI3Vld4Rg8xSeVvG8GBLFoNaOHv/1zOJGj3IXuzwMhwT60kW7MPGrkxDMRgxKt
tp+v1fvDPFo/O5+OrGlCgtpRVV4DP+vlwamHk3kEGiL9wVO2GCz3mCMw6btwfZW2s/eYRbdIFQ7t
AgNinHDuAMy6Jgyu7FgfOyeKUl+F10lWsZd3gVfWKdQ7mXwgaG1FfV8DgqNS5D0sZdD1OVkoRYHE
9b9TjmPDmc9LlpK1y6L1eVgjJLIj/+SS+/K9tdreoVQ+0B3n3altBkNNH6ab8y2YEVqfWk0mR1mC
D4wP9vzjkMGLfpm1ZkoyEyFXxW6hn1WDbnG+eljz+9xxstuhfIzoKAvikprKoAQbnOVyx2eitjS+
zlEOyPoa+jc9Nw8DLvMq62CF8zPaCNDSxlT4rsVulYrRsw7pBQghASxZiAoa+63mOPPXqWlKRcBf
WaemiaaZSAo/Qxfya8lHVwqs2QrQop6cShR9xss1C/FviwLp2rTnqx3+jr6aDWC7Z//yc3DgbYVJ
sVQflzROZdbZEMsfbEqvcL2p0VkFexjBEZdEE6Lx9Mqiwxk7krIA7VumbyoykmlxrHJ5k2P0Ph4i
TDMEOve5SILCxPWdf0E1YRx7ysHYytqdTi+TfKHYJfE0vWdWlWnQp8wXqx/GiJAxEj0Wq6Dkb8t2
vk9kacS0fLuCzYu4yzPxqrLmIL6U0OYwKRtCTQmgmdAOfqAgGa29T8wCh08CzAouGwpzkqhsQ0o2
gPZgoSZq+m8ExkiwTLQeodI8RNu9OnDzdcbPpZF3gCAN9qfQpPZ3M7ZJ7Qm+/W3MONmZ250nJJTa
nK2UtUi5CEahQBpkjBSh5pCA7NaqNB4Wme7NZiVm9qR23L+wohc+vBUw1L3bY8Vulb5QQ2BpbYAC
iyxaTw1fTZspDVVMFQ4xaM6R7rX9wBaz5mZx7uIIKao4Nj20UwA95XI5ok6s9ViI0/bgvES3QRAm
ecn0rLLeh1rs8YkKfPDmpJMCeZocXOHdGZC2A+7rAd8QEgt39bxbSmxFC2tQSC0/MTnB/vWMqzjh
PkW/JSdTgFLs1TA32CzM3NyBFmbpwqg5Cdtrd/++oFdbQcBFLdKWb8b//tDl2lBhQGLaLi6uo01J
jJ2hwE5S8MfAVoG65AWX1kWKWYKYezI/CBf7Gv1CCt5lxDgt6s4n9AlF7HqEtzrzVvxhn8X7h6I3
M1Vbse0tJKQfd6ep15vLyPPqIv2TVXgecYR3obHKicDDtuhAujnlzsu1AhTpwlJCpvZPIsWbYQ+Z
sUEsuArn0EyKiAKfCWrGPzyYPbRFqlQO8ArKiaQYxQSZ17hA6MLdq0SjEafVMaVWLdFtIJnS4EJ2
mRd4Y2Q/+8uT1oHncSRuU1z0aRURvco/tvDcye/BAqLaEbfT3VU8S5KxEBfn9X80MxrQXkx/5OTy
NZBiIFNMgNfsxKjtuZWK41uKMnubCPkBchP7UXNchq1Vb9TO1sJc+cv0A5a1Tsv21OSrQjrs2ecH
UcdEQe69P9LiY2hsqCKRc0icb1G2oiRNoGHRXiFa2eSnXABXnD1j5kzBqnu0IcFu0R/FmD4Kb+iQ
Fo0KyvKy9/ro296CPnzUp6mFm/73WXPR4Marn/ZlBSeoncV+EMEPlppLFrjPJSzkUHXvBDIgt7K0
1VL4TiqHKpkN1twC/2RbNU+LChvLSdpWtTPJo5aryP8bAOrt+htpHXqTeGg4E64GiC1B7F995aBN
KpsHldND/0lRAkuxRSoLcyjOMajle9LW4R+i2PzfZy3rYvu+B5g+oOqZncyckPq3y/SK6Vbar2GL
t6VsSU01Quj6UQL9V4tD+TuWvvNzdNofVENkcgXgwZT3vl0BW5hNPZcC4Q8ubYLRJc1z2UKKGEYZ
ENCafdw5VTqHKLbZsjN79TznnvRCsZ+Y851aDh5SUbhB/qdu/m04SJlTKLTDsL4BE+uAKtSMZM6Y
j2vwOlkkq5DqcPJKDF3tYl71NLdIeonGNY0bn1LvtqOFR9CNeZK8s6wmyCZFb+KR9G+5H7bhqqR5
Pm7XPuqgbgwV4IqcZligdDghJpVIpF119TSWbdH3uIY6R+stcyns4oVBMZlgDiLm6r1LHaiu94W9
bUFEpkUnTMOH6HG2ONuzfsZZIyYcFjAK8AfK0Qfmif+B7BIa8+ym3okdT33TQ/L3ONLYzeJem/Xr
tpQrKCl891UMiuWaLggLHUrbN7eSIbMo4ueOjPUieapQrUrbQgKN1q0VtyuJSNnhN610uw89Vy70
u02uAfUwWr2m2qAo7E7D0vZ1dwEI4VChgYP+lBH6iPvRU9wlPxBMSt7HHpIJ0XGkG94gNmis9PbY
jiAome4abrAK5Uu18V3cOP4lMgvpOr0EwcVC0B/cgxQ3uf1Fyvzh2j4ZwhwWaut6thwuRyrYlCHS
4dPlzl3j3VMKQXVf7J4phrG5Z5iu6zqj/x4feVqWxAHzpOmwy0obMzCtV4KDBTFUTXtTs4iTnbmq
ScVkVYLuO68G7sDBBXQOgdXY7gGPI3qEAois3xrbmSbt3z8dta2PPhpwuAx/xQ0Uf3ttYjPw1U6x
/fZoyDb+u0sDfoPzCihrnAmR0Rfco5VTjwtSvwIQD8Kt9XBBhk4ItQ8pE09t2LpUn/eYvRaYJxlh
xsS+Nk2d0C+lF6pO0LwKN19vF+T3yIF/1+KBEg76pgKc2M2w+ZpVISzUNyzNrq043zHuLOMc7VdC
KV8gd6KZRp/HisoCvQbcKf4BcRVKnDh4Jr3iSgQZ+B18I9/x4bIiwJHXCu6mi/zZjdCfjwtwczho
FZTz/JFtTqwbt9kC+msyu1FDXcOSAUH/io6y0ZVkGGMk4i1CfrQ+pWiCdgyY7Xs7qrEXM23ARK+0
amdXXSNUthx/ZKjK4Eq/EJS+bBzQutMkIYidktQL0QRexDQ8FaWtwoNmlLTiy1h4/fbIJNZbVF7w
uATv25WnaKF1bVSfU2mkTul5Oq50cT5dz4u+MnCOo0YTVm2rTCi3J7akP8nG/RIQrFvBfSf5pQN3
0XhgwYXVDZtaigM5yNRu0L+5tiKiq+EyFfrN6fNngqJhG10PUuj6UEnqoQg3ZB8yvWetQP8Gd3pV
YUBPcHwWGJy4ipd/ZviD16PNiqHw71bwgmL0I37i6ojTtPJ4iyO9srvFiU0tCBnkTRGr4yN0XEyK
1n01f03M2AEnlvVHxlWL52Pa/B5oGqmRjpknMg12M0sLdiFq+AS8Xm7E6KmowQ+rvLc5sposLuKA
+bAjOxEr4Nfgz9mMk/weYiCXLgd99v199KW+I2/6IpxLs9nvtT2/baG+MhBUeqpjkCryFBgc/ZX7
1gISK/pbyvq3cwjAMfb1dq3QHYfyszdSuQwVsDF/5G8VBhPIyhunm16k4bUiwXjL/T4Qka2PuDSt
gM64ZfMK9mXS6ggfOe/lmy3tk0QFi9mIvlH9scormntVgeLfxojCCMrrlsh56ZQP3KSk2lzHabNE
PV7IP7J0+cpyKp5cBz91PPAx+r1acUWchCRiJLttUT2FU1X4NlMUeA9uqM4cdVb027TaRIZuUUAW
LEy029CSu9yDKlmOVCWlzFdG56rgC66OjN6WYqy0WX6Q7hw2AEUDQNOQ8qk1bt7olAcc6fGD8BGH
tTkQJ000dHZoDBCUsC0efSndICBsF0fkl0sK2x7e2JtvAuAjDre19f9QjixHhXq/33VK4rO8cwTt
nql3DpijOWD/Ja7/9Xq/Z79SbrW3xi5FCqMTD6wf7JnQRXaNhWYffQ9Dw8lyLuD3xQmh/nlH4QJS
rwcVQOIJpORIB+YY0yOLV52giewppWNY5jbTuX/eeLRaEQ5+OJnTpgzeWWYqklau4L2vMAhbryrl
Ms6LtOg9xMZGcp1jlTEjqWcPhyePAkHAvEuVo8+W3JhEY26EATRoyvzfO/bDJPuLTVL/xl5v20ML
2rUtzLFIY5pUq6BW3p9xPiz8GVSsoc6pELZvBc5kkheHpMb4qt3IA4GvrLmFyhCvZNaiEWQ/sJPk
K1Sbi7tI6PlAbBfWtRFzXfMrQ3qqiZyQa8TcW4In/+VLcDqjLcm5ShK7yKX8NxzQMnJczP3kQPkG
oNt9p/o4Tk1ryXJDzU67Fn/2hfZzKJwf5F+BerW0BJFidbFPUD4S5hyGf5DyGssGRmvnjp+uOG2i
5+S9CHCJ+JIukf6OK/sA49XccnbhLUAy4cezjiqwAPAj/WhIU99J1OQM1Ryo3Q4uvUo0TaVDy3QI
eWaoWq3TY8eDRNeJBCHFCwCppbtdVgA3wMR1sqw5HAdgfAhG+m7O9eMkloRM3qv4jXWbRjhmbRo2
I077O0lcgtrcI53EoLayUzSCUsAr8zeL30N6ldsbscjmhptjkzo9VQFdYmw+brNEx2YYBGJYnEpC
T0UfMN6H+YV2C1JI+A7am8q8ee3REIfy/migMevH40Xkej9f/Mm+/5NF07TyOvHbbU7HNIsUf+f/
3rxuhcqTUJh5ie5m+ORZO4IQt/Rmoa11dXBv8UgTbfesc1vJtrGBLP/7xOSohyxgcwSfFf5xI12w
OO+snnLPbMUTh2on3sOksCAuVA7xcpWeL9HrxpqdZbK65QXTpUVAh2eO9+I/q6UT2sd88TQExs1v
S4nLThm/U75I2LXVusCURW/W2+U3oF++hwKQD5dB6Zt96/hOh5dnl8K5Sqs0o96mTBDBljqf9bIQ
4nlda48ORNMlijtjEJWai9bKkhpzkYOxrfpVRvn+tl8njztGe7t6qofXn/g9VmtVA/SUmGiqsfLT
b10LwmK/VuJYYaUyF8rI50H4+5CIgr01HHPoyZrMsDqHSq+wgXlRHGTR9O7z4XTPXr63su1t9HIy
oaA1gfNs+S54ruW0tQMC8s+fOmpskYpD6RBCGfdsoEYC6Cmy6oAUgc2+EpIkJWdIPcOBq3WtZZGY
gzJwnv9VPOvO3m+lM7JuRa8mC0V0BHjND0P3HB71H/OBV/orgDwMFkHP75f6ksgioRmZsg8x/j+e
JyBavYxKd2bDbmHUuAqflbKJvQbcwxHc72Se4RwN23fcW9IZrRZYRkSMaQ4/fr8cZAwtVR2nUsZ3
z+XoxejfiQk13K6qC3LE0wkWuTg0HeQ2kl6hRpy3FFHW+t3+vTrnuh6hZuzjLF6ZKoptsyO+wS9X
+P/OwH6MOhCgFOWTlDpZyiF/ZC03S/kydlMK/eGTK856T3T0tlWNyDg004W61OS+QZ78FcZMrrNq
+qpOIxig3eHAshgCGCIFizjSSABZc7/f348MSZpKx6l86ylF/wR74cMEUXFsO1tQubQhW+MC++Ph
P1uVaekRy3VEH+dWibjteprMJuqUCSFqFIdEPCFxzZju+Q8ds01SZAYi2Z0tJ7NceftUKlB+s3C/
S38mQNissYTC1Uxnq5vh4a9AQP1t09j1hGTpnKnB6PxrEQkCLQtC5SA4ho39Yru2lnxVC/RkIFCr
314kTdpe2dd+Psa4+SQR8tj6v3vrfKYYzeKnF0/HOBFC0490l+dXtOlTHhh2vTRN0ErSX8y7aw0Y
LLorpWJfEQbUTN5uK8gg3qV2JzpfP0nZ/VsGiSXBHJN0mMC8WrtfoigbzfGsUE5TbjO9LNZnkcmg
LsfCzJf+wrIdNzX3zpH8R8dlKDmTLbuW8YGnASTuhhtsh322ypo/FITqE9I11sbGU5mKZYD5K8ym
8LxxmHFLYFKY4xUiyQzJxe7txkAasYVbxYMldNByM7Vqz6WNoRHfA9veNqOhLgSmSkeB8qEXYrcH
DmK7iYuYTcQ2hrwNFw9KKjYv29Okq8AcNNNKZYfkmvtraf+UZadV7uJWj1H00Mjm9k7zZAL+Unia
YL4dHVArYLchqwi6iPYARvLtCqng0Z6hx6HjKnXl8kuWuyb876cyyYtBOiF5odo7/iPEaDgFiDlZ
eNA3fWMazok14fT7pQrUxfqCpz2tQN9cxZqcuY0fNwGb27dERmnPq3QFViZx1ftcImGJLiFAwRMa
2HbYcMv3E/Zxw1zxp8lEWmZ0xEsk+/kyMViCrOW95DXwbDu0y2ggUjga2bjdDoPo9JZHnfFeHdUt
qQ+WM4E0aIedm91Bd7XlEB931LRJ/0LkYmNyz90hycW8EnEir/p6fuJHRgHTNWpwDMaQgTWHVGB/
acbTMGvlkT3fds4ZxuS1d3Lj0HcATt92yNZ7OIqJN4bFcYwudOc7pKTxAAT6hrADywI5FUOxe7vF
uW9M5Aez8l5ISYVec1xouDEPrIM6S45XyXWPD89LG0XLwF2JF+9t/WnYeVB736QVRW9FG2tp3X49
pTdwJuDFEz7XFSQlsD325nl5qnUOyFUZSbxCRQT5LjCW0Cb+8N+4kZ14lbQWRk9+Gcf8X53zPkXN
01wsyeYLMAweiVRpo2WfdwIGrbJdfnOEQjOG7IjbDtrGza6SzVGROdQZn+DFkubDk55RzpHxNPMx
ENoGL7af6sJfpfdrl+ARr46/q+D4s9eJR41E4rMHBTuBBk8TXcKsorZg7nC2lwjU+sqwyDe9Ihyx
Xe/gGOOYX/Gq6rP6/ewwQ6NjG6vWxmBqNh58zN5U2hD7nPGRLFJpTZ6HdX5ih65z3f6euVY9EzIG
1duE2YUUld9jHhSzLemtSgY7MWcOE8r6LVycn7qjLk/uVUrqnGay41e7jjBr5BdAulCQN1CXpvS5
mD7utMta8Jsqv4QJqSbdA4N4QGHm7igvwvL5G1K607OHKTnT51Nk9PNGLT621yal2Yp7LeCFS/BT
Y+sDaCFhr1bLdr3GL+NqyXMGr1ny1wc+ovq6lJ9hFuVpaSVfppIWPzk/Kl2+B6g87PUNuOUlVNnb
hyo1FUsc6YRN6h0YTSbvp2rR4mZ5U60oCXDFfJ6hBRwpubt0pWfJcYw8/QqRkSMVqzGEAFirLsIz
oFkKD72PzLTaEov5GTWDcIg4+t7O07rw8GsUaafZYKTqxGjZIa23OD7Qak3xq6ehMr7xWxAgh+fE
dUR3r0RAIhw8CaZzbAJivn0YIZAvc2yvzLIhfDTXTjTcDF/i4BE/xJTu2ORUSNUJy2Ee6p2IrbJl
Aqdn8+eux4dusyFTWwBrGbfOELSXnUtRQUgn/Ssv7kL2X7NElZOQ8REtL9aHdORvvvwMI4OsvkgD
VF6D4TVkINeNS1TsAoYyRjwsb7bZVBDf3s0MehXXMxC5ubl/2d7tf686qck/7CGge++USaGoyzhp
9lqiY/2rCg5GidhITo53lDOP06kxcM0Tl6nKoVtd0PdAsC0FINBi6WK5/m/DrHDpDwD2HAlqEiYS
3bHuW3AgVHGW3AN189P6yURVl4xGxofibf2XGifiY5wT9FX4rlqXOQ9T3GbXeet/QGkLaDXdpHU+
1sCQ7c36jRlc1DoG4PGozQvidSDhyHkI88jyhcUin74uU4E0AwPkOkaBWUjO8td/tbb+6wfLt8oq
UCAXgwRJqW1kjLFWdrMmIjWyfRe28lzoR2GzGogZMm/ZuBzU+6dtS/e2lncSmVLAOjtiN2/nLCLc
+zQkiODxouBmTbh8FM/i+VZ+Adi1sJxnUXoCMBCWbdTgcZgvqSjfGqvDbjNUF4RXu7SmTb22D4An
phY2Iz4019EqB4iSFRAnR9w/sBJGUbO9QnsKpDbCQ4/ylbLKA/T6AaqWUIp+4424Rx1BIZrXS46u
vuUw63mypXeIAfM2cQaRi3Te1uU0tGeQ2ItDQtwTv096BEwYwa8+Mxw4RDCSgieSk9UiyFm4oxik
U7O5L7IE2CTGdqC/SZiNwQb5RYyBsAgMnM6ybaFTwyRFBRhXTeHUi+OQJf/Dl/Em23Z+vkVK64LK
Wv3ot50ubKhlKAetMVGxYykS99y+9J0HSYg4Fappz4fNSb1Z+PJMZfbOzn//Mf+XYXdukTVmddfF
lUPhHg++lY4q5LNsrTAuxCyzyJHoOMZIlFo8vPoICoyVk0cbKhlhjxTjZ67JhumMqZgW6fkyF20n
IDcgEZ2/oBNjgn3EMVJpmUJ5hgCLMC/IYun9X0QVHSAwTcnlQkX1AXW0xS6hd4I3F0os7ep2pgXv
+HOOKTB9C7hnFeDO0eZkhQEvCem67iOUH9Eau7a6HmGyxTjt8XQKL55fo6bSb2jKNGuEeNQrj/wy
dN3TQO1boNI2LKr2Cy19A6t308wSffGFAVpejJ9GEq7l25ryL+0bSAI6mvAxd+9VG1y3eZwRoSHs
RduuEkHmfslaqepTK30IgRJj+rtZG2hpSmJMd6PrxCYUjPeyhieBXhNzcd+wtumR3Smy331BfgrH
NcjGNbO2swUbp9AxlzgRvlrYDqu+EtkB3JnlTkIrp3xHpBh5MEFq+oFaB9mmUBe5jLUmsHvqZ11Y
0CBs209k9YJtNG+evqsXExk/1MUBbgrgD7zt3V2L2USNNvwP9yOmcFKeflXwVwOxGveEre/mPdtF
WU4PbvVii+r6UDHoC0IlUGllTTjOj/kL0bAv9ix3J9H3gWFBxdCV+Tsf7IzkKdC13U8czQObTvAV
fzSpQx0QJ2EEgvn3oPCHarTQ75igcrx0KX//kMR8XNZv+4jAGL2fGCkEvzIkT1sT1n3QhU3rpoSH
YrMTaHB5lOS+A3p0SQkIA2i4Hu/g9D+psOMNFQTsaS/O9UCMp2x10ad/Xnbk6T/zST+ZbKPyo07r
sDBG6T9DD6BeGPoNr/BPx5x4I7ijjXNGy/M5M87UdQNDCXlElshYJWJPnuhbeVUB+2eDrI3AOwYU
msiPfIWn2NvWRZebkwM6MxQnVxBpdwUy2DQsuy48Qg4fMgzbpIRAZCv6Ae8CD5glCRK/S29u0hLk
yISLTUVEAiKdkidoA/TGAmT5ospqMq12D55TaXwNGEuQDvncpOjlPW+ZOMxIi8Fd4OymL4i52XCz
BHCVo7xQa6yvukp39IU4WjLqo0WOxW+Hk3fcN/m6RbCqYf9bJIj+0NVjWB2OWhR1Ng4rQlB9FyhS
8Qhc8+y0vBVmjoY6+3cExiriey+6LNomCfvMPyGdimHTonG2uMzcwHfCyvAhb7VrNSpqdAipb9WO
KgJ44qWaHqN9Iqz/qoug2sp2Pngon2DgHa5TfMhiZVuEaWh0rMe0qmKVlhPOLsIhQlma0mewYwJ/
8Qb8RVvFL6dCbxW7TVf7qBgxOdOTWxDnJb4XK0Qio7NUeqVI4FSRiZvLnpveDSOn+0u8ZORLoD49
rIispnYhLmQjMcg1IZ+m4WGQjrjhc6BryZgrVgErojITmXTpsK0iBVbgtYTTUh4qlTlVFyaFeR4P
/CS4K2WjZkuURnYgI4JgR9VL4FtBHahjw8j/XMiUzUc/1OBdBLIx6MwB7ESYirR+qWfIz2IRoNKZ
Pt2aphuWYD3Rk68hdcqp2mwJhtRN2fg9T/Y4jOnyfrbmpWY7b1+CqJhnvwFMlwVlww4rj2zRUgHS
MNC2lgqQ93vYNgtFZXvuSwsy2q9be/EGc+SBPzz0gOriHbI3VYefusweqav7RmgL4udfHs6J73rY
e4WDOJeck5Bnl8caP9i9W83AZzIYkM1IDkHaBjAZQDZM8kYoKxJF3Ql2kFEg7bTb8B5e1+57Apic
3+smYXDFS5jpX9X1nD2L1naeTJcEwintT5Jb5Lgkql0XXTwewkriiG6/8gTiiKlTHHM6/MTulEKR
BwVxhrfSkvc818+cCfcn4FR4KXUS5D16qz4K2n8dqFeSL1B7OeFwT28jeDwen4E9FPFR4HQEtchY
u7aYG+z+m8ETz72+AyTcyjnu3o8SIOfWjaxAZfC/fugIv/VGUEjVylosML/YiwzYXpryKFg5Pn1G
aaOcxPgIEpasl3/a9+b8A0XzTEBd9PI0WJgvoQ9GlGpTFeEiJrygv9cSkHsEEvUh9ydavT3vlkkU
SJC8BhGaEnXYCqUGgTEDay3hQAy1K0XZ1ty1hzJnS0PGwjLOFwayeWHAqtdrkz7kekg2pUSGgSLg
bQR7/LdrGsRZVv7y3z1Lx1vPDs3EGcxzYAZV+f6gSjRpQNacLT/TrAoGxjnm16LwFQMPifPYEtPX
87bQoEOgSGNJg+z6UzJf/N5/8pnKVCEXlOabYPf7iQEBKNZidTuRzm89zn8KFYYoBdVODc17TSqc
+8Pwm16tsZq4sMnvbBqJGucnMK1EwSQNEXguQZleC565lJPUpXgkUEon7WLnCJFwWAu8Va3+j6PO
tZy7o8lB2sRwbfRqYAC1MTM4uTPo/qn9utCRJgwIhzwqiuCHIqGMChxt/1/4ENxV92vlhr7grS6I
KYTsrnF0aShV8fjIOvxOAu7TwYIgMNX9tfxJ/IeZ0IpMBox+79dNtRcD6y9GPrNHvYSH6nLuJTtO
y07HNI57PtVWSUxea/4AquIwndGjkaSLhDowYx0xbYeyrByQlwIll1XZTY5tgwo8/EnUdUvAq6Vi
0/2lR4bItNIU5HtF11zkiHyKogtXEX2Flcnj8S2EuXwVCowvA70k9kRO75/Y8C7fjbbyToJjSa41
T3er/SEOgEwlM6JojM963X2MPq7KpP8qd/55KbB4oqFvv1jRSJUjV0/qE9b1crkUx9NDkSoXg6os
3KfXgTaCgnf7AqMuadJsWhdkMD7/en1r8KSbhEil7imZDICdHEV4KGCsV5j+4rOIdo8UfC5cOFlf
4jqAuffFQkUoJeAqkEU445HQJqfN0QmQK5dztoxjd+ibWpCwsPOl6hwf5gFT/AAWVJsiQREAZQXa
qorPYJE1a7L2aA7gk7gwNbW7WqtXz+StUboqlBsG6XyQ25R52uJnSEyiwN4fhpVc2n3GM33kfm0L
hl7jr+RNVQ53KGfl5+0p+IkFaHWruy44lvRXHyPwh8u8P7KVR6ZA1AQPNAR9WiyeJDUX2jB76Hns
jOmJa4pWSmDSvhhpU7BHPg8U68R+eqrGOVX7bqMI98m2QHncHmZFrGruhn0v6PKNyahip0zaymKM
X/MlJeqrmobVKbsHMlQIg7U4eNssd09uE9j1ZM1zzl0x11L3yRxcHJ8BQ+dafMVNgbm6tXQ6G6YS
fkT705ugbS4gazAVittB3l4ArW2YJex3Yt2X5nXXEd6ixQ0gYpef6UAHI8cL7b7qZF+EBncn/o6e
komgj+3NHHlv45uUfJgHtyVEVZ+/fFV7xOP80yOGXCc1kYMf+I7Ja6+9eMGUytrrNWPuJaCitV59
VoxtKqdW9iOcVVtGWItR66SoCAbdovI77PICa0IssvmOGsQKG4vukBsh7iJCFDb4wRAHRfhHvOry
hVRyW/cUG68i3Wf3cqpTs64Fvtc2snRm1FqcpU8DvxCWOt+QmsZqNHWwPoheecX5R5s62z1927Nm
2YUzhKwp0XSQcOg/WHS7akdeNLpSwkY46bWmRg+cjOlm5R3ZFmLsA+Na1r6ht5zcnqk/9QfUWiMC
5i3vYoPQ+m7XbU14hv/B+Ybj/mTQF8+6qr5f8tSqwqB/kfmm13X/EMTJgq6fJAh+ZVsHlLUVSdOb
YsI6JiPFRNF60NhjQcB/AW05DphegWEAT03iMIrum2J6C4C6CGei70rX3YOsWiJ/4oRSRBzApeI7
e1j3R8PjZTEsq6xJ1kc3Kj2d5tAKtF/WO6/w6u+0Wc0mOh08JaGq1MgwqEQ+oTcSEMDCMPBJQfbL
K2OxPg+xzEFd1Xl9rmU5W03pLFRrVOZUF2+GBosb6m+ldFIR2CK7UBbn005NQZv1nsHXQyOZ2qXk
csQnfclgeVxOr1rMSNl4osuYlzgOJrFrEPnwTq8X/obNhxn9dDR2dmgoeJwEBS9WRb2TLtUcOZoh
hWn+BL90SNVSQhKkHxXEykSGGN7kuIp2RjS+6xLYAtXyrb4X7gtz6CRxOstVS1Mh+eVgJNytxit8
n/tmf2qi8CeIiwfVL0XkiT9+NACCh1lFuCKjQIxWvxKTgOYW6CXuKugfMRRD0QRoDiunnNV/8o5N
4N7txNz9D9mrW+Kz43QsP9+/3CxcMuXjsEtn2O6YpPlMXTrHcVbGbXYC1StrBNa2hR+0d//9ybsk
/Fj1r76KjNVt3DFomONFStEXsg8AXqu/XoNpQdhU2pci0GGi2twdQyeLd8RC1dj1/v3vXVTRDU4a
ma3dx+h6pETz0+h0D3wIl/7+2dqkYGruL4qKf48ZfbB8khPCu08kh0bq9eML08pESSSQSCyBFe3o
A7Y8mgLoXUgXFlXBHnOIeklhX9Wl1+CvYWHD7zB87iaQnfFy6pAh5/ZvcyUJHWg2Eo3gIpfIYmPR
O8C8LATpFzRlresOsWsz6q7/Yqwq4iirv6+MuS7lj3Z9c6a5XFKSxrWsotq17lB6xh0AOfSHvrXq
PEze6Rd5E1pBDGUQQ3tWi8jPzcoKpuaf/TGR2J9YyxLCQ6mBF/z/FkD1hntXVsOKTtEvW7DVIC49
PqgRrNBNQ5AiIN0JMPRp7x8AJl7DAp5/RMSE6q4iH4Izh+Gecyz/oS7On6usSnw018sQGbZCjFO1
CG4zYWIZshZLgXwdQl3KORnp3dAp+9r8fSO2pf9XMUUAQ7HkdM/WXiewmpYv6CCZeC0TpVBOJsQZ
Xv0JZZxQJdpCZXvRDahp46Y/uHLs/LB/oWy7JCtSm6+ye9HPge+ThrNNXdFb1Uk3fwH41a6B43Yz
8Vs28hZUtPMzVPwrU3W3kgNASj5SAiPT5cOMtDP4n4RQpSgkFssWLslfTMWhZOB95bz62GtXrixm
OhhBGIJH5eJBiZ2szUR06EerjO8z5Db+SXAIYNMIvYU6D9c9dhaokARlFuDMlfkHbn2R21rUnIXa
nYEosfuQ30X5krHL0oUzqsduHMRwiWlDtaicmD79eSHI0HaGN8ADmqhO3jcSk7OfGxwqyr74PMB4
yUT8XsnNMiTWQ35VDo5QZs7jMR+yrE8FxubX+mZRfJTSiU4y5SXViFIBVt+IWk2mmeLAVCu1zhpE
6a8mAnFKQHsbvKld8Nb1O8vnFabtgkaXwDWomieZWJZE5vulaiV8Rp4AkwLd5h2Wfwpgks1i2JEJ
CeXb63ehARYiynAtnNQJzLOayiA+kyRDnyk2SY3RKxpR69OTzbhi7YAB0+8Grzb1uDddFVbqXiZM
NOikbSVwQn2FW3OnAaPwIfiKWsXCwtQ9Qh9hUMDQuczCnHbKMxB6lu1aNY0PjsrGbmIA+w7PLsjm
kzSgtFNHyrGltAwuPLM+VCGXHx0kwev1/BHs9HkskqfZLJls6Yvgdem/CIHyTF+FWmeaBZn/ThVh
7wnenIhojXWmo+SzzjhW1Hpyl1e16UMGg2IScCZv9vVcVhrcWMCmOpw66id9fD+pc2xuWSICD4KI
wFJQR8uHrvng+bCiU98chb4odtju9NgLxhKLxuu9I0hnmoHwpTlwRJEd38/M/sPmEFlYC/pcaDXN
tIal3/0yutXwa4X5hEnpqakcqWiZRPzH6VQ+VeS+EcwhcV7nk6WZINUPNgJkBZx2jJHX+2kRC2kc
KW5hdh1oLTwsHFIUVrKXPSwtY1BV4lXeFy+lzmT63P9KXveNKBc3Yc22U8D++o0f4tjQggMW1Q9F
iaaA9+HtErTQoFvb6xojBiMDPVxxNG/Vnf7sq1kVlyRpqd/iS2LwZz01KkW6990SZzHFEXdCLqNV
v05euFIzyhnRIt5+NqeV7ofHMTG3rRZxf5oTdcQ8d4J6UIc6/rWEVOxGjC1S8FI2bBiF/ZnxqeSl
cBR8AzOsEIqtaP1LIwtaxUpGVD5oA/wzbrtIhusSa1CAVX/BvjgxIQ3kP9SCFcYp2WoZcMLZrxvW
ZjEheuRYCAGad4w6qxoDewtwjwtRzeeIK0HPuenKQ1mtzwbvlfygKD8oVvljZkvu+VPfKVT9vShJ
QO8EwaN4CMsjvbWNdExE7RDEqTnk+H03T6QdyhetgYJKk8Spn29QoVrAxGeLaA12PvWNePBjms9l
AKVZxf4Q+J3NRjH6wZk/Ha2bZVKyCyiH/XJtCBjwItSRD7VAvjSYFd4d+aaCf8SsREDc62gkTQO3
3eeiINJw+BW2CIjQKLwHSld5tiZNXwZSYmZDPKRIeAPNQdp0HmyLpZVv80UdR6k7Fvp1z1uuacR+
oeoeOaNhxeTC9yIt9aO88i1qZ6VkM/LK3TswUcQU/iz1EUlBYto8MD5UVQx05B7KonjUi/i6/zbF
BQA5S6nTeOf43lOg5Pba1bvbuD9/kZzXg9rmo1Havj2prF9gMeQ1wOqueB4b0SuE0HNf3uGGMpon
JDqAhQSKFWkRESlbcQS+9jvGQEUXX0HYIp4LeV0cIM2Zl+cX5htflyCvlID6BhImDgPh80BzVso3
xL3JynwPfqXNFC2dPmob5aucGK9gPEPuyCynKn5yzXZAwFixgJ9NuCOwbkxZZWAmZh/ah/pN1oY2
LtR/zN0+fqi/z4b1VGn7smHxvsB29z2m2dVpR9xt8jdSTFy2+PbpBcWupbaojIgLoCEUqGgzEKBk
L2qcVKL8pt+X0/q+jUuxKxnfLSmTki0QDPXbKLVtIqyqqJKkJT3f8cUmE727vDVf9Vim7TTVFEt6
4c3pSFSdiM/qO39KjNtaHRKBAwqbN9rzayhhpfMUz8PBl6OTp1ThYqxeMqbDRW64L1Aas0cuKd6B
Bfst9xJuNDBqm7OPhGN9av+Ec3wWBz5zskVvE0sHOWORaGq67UCQHlUQVCzjVML4IYXwXUUP2iTr
Ci5/E2FErPjZSNYNkQMm1OJ6a/4WcmlHZWwKNsH9X0BNpyFRK6l11kWwitPuHXwKyvVAt+vt/Gao
QDDq1Y5pyyLwNUBqSHtPN+n2IkNBdrzZoE/U95b0mGShJaJH1t1Mvwkhd+5O0vMX+ZW0BVu2X+ZO
bXqYuREI+3Vx9a5iQt1G4X/e3YgdCjB8Ewt83N7GkXbkXSZRcUFmGlodc4k+6w+v1sCd/vcdIiZH
ohLanBJsgAjAHEeOVwogDmgGExa0dSrzifgEOqC/j55by3UQHPozwC6s16WDtOhKINgHwe8Q2Y3h
xZ1gO3aZ8aDHCerlvD0o5pwvA53B6B2IK4sszngdTj5Jk5ydtLAVw0UXclqmPvkCd6qGZY1PeRnQ
Wge9FuAenxQvO6QmkJqMpy3X5c37nA694aRrKGX+b3w3X0LjAGgSdjqps4YRRUcT+ZaKExsR7u8E
RYRvL9CqOYPV6QTvsFvBNZ6VFnIz1vrgFwUNbPfibShG6oP82VnJBBOWlrRaFCBE539Ji/3AC/O+
y4D9YkEhyAm6983zUoxBP16PmsOGSm6n7doYsKbY49ntVQxGH7xaVA5JWOjFvcbkrcNUi3teApqq
HG89JQOMYKKJYxOxGySihLJC9v2Ip+WANNs1xxRt/mwgbrYfnwiIfz/K4prYFlvSs34UkshDSRX4
3mua2k42TiC1W8NbdoK1As4qSWcl4NVywQ52yfzuH/YS+0OreV2jqBkKSEwu3cM+tUFUq6Xt6FZ6
C9lhCR0kBI0zHQJKPsqhV6L4pviJnPcOXEarnAMBPA7qcnBwddpo3n4324M6XV307QLJAaU4HYSG
NvQGhgY7qE8IQK8UFdZLmiA3F82ypgoiclMX2F9QUFLQA27FGOsk1U68VqkfkLJLVIPG0+APcWbb
k32QGhUnIpD4z8fgQLO/3rC7wNGmjyuvD9u+rdnEJjdBwMSOoWAoJijOGqYWw2IOG+oKAn0W/Gj5
7JNTxVYQT4S8VTS8dyWq9O8buINOmEo6BZ6BG9jxDUjuGQUOcl1CajbHyKU1/QAQ/JY+XkBH9HR9
GHKzPzMRGOUogW34s5Lk0c8jjNxL1EaAvQkTsw/v9k8+utqFiG4zoFDguhRq6Pb06kQCst9Cni3S
xOjeIiJg47LYfF5szljMbZlMtX6000/MNgJdkYTQeNRHkcndwzZNgTWs02n6TzJrlvnzgRxDOwG/
pEi/prfF8/OJDzhp+m5xScSxMYhW9VJsvtqOjp83BzePous1XeZ4dJkdyinfMXXFiUBWm1d6YARD
yNPpv+1TkFRnP8iHeRAZ1XDSkfOHsz/S6St+3jAs2fSNZ14qRVmbBrg5Nh7wzJbOp5cNrpxREGL9
9SDC5KVXsSBGUXuHSXZqPDZU1AFfFwViRskMyA8heycuA74qpiRRzx8bqEZNlH4h7ihAvDyGPQKI
gPDyFCDlgw37AzSYr0pS4QuderhW9LHw1BZe81a839hJHjsN8KSMrnaym9nDX5WFf7zjYs5Wo4AP
kXzuniojp2YGt6CYBwMS+O4oMTyOpoF/UAseBD5EhQCNse2ZU2K1Iw89m9cywm9V1wvCuljrRxng
Ow2KbCiDu1WNS66x0ECgPG4wbrF/ry9DjMOwwnDP/IDcYWzRxbK/iMfEh16LivAO9frPVKo7Psm3
cwENC/ycrFrP9OytxIPFh4Uv2hUohBxqYAsfOfJPzhYWIe3WgnOEf3b9lvGflbttadgrfsDSZQCB
lnClCk8IhzZqlcXxoZBU28sniB+lV+Yq/2BxjIiRkUhUPmPSmVqZrRMU0+eZIQ1WEXywMOMtgdNH
riFEcWiGQZuMssCvqAXe4V/PwF5iD2kOUQ3jv84gbu/vg08ORl7i0/vxOC53+05nn2lm2WyL0zzm
gmu0H4xsyqGhwJFwVRqb3Pf5UPKzVmcdH5yFsFRg9Onr3O332Sz6tVRfgXQr9uvCPnfThfzyhTC/
fH+d/dC1zT1CUQ9eIZw2zlEsr9UccJXCBh3jvpMMVj1qbrrLc/r4+BAVnpoFQliTEdk61GZLjYrS
szj6aS8EyNbQOmSfQVE5WTH3nk0nadjBD3QZf9domRXj5kxaI+LfxmbVWYopjbacM/UHYe402NFK
PoYLxBLO9SBBbZmxVNqcsCnuOAtsbIWpgbWKz1bv7zbJ5GIL0IPBdfU3bBOyuHdgLl9RwgpdoGLs
2xaqBKS8t8eV3vwvwHMXvMgsugxg2AJyirl+zVTrk3UwpvPNztbxbWrSzBqz4O0+QPRch3wNAMpN
YoH8g6gDLubUAJw68Mlhnik9YIGW5RIFlrkU7o/vMOrq3nVZ/3u2st4qyNW+8eNsPozN9ZSCgoZZ
igMOzZWpu/Sl1MMAv5JvzchjKGfQhSw/F1QQKEvE48S9sS0r8IdTgQsYy6+Etj1B8RQDsanshtu8
RCHIynYvsjVPenhzFDv3S+WxAjEnbL2yPwrj32WFjQ7ISqVrtZgdO9tDB2/NaYyopeC91QN52im4
UgDiZOU5MGrRBs25rEa4rCE7h3Wa4ZAOC29xRo1jtObW+IcotJtCTpCPW9SLCdyhOz6J3kh386So
R2TsLGLuzi9A6Wdjf7fXMNCcnt12Y/toEqeWuAmCRFTA4EiKbuzoRNS3efL5ZBf7i85TaSuyBXRv
TcxFsag0A6Ne3JLcvRD7GD49h3Z3YrVZlQEKPN81GnX5maOKU2KuIzSL+rIjyvX9K78JBDDtnc/i
U2SAVMMuThwpRg58qu3fQNd02dpQkk54xDUiaWBl2gF8cRVDFRW97fPbIxcATMVyYhHRo3b1mGsT
ffBmpkcOi70oUBNvpLj6Q5Y0718FRsazEUBmN9TjXybBCAui7OClSwTHfY0yQX8t5R3htDUvFABm
WNcCtGzWVqf3qQYqRQcDEfNdbgnVW8tDgvQm6uYpQ3k9UqAwceNuJad8tjnZ20LCKkYhNOXns8KF
BSxdsOvArgNRHWEEheOd+vNI36zIRv+BdFvrwcjM1hXBpWusOwa7X1IFugytsKwmcZWzmFgffumZ
0HF7VKio/FZR/EqJoc4VOe/gL16y5IJfkrhV1UiAuwNB/cDDHjcAey7k+NhCigbURJiNVeq9SKVH
Knl8j4/pdk/XriAOLWoxna58Hl5IVOWK9Jtz5xnLgU9n9DYabp9mAC8rQd7bMMkqN2/3nfBeQ7TP
UAoATNCHvyeQwGt588nKSGZdnSZgJ9huCONFyc0Iy302ClAia9wUw8Ixrks7sVMjbgmA560bbtbG
P7yqGDHpVy4qphpd/VwqwZ9zWj4uCMk0PWmNxjtwRorLQX9Mb6LWzscYgYLtQyV6mKQDx3Yc4W0m
+jJ/hdm8FOdHYJ0rdhKEdsYJe8CemT6f2qGVSVoUQIC6tqotlLrMs4FmcAuacdbCuNnsqp1H8ZuC
s6N5VlUilYZXpNfI1lubUUY8Ll8rx+Ly1RPytFvGiOyLkMs8EBbtmovYt/R1v8W1y7ZsCRI76TIY
i6rvYBCOCuKnISaGbId7t9XL66L3Ry5F8dzZ/4+mbZ6N/gWADXdFE2eW+2ql2mGtgG3UJ0MzxtLA
NIdA14gngAsg/RiqD+Z/oe0EI9J8KpFipEUEVHj/cmsCYsKEJ844EOLTM37Xdt+9tQ5hhywMjCcu
QXEKNLrSsDD0u+bkZlh90GoaupLKR6Nuyf0cbKsBWUs1QgmkvAQDQKBRa/uJtH6DMJNjMRATacDL
PTR8txM7aVJyxXpkpk0B8qPvWR7VPpCMIlkzguRb1wJ05/xNyubipPMBqDvTAo2rDS+gPPzixL5q
R/CGJ1hQ9G5C1j5dg5zO4ut27KbYEIWhnPSy3qbdgU1Ia8tWLj4X3WcpAQ8b2i3qLjCCIDm7lVHz
EUgpZOTYUjc1WzWct54BBHWvMyS8BPXFVGkAuGcgfeIKzqp5rhekxSMUa3ekZf+gC/BeXHQnI34u
0ZuIWYi/7J/QU6cacbr5w/97wE/racMM1aoED9imsDhjCzbhSgFG2UBurAevMSySgkrQOckBBcfb
Bd1agtiN6sgpsEGEFXITZQRpusmLEz1f36KtwR5q2IluY9NwMAFFPcmUyMJjl3Bn7G4J1KS+7qC+
37mXsF9612F3bOhpFxQ1EJu8VElKo7+S054sZ+exvD4/XaL9gC5Qx4lmrhHMDmL8tijkTD6v7zKx
y/AXU5OnG2C9ST2b05cm3pvKpG9T3WGj1yYBupZ6YkgxPZ02fS6vZgVNsFfRU9bNf3FB5/ah0Kqd
AsUbuHpWuTV8MysTBZ1QmjsFxFw+e0K8+rKAnAA6iG0hGEu9Xo08EUK/RTNNn+7aGLIXHvwbTcQT
8SssrJh2fFN6ZlyyElg0y6JDEftmiuEtHKvMYsgKC6BFxazNwSbl/dd6WpDGciRK8qNK1MqXsT3Z
P21PP3dNrE+wzFK6v7EsJCtSdOnOqpMdnvZKvcpTmRy4ofk8V2QNdzz+XM4sEHQbUKETwLJt/UyN
h4MBmzrj5a4ZaJkCBRvT6XmxsXu5zSAG2UVfnu20wTAEkTcQv31RGjsNVsMZS1xro3i7JKm95Ik6
kFR2Usrs+QGhYKLNIT9j6aYFzIgSxRxFfyFzscPd2+FFQE2kR/wTOdV+50OKpG2ykL7YvFuv6SZT
fEYzTxkHv1KCNLE0i3KNV/owgxmYGooY3YUJ0PmIurkWifYO8GvUmaiWZddauhKUPcKYfMfDoQxD
aS4yydQZGf5CXNny6gBgr1dHiWg5rC8mYhFrmOGZ7RU2oFS1uplEGP4NBnvcwU5Ef3idXZ1UMBLk
WON8M+vn0UyWjtd+Rvtl87yRWwjrjQJ5m3loncNQoFcRSxklfkRgIHmKgc6l9aC0h7izjKUOP/WU
VCv8MK6KPO42mkPvom88KJZzWChvmLpkawHC+8EM2Q27TYuobIsgNs81c5R8SuoDiXq+2P4QY43n
UGp19z6vEcWKzOwSht5v+2cSufXrfZPnxKPQcmfnhCySK9w29zMsiPJjv9B3HK8lBY45BrAELx12
Nqi1Zeyd1KivTtINnO/OIasWMWgtgMVppnP5XofJr3jhgi8gs6H46FpbImb2vB/79hbJ5hPbsnY7
S6papsrJS68zxkeUeL/kfClwjNy2liaxgSdiNJ7drJwWWDblBNYeF+XSC/2HukjZmjqs9Z04544b
bNZXkAgQZYT4KLni/a3mbsH1Ur0T+rv1DQrGME8C9PwyiYceSKAYcFmp6HvZoKUXnK+Abgh6vkkr
7GTeAKsZkNvMozMhDQEQ4C4dHuUeC288bWxTlEL3yALd4r2GKkWXqq3fRxMv43Ke5IL89E3KOuro
mwPK4Uu5FW0sdXCcNIwpHGGoCrC4R9fFs2R0uwMZpGucKAQLnCz+Cw4J2twbwOh/Dl1BqXna2f2I
Q8JGRH6R1CQPA639cViMqYu91ir0hP4Q/o1rdCHMvOuTbopZ2bmj3GT7kzLgRkKM92a/SyJ5UrRl
kGtZoQMUSmRhrSqXg7/ONjnif6dhVEFUQclfoGzd0sH2yLQ7somMKjjFlm1GDYsWZCPV1Nm2AcVt
uIX/hZbLfY++SgMnIdGKBavJ7svGqQta5tWhjVhUg16mkJvDLPSwCZwgPVHCrtoxVF6GFZZC4h4B
PAorMrm8JYJCDPosgIfhWwudBfjwpSIV2Q2MhN4ZZ/GDkERalb5LE7icCsaMrILMqp+8lTXHIYaF
WTlQphUR5Uz5QqE9J9hfLjO2HHyfSbuFuJ4T68znJHv7CMW6tHWv4q09Hm5tCtfjXNKhqMkQMAYF
GkyC7SIChaadfqfQW10YU+kSKpcquGHVhE3ly+awaTDmFZlw7OwXymnJRyLiBSoQZSNrCGg9Z5im
6d1ox1/62+EiXpWA6vdYkXtW1L3Si7rpuenlcPM6m2lP1Z6TiJLdbbjo/g7m70yr4y9tdB6tMXeV
s2Uzm0OLwR8tAEfbb1jFpxntKNTAhbI5F/BMg6sPgHFJy8tHgEYxoAXqp2swlNVrb9N9MZcmTeQ5
Y67jGFElkVKMO8FkTzDUHTT+LcmOzEgFRelDl7VA5iW+Nbi7+KLcvypp71TqT2ZtIp4e+YzbPiBR
6aN6XBoOk+8WukuteyhX1GSt494fzKPFkrXDftu/JZN7is1Sy6sNN0dIQmVn7u2UodIljN1AQRPJ
Lr4LExsoFclHEopkjal9cdXWfRWS5rsYmx3xrriC73vB1jp2vvhnAklNmK2o72pH2EF5v6LZWvzn
5MhQRvr/qnHAn3B5Kq0LvzDJnUa6V+9vO2Jvb9dFLK0Obvf73uAxYNFFD0dRGlCdrhiFZZblob5v
/s7Wj2ZB5eAI8nV5JogT4jE/Dhf0sz6YXnS5SvXN0muhqJEbChQykndD8WdY9+1QcpHkdreSEmXW
b6q7sUDC5OQA/YAfYFNxQk4PbFGGjsAzvA4C9N88VLzDpLGt3f3DQX3864jnHWjTK22vT2cBWXqr
kAZ/vVtCSUUMuGkK2L1X4hpo2ejmDMDGSIanMc3jsB+yVJ6M3LjszB7rFsquiFMzFemnnKjZgGOX
/m4/c/MxyWrev0y2HRF77Qnxtlcyf20mT3A8w4mHQCX3KUUzH3gV9nCT6qMONd8el81cOAPGtirm
ciJgDB3Z8zU7jWxe+MVpS1pIrs/Ce7nmFB1NIJbeNVH8jGLvYFODjoLhLF6FmKKNbznXIZjZqliy
ijW0jikzOTz4L8nJRR2mX3N84IeGRKwRH4C9WRsIikM9N95iEmKEttXr8Y8tv0pCvsyCoQxafXz8
+I82XJE3bd1hxj2fH2DF3LcXvCwYAMlF7vmEjQXa0AjK0+SBEW2QNbUkY0705ZnEZYVSL8lkgQ1B
lERd/7bQU/fa543o/z3Hu2maKkY61wdt69MuqnoaDnDlaUS001XiS0AzZQ7bMDzCaXBGYx8lR01s
YFO1uY9HoLRc4YvEtlkzkRY2Tez0HJ7IhwnJqgrGEjR7w5BZIW8gIIPHNeovjx+YInMbImP9SsjG
6GHm6mlfRa82ZMkdtipw9MEtVC9f9Zq6QJCROo2wlpYup/CuOLTe9gXwixOaeArwEH0Xt7vSrVor
OLjTdgr02xD5i+SyHDKvJFIfSxSfVvxi7vTikZpd2FOckbIZ66AIzD43sES8Y3g1rAZwFM4ZBCCC
MGpwYGAY/pxxv/mUFUcZLDQ/l2r12L4tGDol+IpGPSgUsVtVz1DMWK3cYKOhX3KgNAfITR1Ddhtl
2XsDqnmgNGSKqzEYZXu2TrxBzdwuyHfz8BsGMfUX9JPVurYo8R2p3YxdWasPyzP1zzJMWqnB+b7M
c5XWMvZKB9C3y2+7z2D1FBr72+b9GFYLoJNQvxS0RaeWfa8b63X59BENEn82JyhWbk1sdgDr7TxO
Ysq83O7uqoCn+qqQGbRhRw93EhuEuzVRRewvaUusvaAp8XHDLJXmeSd1ZjsJhrz5750KeHO/rY9c
DqzY/9NqujUZt+0kFuml1zxwaHFKYxC4SVjCjvs9cpaeWcRrDjRUAz0k32G+2jpOVsU7v2ilymJe
w+aqgcir8AuwwAstWL2mzDPHj2tKWvHs0hcvbgfAHAy/FfmjC/ryfQEvorQhUz0KWbQhcFXf+LBI
zDm+ppGN93n6QJTkvUGdUfHzwq2bjxSF4uPzp1e7o6TKJMsAdUOregfEQl6R978D9d4QKcRNaFcx
/5x9fFASnPYVd8IyllNUnEW+2Wvu+1L1Fh5jG+35MC85XwHiWywWdWSBtxIXPIDmVg2JSeSU21Zt
Iuae7LLQmSy28XapsDiu80Gc51EVoD8A9wWn4ueNZpHpDZesDHl/56zq8okpI+XhnE05SVcv4H++
zu04Mi/84cyNEdpkDBPcXoiRf/zC66G1Qy1mR9yZva05HFvjh54kCR+PTPWY7N01zr9mDVPOeDbA
sT9/QjjCP48t4c52CF3yYDo99Dt6sxEqH/HZi14L+Q49zGce7YGSCt/yg6X2Qbtnr57UxMbMjF/4
SAN2j0JPb/F0tG95TikE4TuCKuQFXSidR5BEdbX8exQav7yCc2lt9QR+bXv/E7b8lCcGqZgFGTSs
tLpQCUS8vwLuN9I66hxovRVR3FlYvoDcVIl6pS5P7wDhKrx4O/5zm0BKIRG+lCG8B9BJUk1W+ddp
zwykotkaTd2BhvcViKN5Qrb8AcCTYxwQWzakiEYSB5wBwUErItwYNXn9JqBTLaMaxyHw+o86SwfG
YUrxord1CFDN4JE1GL7WQxABP/1EbV9Af6TaxJpw+9tskCBXPhrBhoLC677C81BVNwrb5UmR7Dkk
JBPBRqYc/e6QdCKfF0b3AO36RhpMVu+lEhN/zI9MOeWYy7M8QdH++RLQFB5tyXxisZ2XdyjojSsQ
ZVGLOyhHHtgISZKx1VypScQSKQoGqvBObddLkDtnjRUlKjENpq3S2ETw9xPqF/EMbUbEJLA7aSzC
oGJq7kdcLJTclRqfm7rP1GDE/H+k5S1yBvzFU4QFV7yLybE8LE9MocbMdNSHSj6y6C+cqXDqLC4u
OPgHvfHxtxCdOsEySHPi5ChKVc/h5DA6VXkILFXTWkzY+7Tp3Z0f+FN8BTpDBGSfO/s9g/RyMatu
Hyq4njTJQwK5+kofVpR6n9rLm/fcmjpG1x3DXTom0rFIvi676cCU8qfsZbwLWPUswtuwgL/XlxEj
JEE76ZRX9MSvQVXku2L/rPiw/76vwGs9o/2bHnO9X6Hqf5ppOvSDr0HXT206E49FpYB3Pw+dBrRq
Z3ohY2kPyrcLF/MRut9Kl4pTye9r3AwfzeB2MVtPYSsCyqs4jvlR3kp7sr1AP2V8Urv3QD53Mrpi
xl8yty1Pw2JH82+hRuo5b0gjeWYTu5ShdWEjQCOsgE6PtD1Z1p6oxYMrG1p/X9MqWtya+ULF+ILF
XhojxJwJTCZReT3CZ4+O+RVNdztajJLm5hwMEiAyiHCuysn8LQ3clMknD3xF0RIg2ONE7fRhYZ1y
Y+qTm3b0aGAnXnzRBUiwzEpdCnL9rXBtpWRS4RQklFuWMvEkiH3zFI0/j7ahFiZejtKB46rtArSz
GWR0Ph+FBLNKxo1LXYMr/ZuoqInqJU/HaDtf9enqjXXrKpOuTiLTBFs4vfwLEBX/WEhG0kBY3teX
PF0iOJkLFc19ywyIHAP5KNVw8WwBv8IAB/5T0SLbegSQPst1xSLu7H/ga5NM1Yz6UcRtA2yv6zKR
xxbLn2ieLU7sOdjuuNctAvL27yaxRbHDPaqWHNq0dRSLMdPBqhtE3ULipxG2M55cQ/MGzsrb5QsG
0Zq754o2ZIP0XSfg/FXlqW3kgB2evKZsItU9wQWSSyPtMyxZUMiLrkV2Y491I0duZeY0WwXFcZtd
Ao010dzBFOIQP2XXECVQTgRtOFYfofHow7H2P6zVknk+Uv1DBfwy4seZ35shS1zhkM3Bxmm3RQVP
3SBUGJmHYzM6qVJVwjYl/FLm1JXJ5oFb/ESg97JtTagHeJYtdNEEVHz7tP4j/I9Jw3h9tZaj16+I
CBajT6HCxMMefNBiu5CBIZHLFI42OXeW2OkSRpIhsJ0/je9aLnm+2efU84mTW8H5IJx4mzYUTIl1
TV1irBeDpVLkmDLu1AdeBuOO45A/BrsaHsINx3EXEpDHdWsOBTqaz8+Z6KMhaGFKqO8yDYpkflph
fWhgW++up+4FTmFPl3mwaL1OzklYQrnDBSF3KjnQuGd5GKA/UODheRzrO4b5lx0yZlpxKuHcHIzB
xxBd7alLuqHqhbe2Zq+ltAwnOc2gebLUKMTROMYPlarDTrY3P002xWycwGHEnu+cA/90vRaIvsEH
jFeGlcQ5ibtYUPojoAcRHc/DFAmUgmvaJLbGqlTddFK/tdEIectf8bwiKEHOrrJnerns0Jfv6LrQ
s/bU4cdVMUwh6UIxg2oHYaf8b0YRNxrYPmyE3PT3PAxLfZ/ZHyQdO7/Um7fHrIdi0IgsKddl3g5k
e1j0dYnxNohLpm8MjlOGqokIf1D4fNiOOi++WwZCTBhdQRkacaXehMk7np0dz85VRfz6o0t/saS8
La7mG9piA7cMVc8YRD9y2c6oyTACTydiOE5yuHIHXa8PO+/x61WIVltCA00wUOqbWwou1Dl71ML2
5EYybS0CUBvTqz6RmPqhrwj3sRBfWmPZ5LpISotv2/yHxfPmLPohVvFvUsvb8VZCHQmoMlp52JWa
UFcKE30EVS+nSghzmpFR85CTvX77rgETFi0rTKAa6fvllQAwWNYMB32oOudMq+5IQxTzRbnQa6Hg
am/nxUy1Py4isBBfrnR9uuuZBiVL+x5PnAm59JEPdTUcy/N0PimdaNYnV0OwFWb/vksuwN/XlsAS
CrRh9FKuoD1dClbkbIoV9ACpa9VhQX5Nzdiqgc3HuVtavm2mE/hlUkBjIUqOvdjEM+4AiD/mQrkT
evwFN+QD4EJpJToOgBqH1J1wxXx5LGMhpNBA3M7C8rRdfO1mOJUic1RUMRx0ltcECzjcm9LGqYXw
s0MVUhJq8TYt89gL7iAHbDmsIHRlcMIU8wCErqfiSyNxJa1+nE+FGni8kV7eBqq3odZwFgDzy6W8
qbi1Y1Twf1yHnWl5kVgV6yw1eQ/sUimATvbGyg/g4+6SQJ2XpAFg2ZiUHwl609EIGOZ/dAu18av7
jclVAwWXb9oZyVd4culMIzo9cUwroxAgadn79t+X5YPRRMk7ZW1r7EKmKNkvRFYFuHay1Q02FyDE
/Cg0SmMobG7SmgdeFqeQ5bAyW4aNpCp4P6u/VS5rh+2YF9wQo7pw5GW99Ngvb7vAJPVzIVnS+8OG
9AFY0i/rEVDyJYzFz746Lgl8XLO3NrdO9+f1laFajxILGRvfyWgiDdIJFgd5f3xNAqtO0RO37CTC
f1sfXIMJU4llEdwKrU/y5Sg9um7hGEkVj+4BdOyGJm/C7S1rKQTkV5Tf/oqxnn2Wy0ZuCAwg3tzl
UrJ3G6dPEBl4gRDcc/5gj3olxiodk3Yi9LPiY/ZyhrSf/7MhyaLfEfzaNlV4KnB9xq6LaVSI0rFk
7fX0ctwsRiuavlHaPb8Oy2oUfVGl1jOMsHCs0eW9HHKlTu69pv9EJe6O6+W2r/eRvE0XNDhx6hir
R6x1/vdrnNYgDgvA53cbHh0L6olevTv6AS6sVvxfS4YTp5ueG8QNHkQhrPXdU8B/cZCR5sZoHKOU
pNwTjrNRLe7gY//oWFrpKb3+oK4UlPiq6ZJZU10dIkuuzDhnmbOQONRzYUIgVq0Jo+S8tGba0RaC
eIVh12LXAyDgQ0yNcJT/i4fV+VhWDGm1Pk5OjTh6PBpX7jo+PmlHIEq0GspjSMsNPj1z0KCQe2o2
EtrOa0wf2e2wgm6xR8pwfEzezOc9TXVzNmaxikDmvlinaHSuCzF35+Kj9v1uGqksE4oKzr1yJQNp
upf9rCAKanqm4Cmf3GwfPmk2lBkbXJa2RWNKUIy8bOKRBogJiljXpLtc8dTKSyYg37tsIsnwc5gw
nlm41Jpeu/rG2qyW15vWNbZb/Ee7NfPRzPfvQCAWJd9oakJ8aYidX8/Q+XgrFnb82LrYV/2f4SDE
oe16jeRGTLylvel/b3v2ozjA+snkzXX+kYe75c5maDUfpUUmS+8CqHpIqDxhnNp2+LbjR5VI/jz5
0c1u6KfLXZFv9tEs/LCT3zi4RSLsvIUfB+23y2h0E+V6xCLddmZAJ+YgeXBkjFGDTbYOIlAeh0G6
jVxoIYpAddj58b7T5U+/zkFdY8NxCxc/7bgr03cmKafxic6Km54TxcU4xUsBqfSdd1uiwy1giUaZ
5IgVWziMFzOBfVBNSm8suv/Mesvqur/KQOaWsA/hY9MoTRELVoJ+3lEU0G/kTJT7kP1cTTKQyXiO
jKLqaYRSQ9hcQdaSxsUgHmJ9RiGeBCHz/+mLX7gQWoBmKMe53DrWFI9R/SjyRIfb9DmODy5V2py0
+s2Gmhtl8FupmQnEMG/b3+ixIkweSe4molLZicUhDEygr38/FklB8qkobOcTOd+QHfy3fk88Zcga
M+yncxOhx7dbVx/ixiJEUPoI+tPpwtOrF/E67w5oYUJ7j8dHkiTeqychHYbwDx1W9J4VGlExNEHy
q/R9wY4FIJKkQ85GUoa4+/UGsuYuWvbK9lV7Mcu7IiSWSSBNAc4/uxdNEOSWsNA7zpkeA/V6YEy6
QZ6OTsMhHi6akM/aYCr6ySCdauc6pZ8kR1yJA1XtCXx8wskMVgyFK+BtNYDVZ5ZqJUd8/kAxPI17
HzH3W8rKP2CpjLfQGKkeyDRMnSENUvLwimdzgyNrD41e3r1sez/Bk8cDdp8nPa3CkZTtLm8b8thU
Z8jdCzEvUEExQzCYQj/pJfXMXrLmbG30zadPuLWdJ5DBjcPq48AZaNr0jQWcy/mDKYnvHZm2jd6j
xQPRc192lds/SNAd7SqnBQwg0t53ua3Tn5EuLh3WcPHU2jDkNW/2Un09t8cQvlp+qiyRyTiGzbrV
xKMYU5lrJ3xz4aMPCX1fTBNLYUBJqMu5GeP6U+IitaHOZxm3WDxUqkhH4HqOJRpU2G5SZrInDuLQ
5tjq2al99G1svJapIwPHwkE4yQ6nAysefcM0rP+6/WxNp+CRshbMne9aLfQFREMJxj1p6eU2uwd3
onRZ2c98sK5RPL0QSqnLEvZx5+14vR8TAdepzjFHAY1gvkaaqbOI53DFLmSPgaKkfQfaHDvJrVyG
FOiMsRN9vv62VoAvXskU1Y15RsH3lr+FfZxlUPXct/MlolmH+eQXR2NS5TJGzw809/qHronh+yp+
TcS9lfi0V4GxznWwK7IgqDLFp8HTsUk4uFb75NYfLS5ypTcE2YDx6MOruV4/e+k0UMs6/onpc6t4
uCsy2KvawpzB+c+BCPDMpnp8m/PJl0hcLfLAEkpUxXA1jrE86U1pyqHOLXxf/nUmkUeCblwp1FsN
yEAE+TIv0gWLHWQyIfq8YoSdXuemueKZdAVOFJlO91PZgD7tjIIuPr+MNF/f82QIcQnqzUJ/MqSE
zWOLxTorsjkh143k7tFZY1oSUpYe6nmboADIvG9CzdlgjFo7GvkEOZ8ORRozkSYIOmhsvEMCL9mR
ci6kqz2PqkOyo3+MvvgeJX/Ojr9e+iDeSamcFNHvsX1PwpZI5P9IT3JinesMvMsgRob0LESjKZ2q
Iv6Aoz1+LVCut+11VUattVTuQvy2uR8WVp1OHOS5hwiFCFnVR3LZPHDU+9ZnXDJhh5VasP6UdbeS
/7YR+73VnVaSzXEzgJ7zpE57XW1RFx3+uyiRHPWTP+g3EV5YfCDLrrJF6XUHfJzWeBnTGOaRdrUx
1c8/tGcD/wk73u5KA+S2TPf1zjXiSww0IJvQS10tSv287ZNU+rfvCkaSt5Cu64GYEVwWiN/eO0nl
e9cDk7e1z7Hq4dpiD2GotqlCco0CzomL1kEZVXbkN4AljAMren5xHc09TKBqqT8IiRvXKQeoN+nA
AH8wznkwIJv6pGsmvZKEIPXifplEPFhdP2J1AdY5IgXkn6AoHwKAeeNRIVKPRerQYX20y59HLKos
d/CHSbHTg9LzximO0F9T3zvtYQ4ArX+/TT/PUHI+9J6qUTq6DJh/ojH8wnzer+LkQ9rlrTs1pK7g
nrQvSQ4hQOwiYRzBnxNgZnkidHa8Bvs9U3DcanpMTQQ0UQNQQs2mR/0WsBKp60Wgsa/TZLbe4vtE
E6Tf2xCBvpwy2HXxYVJ5CfnlcOI5mD1dLK3iAvAfiqNGCDOhmjBBzYEea93xe0WOM8gVqypOTxJn
20QG6bTBXr79h/B0ThRL1eHEuR7yI+r/gexuzK62k9NLUJgXdl9mQqybWibprjkSn2PJro22mygX
AGKGT+iVoVENLSmS/YLT6+Yzm7ZSNrgALjzOWCDz8DOr0AtECmkuIMLBY3AqkakOVhHBHXiwRIgv
YrKfFD75cZoyKd3Uciz+cwQDjfWpLvxrwOjzkCRL/IwgEklDhUZJfBWFKZ2M2py1gWLyHlhPgmd9
QrULqpIK8VvUkwgXez7pfiboFPv/fSTAPFsKEV1gyFyfE1piGjnf19rZGOqcAoJKdBv0EERcMzLi
d3ixHFKqDmeKP5WuWqU5ZbE4po45H6rEKONw29yF0mfncBY+yWZqjBQwyZILvi9TBO4n6ZC12aLZ
RQc1TI9JZAPUMKBPHHBTFqre2oFPO53X7QzIVBT1B3dFIdUqqlUFr494j4UlSiEi/9hwDrXKcPZe
WJNWj76Z/GrT6uaT1w/rHg5tBV7lnAwNwgzQ9ifbyVvsLj0JXz/x1pDIw0oey/9SVnjbBrep2TNV
h3l+YFIDo+r8Al7xnM/UANeMOh5t/wVmwRMQKm6P+pc2NB8RRymVnqutFQHguBCO/XZpk0XnM0TV
Jb1SiD2KvngQuBS43vgiTfOH6kV3oHZD5/ehukudawaW6/DpY3Yd/0SbpZnDdv+ZG0RONvRNi4eA
/V6IPCxV3M/NN8rxov4zddWDYLorHmyhW6ozfEXBlNOzlkk74xZteAdiyz0loT98YuunjrcVty7V
/RtsLVt2Ie/W+zyx3cu96bkGRVKXvtatghfFH1n48DYesJH4HeLhjzbdqCkp4josTKPOc4t/voke
ea5D8lulmQwLqjyaYexV2MCfO3yx54W4FUL4fkarQtUFZUhzMCvq+Gjtsc5EtC4/dJwlsGNBuK8K
h1H6BTkTk3rPnYVqwp5jrQ2ZrZCUfta/gLk+f6b6VAt6rqczRQr8RQlTXNpJCdOUOdNGtdX3USe3
KmhjezZ02ceA+RAJCSkp23eRThetkj4/1YFfngS1glOFXZw0E+MMGduNzBeFtsZlk5oluOjJhoa7
TnP88ZoCLvYtrGrvcozOElYbPXseOBNudRxSOh1vnQE2kyNSNlyEFW7KDSdK3Vw5OETDkQNFAbSi
1bUjzNrid7CqAZb+YjwEpOIGM3QsPt1Uy+OkKeWTyVqmqvxTCxHuu0Cjai9F5oaVJV4miEHtVwaQ
89GFUztqU2b2SJvLK0t4OYAVKTFxdAmmVzw2IYWlKWlPZLy3CRFpjWNj6dWUCysGf/BYnQwqHI3i
IJqPGXCYkXd4WDWPmwHddtVrnSdjb01i0k/NzlIQDxbh440zQpR20RHT5Ym51DfmPJN9HIwe9y/5
T9qo0suQilSERikujcmChhNEpFQV0DiIHPOFtM13bbeiisXmyvqGkAB+n9e/vFzGdWbB7Oc2ICv9
EJU23EoKta7Jgv7lxvkE0FXP0eVKpbi9ogAuaq9SmCuar90YbHjJotMUzJ7581KaOyZlaewLUD45
chzD0QHoeWO6GFGv6AawZHGNuw1IPf8gSdd3mHnpdUmW9JXOqTsctFATB4vQA6CEJUz4ZNxaR6Za
QhZQCoqXyZ2BNRxq1mcRbUUlfWdK+DMtsBIpozeLp4aPSJgndWrsncM/WWMUweepbhGW6iE8oyUs
ofPE4EV3T1cb+NWX0lPuxUG4yN+Q918JpOApbUgQ92Adjl9ShkojQpzjWhx77bN2q0HLUEe6Osw7
Ym0h0cavvd49hBfq3p6hiWH9fEei1fTBfdhSM0sAsjesUwbhlhGYvSf3rWqmtHAd7qmTbsLPi9Go
JLnG/XbLdb4WoCEy74tgvObcAZxU6IHLXP6ujfMHmwWRLkPApvsS5mvCeVS2AY/YXK4vx/hVR+MG
zLWrZj7irwIlZxA14WVf9SOVV2Lpk7k3Bsp0lNcEyDPjFH4YKKOirMbbINm761KkAmjJ7atNM/GB
usUwaEpMdqoOauu0LE5KWac7wVi+/HZoH5l6CzN9FNkNFBtzs5h7pjgtG2G34tFIKX9CBpjX+5u0
FUgtLCokZ3jtEwghNixvNWgfTU5lFuS7BtAC7wXz/+WzT0sBF53c/t3F/bS0ZwPoUvOfVoVLScRl
h9sCF+Ys9SBYJo4W29MLGS/JO/V+34Bslu8wv1ayx1hEA8mMRriuL58CEseMdVP295iJmMcK5EPh
5v8ZEyQH8yTMYxlp1uDpKGcc5gR0OvQI/RoI4JWXthH0AMkaAiAR4GDjqU4aDbcJHnXuMJirK4w+
vBjpxxz9XNaVPZIw/uz7xBM/dPj5B3HqnQwrhEdkchqVLy/3kDPP5nncxw+wMtBsv9f9X/aTUS3O
IrqajepVNMrdakuWWlYgQ+0AFe+eyyYjJ8YggGVSXEnGR8sIBTLWrJWEdpiKLryNxDzDyWFTaDyY
IjmXi1GuiwU9Pk29cUtwtFYmZ2wVMqQ+Kzm8m4SxzWwaYrYtTHiy7aXkTAu4/AQzTmbmIcqzp1N0
rL/6wvScPm1C0tyfhjXFQ3hEUd3c4HARBapM65ROIAbBbkH91Jth9p9cVTQIt3HOI+uiRdLUD3Zq
mOyH59DxXdfU2zlv8etlVjMw7vTXMKiFiKqpfckx5F5ILwCv/vWvvFJGSkNznAhDF5eYeZL+aRJr
Klx915Lta8s/DrHIeer4iier9pa3Na8IUswU96RJP1QLTAKdPoHgqKJ2rYt/Ef85zPIygrHKS351
I7uLdp2zrYKlVOg0FjQxWvKnUBsC3ZPMuuFeazm+juFnIxyEOph8jl0Cg6gtrlmtRkKzXZnXcAZW
czRe/wgWH0zxyS2yn/wY3DmEAiIrW2PuPs6snxVcCZBT9MuSUPMW5ErZAp2aUZS0lUER457H4MyP
bj7vMDTI64ELPAensMjapnPr019RjePLFF91LmbBaiLpcF24H+ptbXqAhn3X7EspjeEpOr8S26bB
nvDnaBXwqjCvgG8xt9tQBJIzBPNk6DR35lmz08RPuQBfEwhMAUNKD7TSbHPO7DKOb06o7Dnd2nNL
DbJS8EAfvB77E3nmjYv38nR7LFJHIAKGdkPy9pm62wsvaRF13fgb/v7vbYedZ/CMB4fTe8bL/jYv
3F94PMoYsxrx4SNOm2+sxyNv5B2LyRaTofm1Y5GjNRsraPMJ9E4vk81GTE+M18OqVnj7JsmiBU6L
FopAPRp7yBZTAKQ1cS+Qqdi8WndJvvRwYMUdR5nnhgIiC2s+AbWX6oHiTTTfYyuJEZ0hsXZv0qd3
EJbSSKkdGq7KNETZdsTSygtPV3t5YAI+N5HGkVSoYQlX5ycgBEX/sGP5oylXWX+jxZhlUiNfRxri
ACpgFgy09bHtznwXDuI7fXCBQ+5Sc7/MPnh8g8J4eedasVHGNqWe6kGLKlcvuPQWkrsKwjhmVFKy
r+Em2ft2WQCXQ+kRf3YmQd5TQ5VEB4P7/XT+TO24/0XpJn0xsiW04S71dNm84UhdSeXJI7NVgrzh
k8hfmPSHrJV7UJ6PmBSJE7hqGr2ARBCeti7E5TBEyWiPkYG3Ak+6J5WkQJv5uP2E+I7SAxZzDUJy
/6sEuQ845wYRMVwM8LojSkEVf2upLzCBNPEHIpkl72zu9mQuJADI9CmX9mFdTpYSnBpLr0eP557W
8xiCYab6ACY+ZUG+HiytlmxdB3nr6Sc1AowJ469hT+urgELH3TsvnsUS/xeguuBkCMtm8EnGT+q8
ovc6zNS7qvS6CjYYFxYefu3RFsNdK4pKHdhcfMpV3fTIgv5qg8CY4iSBGHaztGtmLOXazA4CzzGs
oEqVwgrFHTzUqeX0xxyJgrhZYk48Ehp+qvntsSGkwV20guxLAj/eJlTFEMKNLyF6kdNWpt2IN4ZB
axSsh5SCdi5bUGpX4QBltPprGdC2qLEv5dk3yX7lCrxV0Zo8tlx8rwSzRPERsSRxhAdoXXAqdEJI
XN3gVl5vlGiwIkqovfKndLMc4c5pxL3uTPoLTa17x9a0VIdNuEQKocIpcrVeU8wJTbd9Qr6vORN6
l2itT1jIMYrr/+EqhEeCE9vV4I0u/41jKyMpXF/jgVM2dwZu5eIkJesIUruisPH2Yop3JwIHc2HC
/PjLmb+Rvb0cuj1H9e/zFpA11EReb/P6Ax0L5rrPOlKVHUxwNg0BnHEiUO+0o92Wr5RL82gHHVrr
aF5y0eWGzuCIiEtnyathKjtnSpZnL+JTO9yUShzrveh6YDHMmOLLz6St5PdtKFvoSr7SlK87YfdT
wR3EYQ5KMF3yf+aj67/nTRlMjtJElI0/EkCvjBH9oaQUyy+UrMgfpjuhPBsPthx3Qnr3vHDlu0nF
cPwWsyJkQLnG9dkZ4eiPwt4YZMNnCuYIqKiCJ9+FGsnyzmhmWXFMkjwZ4r1P7hMEmrqLYuCQUDqb
p9CfF6o89NUVGPrP623OQqgsWxjDj/s9FCjt8qZ45iYFdI6LHgiZVVRUGV5pscjsV8Set6ThPL2X
3NE/bM4f5bqolwFo8sm5uNREv/5nPvy5yTptGVE7SlUab420Mr1hWz6rF3/H75QNW7ICV1vubviX
f3uCZybRac2+OY6Ul5syd7SdzfanDETUgJBeWdJ2Uec4qa0sau/3/67WX27sxO7TQqrmtYDmNbhN
IgWcbnJI7flxi3548LGnM7L4htQUcOoxDzmTHMKPGvb8fTh60oZlgdrxP5ic06bW4/pIr4IjaPZj
BBzEWzUuW0N0KlqlOrzQxqVwF14ye7ZYY6NSebYcy/riYZGQo/ZURqyJaRkiCwkESZnwt0qq4IyW
zNNDA3w4CkYfuMXmEIgXkgJaXYjHuBneSMRoBpTsn8Qoqyh3NCQXpkQ24GEY+Losp3DkhcMrpVSq
SZz7EhQjtKy1HaEAa+SLGc7fEnrCasxYZEgdPJ6ranDzl+eUTYcZyVxTt4tg4pGyVUSrGzipZ2Aa
uKp0GEVTn5vJO30MykTCx+ODywxEavrmZkF42Q5WBnoLvfghrfqziFWGD4NNxBCxOe05Y1Psj1H/
+i4UH/B6o/+Hj33ljkSgu4bxPXFux/RJZlhMus5xQ6gxnHUF8NWrZdOmUz5CCaIOVefZ/xvd33j/
jIUMDYAul8N4D/2xJflFJ8QHulxhM42jUsI89uz8gEjJS/wyCbFpUtwCQzHOmz4aDL9RUnpl5sLO
mZm4Uh+hI/ocNfWHibBljUXsYONkQVAOpFkr0QB65XRxNa+eEevD7Bx8vFRRhCZc6D7PHTBdlxON
QztW9iwBnco//IIeuezjLG/asToTSGs6IfA/B4gay//mMfNROw1yh4QKEmOvn2gDDqXVLVmbn7K9
UzBY3iTCNDYN5zmgZoMUiwehhhSwBodRe/BX6/5EgFMGWdEfv0TFM58bUAjOefasJLHlw8ivYVIR
ZY27okAPzr9ThDK+tFGhAyhs3l6OR2HEsr/Z/Z7DbOSXpvEtmP+g6weswCyxiX6ZqdHhWSHY/PM9
+goYleUffQBsHfV8kD/kBj2uqEJ45AVa765jvMyR6V+gRsMjg1Nf1pCTyucy2uEFGULVLbpDe58a
4ZR6DuwrQ5riIrEx2LnIKJijF04GUp4GNfT2SNxiEE6BTP8YU08rBJ8x9WSgFw9kVKiSctgiuiT6
kjuBeT+pPuIY+EqtdyIyyAcLO8wboBkGmbfOSacM9oQgRfmweVOY18u1jLKSdPq/Mgvb6jeWhwEL
k53OL5yqaF0ojM+Kddtw805+aBzDSPxuqj96tFDyUbvg2bEgq39axXLtM95Pe/oWg8Wjc39n4Nir
O9WbELm30yvQSMwNJ5hP5pXTEeH70OfDRII/8Gc1+8xivLEwy3sgIKtN2ITEpzIm3CnlPw8YQzLR
r3fqqXFune8xu32b8nOqErk+5GH1mqtRPLY7yxJ1rEdObw/k2wVTNunFtTQ9jcf1vWLf4yOlN4Sq
98OFi0bVNgKJz49Z/tXmsQWetPhxMusqSPUrpQNlwjF4X/mWISwYF6OrCruQMIxbCbBBineVLmnU
z8SqtedyD/zJFwV/H8eyLtiQnzUP9zFz0C02Yj7b1cymzqdGbGKeeDM2NtZnmPT+1vjiw0dZ61au
1s7oUQvYafrOtKMJiB+NtRZfoS2e/2UM0toA59weyuOGovOUpekSSUEhA63DwmJDCPqzerhBqh/J
1In2E8ulEYfYBeuDO3x4LgB9uKecqLNYiHz4XTRglTUOV67EVG4NT7lkdXMDVySxu9KI9pfJ0nkw
OUDFpQ9Ixl9bB30qQbeEJhRsdBGS5GkuduAxjUGj8CUAsTSL5US2kdMEKk9AfDnGv/duac1qy1LZ
f0t2Fo2PqgX83/SpTnEvoiWWAiontyGMibrOpF6qsxHBaYrnR4HmZ+UZCyJqO9YiKrQoz/3zBpU2
i8bddlPoSo1pyQFVPQdjunf8V6wVNtuInuG4EuLPkhXn5G92QnutFqKxZoUXJ81qBPKpTu/L327Y
ktQZYyzGvYsmXQuVNsLRIrBpZ07vDhm4HHFM9zO1LcJY8ngF+3/t5frt2nHPRDxc0uw8gcUnlrcp
3jhUJxovsYrOzdywqlwUTsdpPOY6WWUW3IXW663zQIVLt+lkVenplzSyDSGYMCNdVL27IpMTRNtx
phFcqZmPgV5Jy1+5kp5H2wFIG9DV1bBlb5NSr4ysCoPAIE8GwANWKjOiceHMEIzPMonpSmr7kmSW
r5l6lNr9upYIdLvEK5DEb2hsD59YahmrRAd2VioY+MT7FjLz3kYpIiQpyklbwaK7uyXe7AnByp1Q
4e72U4Hv9HCiJUxbV7xWG2o2n5ABkA40CsejyDrBx6M50mZlvw7hnzfbE1KrSRnVEkxfIR9O7Vbl
xIwJPf1WusU9zg8X+oqtUs6kvXb+/V36hS7IxQvokuqssZnZWIYrfDNpDFHuh+LOCnhx3wtd7EXv
0N6fltOUFCqEWrDGSE79RXOdjFunzleEuPFAe8tDCcV38S6dyqGDUhR+ptzRwyWuK8g97B/P47sy
njKgXiF82YGPNeX2O+Qt/+JHGV8/88KBAjBhpBybY3nDcWfxcGFMp80GgV51W0tc33CQp6qiaaD1
PflzZzn91+8muJYaNSe5iRQRWl6iphbS3AT3hzHXoGHaPakKsOJhoSDxxER3YGP7NW7LxdX7DAdA
PIt6Kv0LAwGPl0KL8scUBf4rW/SF0sVOUOqEJSeArZ9GH0tIuwVKZvvs7uXRtNkS4kbI3AfF8LL6
ZUc3txO26puSvmKlZOvO7zY73z+2MXaOE75QE4+WWRCGHVKgaidU5cl6b18cv8tnPC20lJfQjHLz
msqUdU2nVA3Z8N9BoBDHEvJjCd/HbssNiIZcwAGdpIlc2Mk6MIx6+eSgQIFsOu6bthamzXcyMpDe
/LEpvq1ytqQQw8yOD/pjZTsocpBpyMn+U77eUBTKdJrfovUiF1lW+ifm8ji1wTu8MLGOWvYj4T1B
myhxOeMdmXj3X+tWZfH2flzTivlRvWftmND5PWSSvAL9/xmFzeLTeO+xO+FJDhzs2+0TbQDyUTM3
DdZejNXLeL85M/sKMbaB2K47T5gbgTmUZdJF2B68mSPgYttQtJp2oYSCtkr91/ooQl5M9q3g2uPw
ZCBcEHSI3iEi+itIpfgyjKyCzYkpneTtFn2+ZCm4tzWBWEeMaslMCQoKKq36swx9gK6/vpsmeKLG
ZvSoL9oVqPguBygj3UspgcyKYKCCX/PV6E0bAHvzDtp1N4Zty2PNxWt8csjIv6QVKjWfRBeCCE8R
d39GlILdMCGXI/PGhgoE9jm15UGwAyZ4xMvbBBHvbrbneITfgtxzpqVJOsPuogOhGZrQEAUdSufQ
kvVLV7ZwRXHwJOwfFmtc3ZaQCCqiLX0+B7Ygi94DAGm4Tb+FWcarbh7tWiYLc9lR5UeAlykqYUh/
Wptj4f1cbPJQSu8aO4s6mDN9jhCc8N0MbaSP3TzrOIukE6FHIslzPKA4uI49pm9zzX9B8J+tw1xV
/3VH2GdBHfztQj1YQy+F8mTQdocXDU6DTmk9/t3GxUnAQz6TVEegwLpSnm3/xtFjPvuvyQQ8HWTm
CRknvR2IJCEa2muuQzxcwDTFqmZI7UvrPe9Rb7mpTbhwkcanWaSTeAn2GvyysuLWJ+/rB5hlBsmu
j8Cgr+nqhQGFi50D21vBgtB6D+u71W9RlHOlf8eCfu7PNjiySD6x2m55lhVT5DplUamibZCSLWAM
E1oAmnkhpf7wd3m7ZWbLdvC9uNHt2PrNEiFLM/425vq337hGSegXYSWZ0MbsNfeC1FGpZZAQtS5a
0lGF+L/rdX2DGLyF4VX7ke5MqXAQHL+N6FGRnjwzHo/1W80Bo4cHoB4jPLrfxC5M+v7zwy3EC+/4
1i16ko6OGwK6UornHubix+hCl7jczxuzNhv0YtuGIv7piUFtQo7YaXWapUU5NVmH2TKzzuEl2rpt
Pdc2jdSZeH1UdMlJWBJCJtAAXWoR3+flMBPT1r5fpIj6dHzP8o4NTGawv45Ar49Jr6PYOEbznos7
iqp5DPaX9dZtdEDdGVq0eZ27i4Fw0E0nkarxiDn9eIvfnqeymCHuE95hsyGdnpGOTARs46KAk9uX
Ui5sgkZqa7+dBam7Y1R44E6IkLL5jtEB+cMJoYYEN+rJxnO1lS5UUFEINGdss8CvntBGsyZM517f
eMg0oCtkA2APc38g59F1YvcV4vRmrgIqqljhLiyoIP3IIiJA9LxIP2r5dixt62cR+K7JVDtFazWc
A18EyV3RzeYfhXNJA83y1AI4KBulvOCPM0jTCdsxhK0=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
