//THIS is a pin list for the mockup application

DEF(XA_SK_SDRAM,	"SD_WE", 	"B10", 	"SDRAM Write Enable","O")
DEF(XA_SK_SDRAM,	"SD_CAS", 	"A8", 	"SDRAM CAS","O")
DEF(XA_SK_SDRAM,	"SD_RAS", 	"B15", 	"SDRAM RAS","O")
DEF(XA_SK_SDRAM,	"SD_CLK", 	"A15", 	"SDRAM Clock driven from XCore", "O")
DEF(XA_SK_SDRAM,	"SD_ADQ0", 	"B6", 	"SDRAM Address and Data0","B")
DEF(XA_SK_SDRAM,	"SD_ADQ1", 	"B7", 	"SDRAM Address and Data1","B")
DEF(XA_SK_SDRAM,	"SD_ADQ2", 	"B9", 	"SDRAM Address and Data2","B")
DEF(XA_SK_SDRAM,	"SD_ADQ3", 	"B11", 	"SDRAM Address and Data3","B")
DEF(XA_SK_SDRAM,	"SD_ADQ4", 	"A9", 	"SDRAM Address and Data4","B")
DEF(XA_SK_SDRAM,	"SD_ADQ5", 	"A11", 	"SDRAM Address and Data5","B")
DEF(XA_SK_SDRAM,	"SD_ADQ6", 	"A6", 	"SDRAM Address and Data6","B")
DEF(XA_SK_SDRAM,	"SD_ADQ7", 	"A7", 	"SDRAM Address and Data7","B")
DEF(XA_SK_SDRAM,	"SD_ADQ8", 	"B12", 	"SDRAM Address and Data8","B")
DEF(XA_SK_SDRAM,	"SD_ADQ9", 	"B13", 	"SDRAM Address and Data9","B")
DEF(XA_SK_SDRAM,	"SD_ADQ10",	"B17", 	"SDRAM Address and Data10","B")
DEF(XA_SK_SDRAM,	"SD_ADQ11",	"B18", 	"SDRAM Address and Data11","B")
DEF(XA_SK_SDRAM,	"SD_ADQ12",	"A17", 	"SDRAM Address and Data12","B")
DEF(XA_SK_SDRAM,	"SD_DQ13/BA0", 	"A18", 	"SDRAM Data13,BA0","B")
DEF(XA_SK_SDRAM,	"SD_DQ14/BA1", 	"A12", 	"SDRAM Data14,BA1","B")
DEF(XA_SK_SDRAM,	"SD_DQ15", 	"A13", 	"SDRAM Data15","B")

DEF(XA_SK_ETH100,	"INT_N", 	"B17", 	"Eth Phy Interrupt","I")
DEF(XA_SK_ETH100,	"MDC", 		"B13", 	"Eth Phy SMI config MDC","O")
DEF(XA_SK_ETH100,	"MDIO", 	"B12", 	"Eth Phy SMI config MDIO","B")
DEF(XA_SK_ETH100,	"RXD0", 	"B6", 	"Eth Phy Rx Data0","I")
DEF(XA_SK_ETH100,	"RXD1", 	"B7", 	"Eth Phy Rx Data1", "I")
DEF(XA_SK_ETH100,	"RXD2", 	"A7", 	"Eth Phy Rx Data2","I")
DEF(XA_SK_ETH100,	"RXD3", 	"A6", 	"Eth Phy Rx Data3","I")
DEF(XA_SK_ETH100,	"RX_CLK", 	"A8", 	"Eth Phy Rx Clk(Input)","I")
DEF(XA_SK_ETH100,	"RX_DV", 	"B10", 	"Eth Phy Rx Data Valid","I")
DEF(XA_SK_ETH100,	"RX_ERR", 	"B18", 	"Eth Phy Rx Error","I")
DEF(XA_SK_ETH100,	"TXD0", 	"B9", 	"Eth Phy Tx Data0","O")
DEF(XA_SK_ETH100,	"TXD1", 	"B11", 	"Eth Phy Tx Data1","O")
DEF(XA_SK_ETH100,	"TXD2", 	"A9", 	"Eth Phy Tx Data2","O")
DEF(XA_SK_ETH100,	"TXD3", 	"A11",	"Eth Phy Tx Data3","O")
DEF(XA_SK_ETH100,	"TX_CLK", 	"B15", 	"Eth Phy Tx Clk","O")
DEF(XA_SK_ETH100,	"TX_EN", 	"A15", 	"Eth Phy Tx Enable","O")

//XA_SK_AUDIO
DEF(XA_SK_AUDIO,	"BCLK", 	"B2", 	"I2S BIT Clk","B")
DEF(XA_SK_AUDIO,	"MCLK", 	"A3", 	"I2S Master Clk","B")
DEF(XA_SK_AUDIO,	"DAC_DATA0","B4", 	"I2S DAC DATA Ch0","O")
DEF(XA_SK_AUDIO,	"DAC_DATA1","A4", 	"I2S DAC DATA Ch1","O")
DEF(XA_SK_AUDIO,	"SPDIF_EN","B6", 	"SPDIF Enable","O")
DEF(XA_SK_AUDIO,	"CODEC_RST_N", 	"A6", 	"Codec Reset","O")
DEF(XA_SK_AUDIO,	"MCLK_FSEL", 	"B7", 	"Mclk Select","O")
DEF(XA_SK_AUDIO,	"LED", 		"A7", 	"Led","O")
DEF(XA_SK_AUDIO,	"MIDI_IN", 	"A8", 	"Midi In","I")
DEF(XA_SK_AUDIO,	"SCL", 	"B9", 	"i2c Clk","0")
DEF(XA_SK_AUDIO,	"SDA", 	"B11", 	"I2C Data","I")
DEF(XA_SK_AUDIO,	"ADC_DATA0", "B10", 	"I2S DATA IN Ch0","I")
DEF(XA_SK_AUDIO,	"SPDIF_OUT","B12", 	"SPDIF Transmit","O")
DEF(XA_SK_AUDIO,	"MIDI_OUT", 	"A13", 	"Midi Out","O")
DEF(XA_SK_AUDIO,	"LRCLK","B15", 	"I2S LR Clk","B")
DEF(XA_SK_AUDIO,	"ADC_DATA1", "A15", "I2S DATA IN Ch1","I")
DEF(XA_SK_AUDIO,	"PLL_SYNC", 	"B18", 	"PLL SYNC","O")


DEF(XA_SK_ETH100,	"MDC", 		"B13", 	"Eth Phy SMI config MDC","O")
DEF(XA_SK_ETH100,	"MDIO", 	"B12", 	"Eth Phy SMI config MDIO","B")
DEF(XA_SK_ETH100,	"RXD0", 	"B6", 	"Eth Phy Rx Data0","I")
DEF(XA_SK_ETH100,	"RXD1", 	"B7", 	"Eth Phy Rx Data1", "I")
DEF(XA_SK_ETH100,	"RXD2", 	"A7", 	"Eth Phy Rx Data2","I")
DEF(XA_SK_ETH100,	"RXD3", 	"A6", 	"Eth Phy Rx Data3","I")
DEF(XA_SK_ETH100,	"RX_CLK", 	"A8", 	"Eth Phy Rx Clk(Input)","I")
DEF(XA_SK_ETH100,	"RX_DV", 	"B10", 	"Eth Phy Rx Data Valid","I")
DEF(XA_SK_ETH100,	"RX_ERR", 	"B18", 	"Eth Phy Rx Error","I")
DEF(XA_SK_ETH100,	"TXD0", 	"B9", 	"Eth Phy Tx Data0","O")
DEF(XA_SK_ETH100,	"TXD1", 	"B11", 	"Eth Phy Tx Data1","O")
DEF(XA_SK_ETH100,	"TXD2", 	"A9", 	"Eth Phy Tx Data2","O")
DEF(XA_SK_ETH100,	"TXD3", 	"A11",	"Eth Phy Tx Data3","O")
DEF(XA_SK_ETH100,	"TX_CLK", 	"B15", 	"Eth Phy Tx Clk","O")
DEF(XA_SK_ETH100,	"TX_EN", 	"A15", 	"Eth Phy Tx Enable","O")
