Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May 27 09:24:01 2022
| Host         : edoardo-fedora running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |              17 |            5 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG | sr_ena                            | sm_rst           |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG | nbytes_load                       |                  |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG | DP/outbuff_load                   | DP/outbuff0      |                1 |              8 |         8.00 |
|  i_clk_IBUF_BUFG | DP/MSR/sr_byte_load               |                  |                2 |              8 |         4.00 |
|  i_clk_IBUF_BUFG |                                   |                  |                4 |             12 |         3.00 |
|  i_clk_IBUF_BUFG | FSM_onehot_curr_state[13]_i_1_n_0 | i_rst_IBUF       |                4 |             13 |         3.25 |
+------------------+-----------------------------------+------------------+------------------+----------------+--------------+


