{"vcs1":{"timestamp_begin":1680297654.590597975, "rt":0.78, "ut":0.18, "st":0.14}}
{"vcselab":{"timestamp_begin":1680297655.401757861, "rt":0.87, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680297656.290023474, "rt":0.51, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680297654.328137472}
{"VCS_COMP_START_TIME": 1680297654.328137472}
{"VCS_COMP_END_TIME": 1680297657.602190713}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 339548}}
{"stitch_vcselab": {"peak_mem": 239016}}
