[N
41
36
8 iInstExt
14
6 dffg_n
15
20 butter_extender_nt32
12
10 ADDR_WIDTH
26
4 in10
28
4 in12
27
4 in13
29
4 in14
30
4 in15
5
8 mux2t1_n
4
1 N
39
5 mixed
6
12 dffg_n_reset
10
3 rtl
18
5 WIDTH
32
11 ones_comp_n
1
85 /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_2/containers/sim_container_0/work
13
8 nbit_reg
35
9 structure
33
15 addsub_overflow
7
10 behavioral
16
13 generatebased
41
12 OUTPUT_TRACE
38
2 tb
22
3 in2
20
3 in4
19
3 in5
21
3 in6
23
3 in7
25
3 in8
24
3 in9
34
15 riscv_processor
11
10 DATA_WIDTH
2
13 carry_adder_n
17
8 mux_16t1
3
10 structural
9
3 mem
31
18 carry_adder_n_over
40
9 gCLK_HPER
8
11 RESET_VALUE
37
9 iInstAddr
]
[G
1
9
10
1
12
1
0
10
0
0 0
0
0
]
[G
1
31
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
14
7
1
4
1
0
32
0
0 0
0
0
]
[G
1
15
16
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
4
1
0
32
0
0 0
0
0
]
[G
1
38
39
1
40
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
38
39
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
11
1
0
32
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
34
35
1
4
1
0
32
0
0 0
0
0
]
[G
1
32
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
3
2
4
1
0
1
0
0 0
0
0
]
[G
1
13
3
3
4
1
0
4
0
0 0
0
0
]
[G
1
13
3
4
4
1
0
3
0
0 0
0
0
]
[G
1
13
3
5
4
1
0
5
0
0 0
0
0
]
[G
1
13
3
6
4
1
0
2
0
0 0
0
0
]
[G
1
33
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
0
0
0
0
32 0
2
2
2
2
2
2
2
2
2
3
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
17
7
1
18
1
0
32
0
0 0
0
0
]
[G
1
38
39
1
41
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[P
1
17
7
19
20
1
0
0
]
[P
1
17
7
21
22
1
0
0
]
[P
1
17
7
23
20
1
0
0
]
[P
1
17
7
24
25
1
0
0
]
[P
1
34
35
36
37
1
0
0
]
[P
1
17
7
26
20
1
0
0
]
[P
1
17
7
27
28
1
0
0
]
[P
1
17
7
29
28
1
0
0
]
[P
1
17
7
30
28
1
0
0
]
