

================================================================
== Vitis HLS Report for 'receive4DDR_Pipeline_VITIS_LOOP_39_2'
================================================================
* Date:           Mon May 12 19:57:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.108 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       33|       33|  73.326 ns|  73.326 ns|   33|   33|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_2  |       31|       31|         2|          1|          1|    31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_03 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 5 'alloca' 'j_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_temp = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 6 'alloca' 'data_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 0, i1 %norm_rx0_V_last_V, i1 0, i1 0, void @empty_16"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %norm_rx0_V_last_V, i16 %norm_rx0_V_strb_V, i16 %norm_rx0_V_keep_V, i128 %norm_rx0_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_data_temp_2_read = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_data_temp_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_temp_2_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %data_temp_2"   --->   Operation 12 'read' 'data_temp_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicCE_to_data_temp_1_read = muxlogic"   --->   Operation 13 'muxlogic' 'muxLogicCE_to_data_temp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_temp_1_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %data_temp_1"   --->   Operation 14 'read' 'data_temp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 %data_temp_1_read"   --->   Operation 15 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp"   --->   Operation 16 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 %data_temp_1_read, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 17 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 %data_temp_2_read"   --->   Operation 18 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp_4_out"   --->   Operation 19 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 %data_temp_2_read, i128 %data_temp_4_out" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 20 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln39 = muxlogic i6 1"   --->   Operation 21 'muxlogic' 'muxLogicData_to_store_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln39 = muxlogic i6 %j_03"   --->   Operation 22 'muxlogic' 'muxLogicAddr_to_store_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.39ns)   --->   "%store_ln39 = store i6 1, i6 %j_03" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 23 'store' 'store_ln39' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j = muxlogic i6 %j_03"   --->   Operation 25 'muxlogic' 'MuxLogicAddr_to_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = load i6 %j_03" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 26 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%icmp_ln39 = icmp_eq  i6 %j, i6 32" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 27 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc.split, void %for.inc65.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 28 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.71ns)   --->   "%j_7 = add i6 %j, i6 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 29 'add' 'j_7' <Predicate = (!icmp_ln39)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i6 %j" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 30 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicCE_to_empty = muxlogic"   --->   Operation 31 'muxlogic' 'muxLogicCE_to_empty' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:41]   --->   Operation 32 'read' 'empty' <Predicate = (!icmp_ln39)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i161 %empty" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:41]   --->   Operation 33 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i128 %tmp_data" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:42]   --->   Operation 34 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %tmp_data, i32 32, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln39 = muxlogic i6 %j_7"   --->   Operation 36 'muxlogic' 'muxLogicData_to_store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln39 = muxlogic i6 %j_03"   --->   Operation 37 'muxlogic' 'muxLogicAddr_to_store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%store_ln39 = store i6 %j_7, i6 %j_03" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 38 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.39>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_load = muxlogic i128 %data_temp"   --->   Operation 61 'muxlogic' 'MuxLogicAddr_to_data_temp_load' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_temp_load = load i128 %data_temp"   --->   Operation 62 'load' 'data_temp_load' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i128 %data_temp_load"   --->   Operation 63 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %data_temp_5_out, i128 %data_temp_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_4_out_load = muxlogic i128 %data_temp_4_out"   --->   Operation 39 'muxlogic' 'MuxLogicAddr_to_data_temp_4_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%data_temp_4_out_load = load i128 %data_temp_4_out" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:43]   --->   Operation 40 'load' 'data_temp_4_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_load_1 = muxlogic i128 %data_temp"   --->   Operation 41 'muxlogic' 'MuxLogicAddr_to_data_temp_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%data_temp_load_1 = load i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:43]   --->   Operation 42 'load' 'data_temp_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:40]   --->   Operation 43 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 45 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.51ns)   --->   "%select_ln42 = select i1 %trunc_ln39, i128 %data_temp_4_out_load, i128 %data_temp_load_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:42]   --->   Operation 46 'select' 'select_ln42' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data_temp_3 = partset i128 @_ssdm_op_PartSet.i128.i128.i32.i32.i32, i128 %select_ln42, i32 %trunc_ln42, i32 96, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:42]   --->   Operation 47 'partset' 'data_temp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.51ns)   --->   "%select_ln43 = select i1 %trunc_ln39, i128 %data_temp_load_1, i128 %data_temp_4_out_load" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:43]   --->   Operation 48 'select' 'select_ln43' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partset i128 @_ssdm_op_PartSet.i128.i128.i96.i32.i32, i128 %select_ln43, i96 %tmp_2, i32 0, i32 95" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45]   --->   Operation 49 'partset' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.51ns)   --->   "%data_temp_5 = select i1 %trunc_ln39, i128 %tmp_1, i128 %data_temp_3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45]   --->   Operation 50 'select' 'data_temp_5' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.51ns)   --->   "%data_temp_4 = select i1 %trunc_ln39, i128 %data_temp_3, i128 %tmp_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:45]   --->   Operation 51 'select' 'data_temp_4' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln46 = muxlogic i128 %data_temp_3"   --->   Operation 52 'muxlogic' 'muxLogicData_to_write_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.96ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0, i128 %data_temp_3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:46]   --->   Operation 53 'write' 'write_ln46' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 %data_temp_5"   --->   Operation 54 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp"   --->   Operation 55 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 %data_temp_5, i128 %data_temp" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 56 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln31 = muxlogic i128 %data_temp_4"   --->   Operation 57 'muxlogic' 'muxLogicData_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln31 = muxlogic i128 %data_temp_4_out"   --->   Operation 58 'muxlogic' 'muxLogicAddr_to_store_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.53ns)   --->   "%store_ln31 = store i128 %data_temp_4, i128 %data_temp_4_out" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:31]   --->   Operation 59 'store' 'store_ln31' <Predicate = true> <Delay = 0.53>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39]   --->   Operation 60 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_temp_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_temp_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_rx0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_rx0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_rx0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ norm_rx0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ receive_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_temp_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ data_temp_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_03                                 (alloca             ) [ 010]
data_temp                            (alloca             ) [ 011]
specaxissidechannel_ln0              (specaxissidechannel) [ 000]
specmemcore_ln0                      (specmemcore        ) [ 000]
specinterface_ln0                    (specinterface      ) [ 000]
specinterface_ln0                    (specinterface      ) [ 000]
muxLogicCE_to_data_temp_2_read       (muxlogic           ) [ 000]
data_temp_2_read                     (read               ) [ 000]
muxLogicCE_to_data_temp_1_read       (muxlogic           ) [ 000]
data_temp_1_read                     (read               ) [ 000]
muxLogicData_to_store_ln31           (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln31           (muxlogic           ) [ 000]
store_ln31                           (store              ) [ 000]
muxLogicData_to_store_ln31           (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln31           (muxlogic           ) [ 000]
store_ln31                           (store              ) [ 000]
muxLogicData_to_store_ln39           (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln39           (muxlogic           ) [ 000]
store_ln39                           (store              ) [ 000]
br_ln0                               (br                 ) [ 000]
MuxLogicAddr_to_j                    (muxlogic           ) [ 000]
j                                    (load               ) [ 000]
icmp_ln39                            (icmp               ) [ 010]
br_ln39                              (br                 ) [ 000]
j_7                                  (add                ) [ 000]
trunc_ln39                           (trunc              ) [ 011]
muxLogicCE_to_empty                  (muxlogic           ) [ 000]
empty                                (read               ) [ 000]
tmp_data                             (extractvalue       ) [ 000]
trunc_ln42                           (trunc              ) [ 011]
tmp_2                                (partselect         ) [ 011]
muxLogicData_to_store_ln39           (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln39           (muxlogic           ) [ 000]
store_ln39                           (store              ) [ 000]
MuxLogicAddr_to_data_temp_4_out_load (muxlogic           ) [ 000]
data_temp_4_out_load                 (load               ) [ 000]
MuxLogicAddr_to_data_temp_load_1     (muxlogic           ) [ 000]
data_temp_load_1                     (load               ) [ 000]
specpipeline_ln40                    (specpipeline       ) [ 000]
speclooptripcount_ln31               (speclooptripcount  ) [ 000]
specloopname_ln39                    (specloopname       ) [ 000]
select_ln42                          (select             ) [ 000]
data_temp_3                          (partset            ) [ 000]
select_ln43                          (select             ) [ 000]
tmp_1                                (partset            ) [ 000]
data_temp_5                          (select             ) [ 000]
data_temp_4                          (select             ) [ 000]
muxLogicData_to_write_ln46           (muxlogic           ) [ 000]
write_ln46                           (write              ) [ 000]
muxLogicData_to_store_ln31           (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln31           (muxlogic           ) [ 000]
store_ln31                           (store              ) [ 000]
muxLogicData_to_store_ln31           (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln31           (muxlogic           ) [ 000]
store_ln31                           (store              ) [ 000]
br_ln39                              (br                 ) [ 000]
MuxLogicAddr_to_data_temp_load       (muxlogic           ) [ 000]
data_temp_load                       (load               ) [ 000]
muxLogicData_to_write_ln0            (muxlogic           ) [ 000]
write_ln0                            (write              ) [ 000]
ret_ln0                              (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_temp_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_temp_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_temp_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_temp_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="norm_rx0_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="norm_rx0_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="norm_rx0_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="norm_rx0_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_rx0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="receive_fifo_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_temp_5_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_temp_5_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_temp_4_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_temp_4_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i128.i128.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i128.i128.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="j_03_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_03/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_temp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_temp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_temp_2_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_temp_2_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data_temp_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="128" slack="0"/>
<pin id="100" dir="0" index="1" bw="128" slack="0"/>
<pin id="101" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_temp_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="161" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="0" index="3" bw="16" slack="0"/>
<pin id="109" dir="0" index="4" bw="1" slack="0"/>
<pin id="110" dir="1" index="5" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln46_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="0" index="2" bw="128" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln0_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="128" slack="0"/>
<pin id="126" dir="0" index="2" bw="128" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="muxLogicCE_to_data_temp_2_read_fu_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_data_temp_2_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="muxLogicCE_to_data_temp_1_read_fu_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_data_temp_1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="muxLogicData_to_store_ln31_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="0"/>
<pin id="136" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln31/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="muxLogicAddr_to_store_ln31_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="0"/>
<pin id="140" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln31/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln31_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="128" slack="0"/>
<pin id="143" dir="0" index="1" bw="128" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="muxLogicData_to_store_ln31_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="128" slack="0"/>
<pin id="148" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln31/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="muxLogicAddr_to_store_ln31_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="128" slack="0"/>
<pin id="152" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln31/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln31_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="0"/>
<pin id="156" dir="0" index="1" bw="128" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="muxLogicData_to_store_ln39_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln39/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="muxLogicAddr_to_store_ln39_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln39/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln39_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="MuxLogicAddr_to_j_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_j/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="j_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln39_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="j_7_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln39_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="muxLogicCE_to_empty_fu_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_empty/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_data_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="161" slack="0"/>
<pin id="198" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln42_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="128" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="96" slack="0"/>
<pin id="206" dir="0" index="1" bw="128" slack="0"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="0" index="3" bw="8" slack="0"/>
<pin id="209" dir="1" index="4" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="muxLogicData_to_store_ln39_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln39/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="muxLogicAddr_to_store_ln39_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln39/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln39_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="MuxLogicAddr_to_data_temp_4_out_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="128" slack="0"/>
<pin id="228" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_data_temp_4_out_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="data_temp_4_out_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="128" slack="0"/>
<pin id="232" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_temp_4_out_load/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="MuxLogicAddr_to_data_temp_load_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="128" slack="1"/>
<pin id="236" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_data_temp_load_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="data_temp_load_1_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="128" slack="1"/>
<pin id="239" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_temp_load_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln42_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="128" slack="0"/>
<pin id="243" dir="0" index="2" bw="128" slack="0"/>
<pin id="244" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="data_temp_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="128" slack="0"/>
<pin id="249" dir="0" index="1" bw="128" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="8" slack="0"/>
<pin id="252" dir="0" index="4" bw="8" slack="0"/>
<pin id="253" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="data_temp_3/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln43_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="128" slack="0"/>
<pin id="262" dir="0" index="2" bw="128" slack="0"/>
<pin id="263" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="128" slack="0"/>
<pin id="268" dir="0" index="1" bw="128" slack="0"/>
<pin id="269" dir="0" index="2" bw="96" slack="1"/>
<pin id="270" dir="0" index="3" bw="1" slack="0"/>
<pin id="271" dir="0" index="4" bw="8" slack="0"/>
<pin id="272" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="data_temp_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="128" slack="0"/>
<pin id="280" dir="0" index="2" bw="128" slack="0"/>
<pin id="281" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_temp_5/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="data_temp_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="128" slack="0"/>
<pin id="287" dir="0" index="2" bw="128" slack="0"/>
<pin id="288" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_temp_4/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="muxLogicData_to_write_ln46_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="128" slack="0"/>
<pin id="293" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln46/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="muxLogicData_to_store_ln31_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="128" slack="0"/>
<pin id="297" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln31/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="muxLogicAddr_to_store_ln31_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="128" slack="1"/>
<pin id="301" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln31/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln31_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="128" slack="0"/>
<pin id="304" dir="0" index="1" bw="128" slack="1"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="muxLogicData_to_store_ln31_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="128" slack="0"/>
<pin id="309" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln31/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="muxLogicAddr_to_store_ln31_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="128" slack="0"/>
<pin id="313" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln31/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln31_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="128" slack="0"/>
<pin id="317" dir="0" index="1" bw="128" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="MuxLogicAddr_to_data_temp_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="128" slack="0"/>
<pin id="323" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_data_temp_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="data_temp_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="128" slack="0"/>
<pin id="326" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_temp_load/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="muxLogicData_to_write_ln0_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="128" slack="0"/>
<pin id="330" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="j_03_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_03 "/>
</bind>
</comp>

<comp id="342" class="1005" name="data_temp_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="128" slack="0"/>
<pin id="344" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="data_temp "/>
</bind>
</comp>

<comp id="357" class="1005" name="trunc_ln39_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="365" class="1005" name="trunc_ln42_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="96" slack="1"/>
<pin id="372" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="121"><net_src comp="80" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="82" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="137"><net_src comp="98" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="98" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="92" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="92" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="175" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="175" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="104" pin="5"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="196" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="60" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="217"><net_src comp="184" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="184" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="245"><net_src comp="230" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="254"><net_src comp="72" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="240" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="74" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="247" pin=4"/></net>

<net id="258"><net_src comp="247" pin="5"/><net_sink comp="116" pin=2"/></net>

<net id="264"><net_src comp="237" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="230" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="273"><net_src comp="76" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="259" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="276"><net_src comp="78" pin="0"/><net_sink comp="266" pin=4"/></net>

<net id="282"><net_src comp="266" pin="5"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="247" pin="5"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="247" pin="5"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="266" pin="5"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="247" pin="5"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="277" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="277" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="284" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="284" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="16" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="84" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="345"><net_src comp="88" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="353"><net_src comp="342" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="360"><net_src comp="190" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="368"><net_src comp="200" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="373"><net_src comp="204" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="266" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: receive_fifo_0 | {2 }
	Port: data_temp_5_out | {1 }
	Port: data_temp_4_out | {1 2 }
 - Input state : 
	Port: receive4DDR_Pipeline_VITIS_LOOP_39_2 : data_temp_1 | {1 }
	Port: receive4DDR_Pipeline_VITIS_LOOP_39_2 : data_temp_2 | {1 }
	Port: receive4DDR_Pipeline_VITIS_LOOP_39_2 : norm_rx0_V_data_V | {1 }
	Port: receive4DDR_Pipeline_VITIS_LOOP_39_2 : norm_rx0_V_keep_V | {1 }
	Port: receive4DDR_Pipeline_VITIS_LOOP_39_2 : norm_rx0_V_strb_V | {1 }
	Port: receive4DDR_Pipeline_VITIS_LOOP_39_2 : norm_rx0_V_last_V | {1 }
	Port: receive4DDR_Pipeline_VITIS_LOOP_39_2 : data_temp_4_out | {2 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln31 : 1
		muxLogicAddr_to_store_ln39 : 1
		store_ln39 : 1
		MuxLogicAddr_to_j : 1
		j : 1
		icmp_ln39 : 2
		br_ln39 : 3
		j_7 : 2
		trunc_ln39 : 2
		trunc_ln42 : 1
		tmp_2 : 1
		muxLogicData_to_store_ln39 : 3
		muxLogicAddr_to_store_ln39 : 1
		store_ln39 : 3
		MuxLogicAddr_to_data_temp_load : 1
		data_temp_load : 1
		muxLogicData_to_write_ln0 : 2
		write_ln0 : 2
	State 2
		select_ln42 : 1
		data_temp_3 : 2
		select_ln43 : 1
		tmp_1 : 2
		data_temp_5 : 3
		data_temp_4 : 3
		muxLogicData_to_write_ln46 : 3
		write_ln46 : 3
		muxLogicData_to_store_ln31 : 4
		store_ln31 : 4
		muxLogicData_to_store_ln31 : 4
		store_ln31 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|          |              select_ln42_fu_240             |    0    |   127   |
|  select  |              select_ln43_fu_259             |    0    |   127   |
|          |              data_temp_5_fu_277             |    0    |   127   |
|          |              data_temp_4_fu_284             |    0    |   127   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |               icmp_ln39_fu_178              |    0    |    6    |
|----------|---------------------------------------------|---------|---------|
|    add   |                  j_7_fu_184                 |    0    |    6    |
|----------|---------------------------------------------|---------|---------|
|          |         data_temp_2_read_read_fu_92         |    0    |    0    |
|   read   |         data_temp_1_read_read_fu_98         |    0    |    0    |
|          |              empty_read_fu_104              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |           write_ln46_write_fu_116           |    0    |    0    |
|          |            write_ln0_write_fu_123           |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |    muxLogicCE_to_data_temp_2_read_fu_130    |    0    |    0    |
|          |    muxLogicCE_to_data_temp_1_read_fu_132    |    0    |    0    |
|          |      muxLogicData_to_store_ln31_fu_134      |    0    |    0    |
|          |      muxLogicAddr_to_store_ln31_fu_138      |    0    |    0    |
|          |      muxLogicData_to_store_ln31_fu_146      |    0    |    0    |
|          |      muxLogicAddr_to_store_ln31_fu_150      |    0    |    0    |
|          |      muxLogicData_to_store_ln39_fu_160      |    0    |    0    |
|          |      muxLogicAddr_to_store_ln39_fu_164      |    0    |    0    |
|          |           MuxLogicAddr_to_j_fu_172          |    0    |    0    |
|          |          muxLogicCE_to_empty_fu_194         |    0    |    0    |
| muxlogic |      muxLogicData_to_store_ln39_fu_214      |    0    |    0    |
|          |      muxLogicAddr_to_store_ln39_fu_218      |    0    |    0    |
|          | MuxLogicAddr_to_data_temp_4_out_load_fu_226 |    0    |    0    |
|          |   MuxLogicAddr_to_data_temp_load_1_fu_234   |    0    |    0    |
|          |      muxLogicData_to_write_ln46_fu_291      |    0    |    0    |
|          |      muxLogicData_to_store_ln31_fu_295      |    0    |    0    |
|          |      muxLogicAddr_to_store_ln31_fu_299      |    0    |    0    |
|          |      muxLogicData_to_store_ln31_fu_307      |    0    |    0    |
|          |      muxLogicAddr_to_store_ln31_fu_311      |    0    |    0    |
|          |    MuxLogicAddr_to_data_temp_load_fu_321    |    0    |    0    |
|          |       muxLogicData_to_write_ln0_fu_328      |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              trunc_ln39_fu_190              |    0    |    0    |
|          |              trunc_ln42_fu_200              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|extractvalue|               tmp_data_fu_196               |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|partselect|                 tmp_2_fu_204                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|  partset |              data_temp_3_fu_247             |    0    |    0    |
|          |                 tmp_1_fu_266                |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   520   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| data_temp_reg_342|   128  |
|   j_03_reg_332   |    6   |
|   tmp_2_reg_370  |   96   |
|trunc_ln39_reg_357|    1   |
|trunc_ln42_reg_365|   32   |
+------------------+--------+
|       Total      |   263  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   520  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   263  |    -   |
+-----------+--------+--------+
|   Total   |   263  |   520  |
+-----------+--------+--------+
