Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	out3_reg/Q out3_reg/Q_bar 
Information: Timing loop detected. (OPT-150)
	out3_reg/Q out3_reg/Q_bar 
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'out3_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'out3_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'Q_bar' and 'Q' on cell 'out3_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'out2_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'out2_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'out1_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'out1_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'out0_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'out0_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'done_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'Q' and 'Q_bar' on cell 'done_reg'
         to break a timing loop. (OPT-314)
 
****************************************
Report : qor
Design : top
Version: T-2022.03-SP5
Date   : Thu Aug  8 17:22:28 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:   28233100.00
  Critical Path Slack:     1766900.00
  Critical Path Clk Period:
                          30000000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 34
  Buf/Inv Cell Count:               7
  Buf Cell Count:                   0
  Inv Cell Count:                   7
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        29
  Sequential Cell Count:            5
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:  7692420.000000
  Noncombinational Area:
                      13880160.000000
  Buf/Inv Area:        1598940.000000
  Total Buffer Area:             0.00
  Total Inverter Area:     1598940.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:          21572580.000000
  Design Area:        21572580.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:            37
  Nets With Violations:            34
  Max Trans Violations:            34
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i83compute4

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                  0.02
  Mapping Optimization:                0.11
  -----------------------------------------
  Overall Compile Time:                0.79
  Overall Compile Wall Clock Time:     1.14

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
