\doxysection{RNG\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structRNG__TypeDef}{}\label{structRNG__TypeDef}\index{RNG\_TypeDef@{RNG\_TypeDef}}


RNG.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRNG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRNG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRNG__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structRNG__TypeDef_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structRNG__TypeDef_a845a96f74eb9e952921091c4c621242e}{HTCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RNG. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00719}{719}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structRNG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structRNG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

RNG control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00721}{721}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRNG__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{structRNG__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!DR@{DR}}
\index{DR@{DR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

RNG data register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00723}{723}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRNG__TypeDef_a845a96f74eb9e952921091c4c621242e}\label{structRNG__TypeDef_a845a96f74eb9e952921091c4c621242e} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!HTCR@{HTCR}}
\index{HTCR@{HTCR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HTCR}{HTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HTCR}

RNG health test control register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00725}{725}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRNG__TypeDef_af86c61a5d38a4fc9cef942a12744486b}\label{structRNG__TypeDef_af86c61a5d38a4fc9cef942a12744486b} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00724}{724}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structRNG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structRNG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

RNG status register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00722}{722}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
