<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/ddram.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/ddram.v</arg>&quot; Line <arg fmt="%d" index="2">18</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/setup.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/ddram.v&quot; line 18
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/system.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/system.v</arg>&quot; Line <arg fmt="%d" index="2">18</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/setup.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/system.v&quot; line 18
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/system.v</arg>&quot; Line <arg fmt="%d" index="2">19</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/system.v&quot; line 19
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/gen_capabilities.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/gen_capabilities.v</arg>&quot; Line <arg fmt="%d" index="2">18</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/setup.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/gen_capabilities.v&quot; line 18
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/conbus/rtl/conbus5x6.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/conbus/rtl/conbus_arb5.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/csrbrg/rtl/csrbrg.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/lm32/rtl/lm32_debug.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/lm32/rtl/lm32_debug.v</arg>&quot; Line <arg fmt="%d" index="2">53</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/lm32/rtl/lm32_debug.v&quot; line 53
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/lm32/rtl/lm32_debug.v</arg>&quot; Line <arg fmt="%d" index="2">186</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/lm32/rtl/lm32_functions.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/lm32/rtl/lm32_debug.v&quot; line 186
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/minimac2/rtl/minimac2.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/minimac2/rtl/minimac2_ctlif.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/minimac2/rtl/minimac2_psync.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/minimac2/rtl/minimac2_rx.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/minimac2/rtl/minimac2_sync.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/minimac2/rtl/minimac2_tx.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/uart/rtl/uart.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores/uart/rtl/uart_transceiver.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/fmlarb/fmlarb.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/fmlbrg_32/rtl/fmlbrg.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/fmlbrg_32/rtl/fmlbrg_datamem.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/fmlbrg_32/rtl/fmlbrg_tagmem.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/SPARTAN3E/fdce16.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/SPARTAN3E/fdce2.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/SPARTAN3E/hpdmc_ddrio.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/SPARTAN3E/hpdmc_iddr16.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/SPARTAN3E/hpdmc_iobuf16.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/SPARTAN3E/hpdmc_obuft2.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/SPARTAN3E/hpdmc_oddr16.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/SPARTAN3E/hpdmc_oddr2.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/hpdmc.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/hpdmc_banktimer.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/hpdmc_busif.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/hpdmc_ctlif50.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/hpdmc_datactl.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/hpdmc_ddr16/rtl/hpdmc_mgmt.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_adder.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_adder.v</arg>&quot; Line <arg fmt="%d" index="2">29</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_adder.v&quot; line 29
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_addsub.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_addsub.v</arg>&quot; Line <arg fmt="%d" index="2">28</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_addsub.v&quot; line 28
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_cpu_s3.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_cpu_s3.v</arg>&quot; Line <arg fmt="%d" index="2">65</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_cpu_s3.v&quot; line 65
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_cpu_s3.v</arg>&quot; Line <arg fmt="%d" index="2">753</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_functions.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_cpu_s3.v&quot; line 753
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_decoder.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_decoder.v</arg>&quot; Line <arg fmt="%d" index="2">35</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_decoder.v&quot; line 35
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_decoder.v</arg>&quot; Line <arg fmt="%d" index="2">315</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_functions.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_decoder.v&quot; line 315
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_instruction_unit.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_instruction_unit.v</arg>&quot; Line <arg fmt="%d" index="2">47</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_instruction_unit.v&quot; line 47
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_instruction_unit.v</arg>&quot; Line <arg fmt="%d" index="2">343</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_functions.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_instruction_unit.v&quot; line 343
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_interrupt.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_interrupt.v</arg>&quot; Line <arg fmt="%d" index="2">29</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_interrupt.v&quot; line 29
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_load_store_unit.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_load_store_unit.v</arg>&quot; Line <arg fmt="%d" index="2">42</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_load_store_unit.v&quot; line 42
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_load_store_unit.v</arg>&quot; Line <arg fmt="%d" index="2">264</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_functions.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_load_store_unit.v&quot; line 264
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_logic_op.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_logic_op.v</arg>&quot; Line <arg fmt="%d" index="2">29</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_logic_op.v&quot; line 29
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_mc_arithmetic.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_mc_arithmetic.v</arg>&quot; Line <arg fmt="%d" index="2">29</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_mc_arithmetic.v&quot; line 29
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_multiplier.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_multiplier.v</arg>&quot; Line <arg fmt="%d" index="2">29</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_multiplier.v&quot; line 29
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_shifter.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_shifter.v</arg>&quot; Line <arg fmt="%d" index="2">29</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_shifter.v&quot; line 29
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_top.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_top.v</arg>&quot; Line <arg fmt="%d" index="2">29</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/boards/digilent_s3e500/ise123/MM/lm32_include.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_top.v&quot; line 29
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_top.v</arg>&quot; Line <arg fmt="%d" index="2">213</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_functions.v&apos; in file &quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/lm32_top.v&quot; line 213
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/lm32/rtl/ram32x32d.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/minimac2/minimac2_memory_s3.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gk2/norflash16/rtl/norflash16.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gnsssdr/monitor/rtl/monitor.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gnsssdr/namuru/rtl/accumulator.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gnsssdr/namuru/rtl/carrier_mixer.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gnsssdr/namuru/rtl/carrier_nco.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gnsssdr/namuru/rtl/code_gen.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gnsssdr/namuru/rtl/code_nco.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gnsssdr/namuru/rtl/epoch_counter.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gnsssdr/namuru/rtl/simplified_gps_baseband.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gnsssdr/namuru/rtl/time_base.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gnsssdr/namuru/rtl/tracking_channel.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_gnsssdr/sysctl/rtl/sysctl.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1648" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;C:/SoC/tests/testing/2/milkymist_gnsssdr_port/cores_others/wbabrg/rtl/wb_abrg1.v\&quot; into library work</arg>
</msg>

</messages>

