\hypertarget{group___r_c_c___register___offset}{}\doxysection{Register offsets}
\label{group___r_c_c___register___offset}\index{Register offsets@{Register offsets}}
Collaboration diagram for Register offsets\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=321pt]{group___r_c_c___register___offset}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___register___offset_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___register___offset_ga6df8d81c05c07cb0c26bbf27ea7fe55c}{RCC\+\_\+\+CR\+\_\+\+OFFSET}}~0x00U
\item 
\#define \mbox{\hyperlink{group___r_c_c___register___offset_gafb1e90a88869585b970749de3c16ce4a}{RCC\+\_\+\+CFGR\+\_\+\+OFFSET}}~0x04U
\item 
\#define \mbox{\hyperlink{group___r_c_c___register___offset_gace77000e86938c6253dc08e8c17e891a}{RCC\+\_\+\+CIR\+\_\+\+OFFSET}}~0x08U
\item 
\#define \mbox{\hyperlink{group___r_c_c___register___offset_gaf234fe5d9628a3f0769721e76f83c566}{RCC\+\_\+\+BDCR\+\_\+\+OFFSET}}~0x20U
\item 
\#define \mbox{\hyperlink{group___r_c_c___register___offset_ga63141585a221eed1fd009eb80e406619}{RCC\+\_\+\+CSR\+\_\+\+OFFSET}}~0x24U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___register___offset_gaf234fe5d9628a3f0769721e76f83c566}\label{group___r_c_c___register___offset_gaf234fe5d9628a3f0769721e76f83c566}} 
\index{Register offsets@{Register offsets}!RCC\_BDCR\_OFFSET@{RCC\_BDCR\_OFFSET}}
\index{RCC\_BDCR\_OFFSET@{RCC\_BDCR\_OFFSET}!Register offsets@{Register offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_BDCR\_OFFSET}{RCC\_BDCR\_OFFSET}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+OFFSET~0x20U}



Definition at line 1222 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___register___offset_gafb1e90a88869585b970749de3c16ce4a}\label{group___r_c_c___register___offset_gafb1e90a88869585b970749de3c16ce4a}} 
\index{Register offsets@{Register offsets}!RCC\_CFGR\_OFFSET@{RCC\_CFGR\_OFFSET}}
\index{RCC\_CFGR\_OFFSET@{RCC\_CFGR\_OFFSET}!Register offsets@{Register offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_OFFSET}{RCC\_CFGR\_OFFSET}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+OFFSET~0x04U}



Definition at line 1220 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___register___offset_gace77000e86938c6253dc08e8c17e891a}\label{group___r_c_c___register___offset_gace77000e86938c6253dc08e8c17e891a}} 
\index{Register offsets@{Register offsets}!RCC\_CIR\_OFFSET@{RCC\_CIR\_OFFSET}}
\index{RCC\_CIR\_OFFSET@{RCC\_CIR\_OFFSET}!Register offsets@{Register offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CIR\_OFFSET}{RCC\_CIR\_OFFSET}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+OFFSET~0x08U}



Definition at line 1221 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___register___offset_ga6df8d81c05c07cb0c26bbf27ea7fe55c}\label{group___r_c_c___register___offset_ga6df8d81c05c07cb0c26bbf27ea7fe55c}} 
\index{Register offsets@{Register offsets}!RCC\_CR\_OFFSET@{RCC\_CR\_OFFSET}}
\index{RCC\_CR\_OFFSET@{RCC\_CR\_OFFSET}!Register offsets@{Register offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_OFFSET}{RCC\_CR\_OFFSET}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+OFFSET~0x00U}



Definition at line 1219 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___register___offset_ga63141585a221eed1fd009eb80e406619}\label{group___r_c_c___register___offset_ga63141585a221eed1fd009eb80e406619}} 
\index{Register offsets@{Register offsets}!RCC\_CSR\_OFFSET@{RCC\_CSR\_OFFSET}}
\index{RCC\_CSR\_OFFSET@{RCC\_CSR\_OFFSET}!Register offsets@{Register offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CSR\_OFFSET}{RCC\_CSR\_OFFSET}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+OFFSET~0x24U}



Definition at line 1223 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___register___offset_ga539e07c3b3c55f1f1d47231341fb11e1}\label{group___r_c_c___register___offset_ga539e07c3b3c55f1f1d47231341fb11e1}} 
\index{Register offsets@{Register offsets}!RCC\_OFFSET@{RCC\_OFFSET}}
\index{RCC\_OFFSET@{RCC\_OFFSET}!Register offsets@{Register offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_OFFSET}{RCC\_OFFSET}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+OFFSET~(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})}



Definition at line 1218 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

