// Seed: 1438477677
module module_0;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_1 <= id_1;
    id_1 <= #1 1;
    id_1 <= #1 id_1;
    id_1 <= id_1;
  end
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    output tri0 id_5
);
  tri0 id_7;
  module_0 modCall_1 ();
  assign id_7 = id_0;
  tri0 id_8 = 1;
  wire id_9;
  wire id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
  tri1 id_14;
  module_0 modCall_1 ();
  always @(posedge id_2) begin : LABEL_0
    id_11 = "";
    if (1'b0)
      if (id_14)
        if (id_3) id_12 <= 1;
        else id_5 <= id_5;
  end
  xnor primCall (id_1, id_11, id_13, id_14, id_2, id_3, id_4, id_5, id_6, id_9);
endmodule
