

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Wed Dec 18 10:55:51 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  5471|  5471|  4506|  4506| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+------+------+------+------+---------+
        |                       |                    |   Latency   |   Interval  | Pipeline|
        |        Instance       |       Module       |  min |  max |  min |  max |   Type  |
        +-----------------------+--------------------+------+------+------+------+---------+
        |write_output_U0        |write_output        |   450|   450|   450|   450|   none  |
        |load_input_U0          |load_input          |   514|   514|   514|   514|   none  |
        |convolution_kernel_U0  |convolution_kernel  |  4505|  4505|  4505|  4505|   none  |
        +-----------------------+--------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      6|    1092|  11320|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|       6|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      6|    1098|  11388|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|       1|     21|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+-----+------+
    |        Instance       |       Module       | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------+--------------------+---------+-------+-----+------+
    |convolution_kernel_U0  |convolution_kernel  |        0|      6|  408|   702|
    |load_input_U0          |load_input          |        0|      0|  232|   840|
    |write_output_U0        |write_output        |        0|      0|  452|  9778|
    +-----------------------+--------------------+---------+-------+-----+------+
    |Total                  |                    |        0|      6| 1092| 11320|
    +-----------------------+--------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |conv2d_buffer  |        2|  0|   0|  1024|   32|     2|        65536|
    |output_U  |conv2d_output  |        2|  0|   0|   900|   32|     2|        57600|
    +----------+---------------+---------+---+----+------+-----+------+-------------+
    |Total     |               |        4|  0|   0|  1924|   64|     4|       123136|
    +----------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |convolution_kernel_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |load_input_U0_ap_ready_count            |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                 |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                           |    and   |      0|  0|   2|           1|           1|
    |convolution_kernel_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |load_input_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_convolution_kernel_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_load_input_U0_ap_ready          |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0|  32|          10|           8|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_convolution_kernel_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_input_U0_ap_ready          |   9|          2|    1|          2|
    |convolution_kernel_U0_ap_ready_count        |   9|          2|    2|          4|
    |load_input_U0_ap_ready_count                |   9|          2|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  36|          8|    6|         12|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_convolution_kernel_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_input_U0_ap_ready          |  1|   0|    1|          0|
    |convolution_kernel_U0_ap_ready_count        |  2|   0|    2|          0|
    |load_input_U0_ap_ready_count                |  2|   0|    2|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  6|   0|    6|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    conv2d    | return value |
|input_r_Addr_A  | out |   32|    bram    |    input_r   |     array    |
|input_r_EN_A    | out |    1|    bram    |    input_r   |     array    |
|input_r_Din_A   | out |   32|    bram    |    input_r   |     array    |
|input_r_Dout_A  |  in |   32|    bram    |    input_r   |     array    |
|input_r_WEN_A   | out |    4|    bram    |    input_r   |     array    |
|input_r_Clk_A   | out |    1|    bram    |    input_r   |     array    |
|input_r_Rst_A   | out |    1|    bram    |    input_r   |     array    |
|input_r_Addr_B  | out |   32|    bram    |    input_r   |     array    |
|input_r_EN_B    | out |    1|    bram    |    input_r   |     array    |
|input_r_Din_B   | out |   32|    bram    |    input_r   |     array    |
|input_r_Dout_B  |  in |   32|    bram    |    input_r   |     array    |
|input_r_WEN_B   | out |    4|    bram    |    input_r   |     array    |
|input_r_Clk_B   | out |    1|    bram    |    input_r   |     array    |
|input_r_Rst_B   | out |    1|    bram    |    input_r   |     array    |
|kernel_Addr_A   | out |   32|    bram    |    kernel    |     array    |
|kernel_EN_A     | out |    1|    bram    |    kernel    |     array    |
|kernel_Din_A    | out |   32|    bram    |    kernel    |     array    |
|kernel_Dout_A   |  in |   32|    bram    |    kernel    |     array    |
|kernel_WEN_A    | out |    4|    bram    |    kernel    |     array    |
|kernel_Clk_A    | out |    1|    bram    |    kernel    |     array    |
|kernel_Rst_A    | out |    1|    bram    |    kernel    |     array    |
|kernel_Addr_B   | out |   32|    bram    |    kernel    |     array    |
|kernel_EN_B     | out |    1|    bram    |    kernel    |     array    |
|kernel_Din_B    | out |   32|    bram    |    kernel    |     array    |
|kernel_Dout_B   |  in |   32|    bram    |    kernel    |     array    |
|kernel_WEN_B    | out |    4|    bram    |    kernel    |     array    |
|kernel_Clk_B    | out |    1|    bram    |    kernel    |     array    |
|kernel_Rst_B    | out |    1|    bram    |    kernel    |     array    |
|result_Addr_A   | out |   32|    bram    |    result    |     array    |
|result_EN_A     | out |    1|    bram    |    result    |     array    |
|result_Din_A    | out |   32|    bram    |    result    |     array    |
|result_Dout_A   |  in |   32|    bram    |    result    |     array    |
|result_WEN_A    | out |    4|    bram    |    result    |     array    |
|result_Clk_A    | out |    1|    bram    |    result    |     array    |
|result_Rst_A    | out |    1|    bram    |    result    |     array    |
|result_Addr_B   | out |   32|    bram    |    result    |     array    |
|result_EN_B     | out |    1|    bram    |    result    |     array    |
|result_Din_B    | out |   32|    bram    |    result    |     array    |
|result_Dout_B   |  in |   32|    bram    |    result    |     array    |
|result_WEN_B    | out |    4|    bram    |    result    |     array    |
|result_Clk_B    | out |    1|    bram    |    result    |     array    |
|result_Rst_B    | out |    1|    bram    |    result    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

