<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: udc_car_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_udc_car_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_udc_car_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">udc_car_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.90</td>
<td class="s8 cl rt"><a href="mod1490.html#Line" > 80.00</a></td>
<td class="s6 cl rt"><a href="mod1490.html#Cond" > 62.50</a></td>
<td class="s6 cl rt"><a href="mod1490.html#Toggle" > 60.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1490.html#Branch" > 68.75</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1490.html#inst_tag_91890"  onclick="showContent('inst_tag_91890')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car</a></td>
<td class="s6 cl rt"> 67.90</td>
<td class="s8 cl rt"><a href="mod1490.html#Line" > 80.00</a></td>
<td class="s6 cl rt"><a href="mod1490.html#Cond" > 62.50</a></td>
<td class="s6 cl rt"><a href="mod1490.html#Toggle" > 60.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1490.html#Branch" > 68.75</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_udc_car_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_91890"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_91890" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.90</td>
<td class="s8 cl rt"><a href="mod1490.html#Line" > 80.00</a></td>
<td class="s6 cl rt"><a href="mod1490.html#Cond" > 62.50</a></td>
<td class="s6 cl rt"><a href="mod1490.html#Toggle" > 60.33</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1490.html#Branch" > 68.75</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.22</td>
<td class="s8 cl rt"> 85.86</td>
<td class="s5 cl rt"> 59.87</td>
<td class="s5 cl rt"> 58.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.54</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1236.html#inst_tag_76530" >c_udc_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1010_1.html#inst_tag_69551" id="tag_urg_inst_69551">c_chirp_mode_sync</a></td>
<td class="s9 cl rt"> 94.51</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010_1.html#inst_tag_69547" id="tag_urg_inst_69547">c_clk_off_sync</a></td>
<td class="s9 cl rt"> 94.51</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod196.html#inst_tag_12250" id="tag_urg_inst_12250">c_dft_in_tp1</a></td>
<td class="s4 cl rt"> 42.59</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.11</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod196.html#inst_tag_12251" id="tag_urg_inst_12251">c_dft_tp2</a></td>
<td class="s0 cl rt">  5.56</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod80.html#inst_tag_2499" id="tag_urg_inst_2499">c_hs_clk_gate</a></td>
<td class="s7 cl rt"> 70.43</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010_1.html#inst_tag_69548" id="tag_urg_inst_69548">c_hs_clock_gate_ack_sync</a></td>
<td class="s9 cl rt"> 94.51</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29880" id="tag_urg_inst_29880">c_pri_calib_rstn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod523.html#inst_tag_31323" id="tag_urg_inst_31323">c_refclock_1mclock_div</a></td>
<td class="s6 cl rt"> 69.71</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 57.89</td>
<td class="s6 cl rt"> 60.71</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010_1.html#inst_tag_69549" id="tag_urg_inst_69549">c_reset_active_sync</a></td>
<td class="s9 cl rt"> 94.51</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29873" id="tag_urg_inst_29873">c_rstgen_apb_presetn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29882" id="tag_urg_inst_29882">c_rstgen_bc_calib_rstn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29876" id="tag_urg_inst_29876">c_rstgen_calib_clkdiv_rstn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29879" id="tag_urg_inst_29879">c_rstgen_calib_rstn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29875" id="tag_urg_inst_29875">c_rstgen_clkdiv_rstn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29878" id="tag_urg_inst_29878">c_rstgen_offset_correction_rstn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29877" id="tag_urg_inst_29877">c_rstgen_pll_ext_rstn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29874" id="tag_urg_inst_29874">c_rstgen_refclock_rstn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29881" id="tag_urg_inst_29881">c_rstgen_rescalib_rstn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29872" id="tag_urg_inst_29872">c_rstgen_sieclock_rstn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29885" id="tag_urg_inst_29885">c_rstn_bist_mode_en</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170916" id="tag_urg_inst_170916">c_scan_apb_presetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170897" id="tag_urg_inst_170897">c_scan_ats_hsclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170898" id="tag_urg_inst_170898">c_scan_ats_hssiclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170902" id="tag_urg_inst_170902">c_scan_ats_pll_clk</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170901" id="tag_urg_inst_170901">c_scan_ats_pll_highfreq_clk</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170903" id="tag_urg_inst_170903">c_scan_ats_pll_rx_clk1</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170904" id="tag_urg_inst_170904">c_scan_ats_pll_rx_clk2</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170900" id="tag_urg_inst_170900">c_scan_ats_refclock</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170899" id="tag_urg_inst_170899">c_scan_ats_sieclock</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170929" id="tag_urg_inst_170929">c_scan_bc_calib_resetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_1.html#inst_tag_170942" id="tag_urg_inst_170942">c_scan_bist_resetn</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170890" id="tag_urg_inst_170890">c_scan_byte_clock</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170893" id="tag_urg_inst_170893">c_scan_calib_1M_clock</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170922" id="tag_urg_inst_170922">c_scan_calib_clkdiv_resetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170926" id="tag_urg_inst_170926">c_scan_calib_resetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170920" id="tag_urg_inst_170920">c_scan_clkdiv_resetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_1.html#inst_tag_170947" id="tag_urg_inst_170947">c_scan_dft_global_resetn</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_1.html#inst_tag_170945" id="tag_urg_inst_170945">c_scan_dft_rstn_cdr_async</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170914" id="tag_urg_inst_170914">c_scan_global_resetn</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170892" id="tag_urg_inst_170892">c_scan_hssi_tx_clockout</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170932" id="tag_urg_inst_170932">c_scan_off_corr_resetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170896" id="tag_urg_inst_170896">c_scan_pclk</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170924" id="tag_urg_inst_170924">c_scan_pll_ext_resetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170895" id="tag_urg_inst_170895">c_scan_pll_rx_clk</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170927" id="tag_urg_inst_170927">c_scan_pri_calib_resetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170889" id="tag_urg_inst_170889">c_scan_refclock</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170918" id="tag_urg_inst_170918">c_scan_refclock_resetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170928" id="tag_urg_inst_170928">c_scan_rescalib_resetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_1.html#inst_tag_170946" id="tag_urg_inst_170946">c_scan_rstn_cdr</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_1.html#inst_tag_170941" id="tag_urg_inst_170941">c_scan_rstn_cdr_async</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_1.html#inst_tag_170944" id="tag_urg_inst_170944">c_scan_rstn_sieclock</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170891" id="tag_urg_inst_170891">c_scan_sieclock</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170894" id="tag_urg_inst_170894">c_scan_tx_clockin</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_1.html#inst_tag_170940" id="tag_urg_inst_170940">c_scan_udc_rstn_cdr_async</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170931" id="tag_urg_inst_170931">c_scan_xcvr_aon_resetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1928_0.html#inst_tag_170930" id="tag_urg_inst_170930">c_scan_xcvr_sie_resetn_scan</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010_1.html#inst_tag_69550" id="tag_urg_inst_69550">c_suspendm_sleepm_sync</a></td>
<td class="s9 cl rt"> 94.51</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010_1.html#inst_tag_69546" id="tag_urg_inst_69546">c_tm_clk_gate_mask_sync</a></td>
<td class="s4 cl rt"> 46.02</td>
<td class="s7 cl rt"> 76.92</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2700.html#inst_tag_233764" id="tag_urg_inst_233764">c_udc_car_ats</a></td>
<td class="s6 cl rt"> 64.35</td>
<td class="s8 cl rt"> 80.83</td>
<td class="s5 cl rt"> 56.20</td>
<td class="s5 cl rt"> 53.92</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.46</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29884" id="tag_urg_inst_29884">c_xcvr_aon_resetn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod423.html#inst_tag_29883" id="tag_urg_inst_29883">c_xcvr_sie_resetn</a></td>
<td class="s8 cl rt"> 82.08</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_udc_car_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1490.html" >udc_car_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>60</td><td>48</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>18395</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>18410</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>18423</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>18436</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>18452</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>18456</td><td>16</td><td>4</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>18502</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>18515</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>18593</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>18608</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>18643</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>18651</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
18394                   begin
18395      1/1          	if(~rstn_clkdiv)
18396      1/1          		clkdiv &lt;= 4'b 0000 ;
18397                   	else
18398      1/1          		clkdiv &lt;= clkdiv +4'b 0001 ;
18399                   end
18400                   assign clkdiv_cnt_reached = ( clkdiv == 4'b1111 ) ;
18401                   assign ctrl_480clk = (suspendm_sleepm_bar &amp; clkdiv_cnt_reached) ;
18402                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b0)) c_tm_clk_gate_mask_sync (
18403                   .clock		(hs_clock) ,
18404                   .reset_n	(rstn_clkdiv) ,
18405                   .d_in	        (tm_clk_gate_mask) ,
18406                   .d_out	        (tm_clk_gate_mask_hs)
18407                   );
18408                   always @(posedge hs_clock or negedge rstn_clkdiv)
18409                   begin
18410      1/1          	if(~rstn_clkdiv)
18411      1/1          	clk_off	&lt;= 1'b 1 ;
18412      1/1          	else if (ctrl_480clk &amp; ~tm_clk_gate_mask_hs)
18413      1/1          	clk_off	&lt;= 1'b0 ;
                        MISSING_ELSE
18414                   end
18415                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.RESET_VALUE(1'b1)) c_clk_off_sync (
18416                   .clock		(udc_refclock) ,
18417                   .reset_n	(o_pll_calib_rstn_int) ,
18418                   .d_in	        (clk_off) ,
18419                   .d_out	        (clk_off_ref)
18420                   );
18421                   always @(posedge udc_refclock or negedge o_pll_calib_rstn_int)
18422                   begin
18423      1/1          	if(~o_pll_calib_rstn_int)
18424      1/1          	     hs_clock_off &lt;= 1'b0 ;
18425      1/1          	else if (hs_clock_ungate)
18426      1/1          	     hs_clock_off &lt;= 1'b0 ;
18427                   	else
18428      1/1          	     hs_clock_off &lt;= ~clk_off_ref;
18429                   end
18430                   assign hs_clock_en = test_clk_gate_ovr[0] | (clk_off &amp; ~hs_clock_off &amp; clk_off_ref);
18431                   assign clk240_gen	= ~clkdiv[0] ;
18432                   assign byte_clock_gen 	= ~clkdiv[2] ;
18433                   assign sieclock_gen 	= databus ? ~clkdiv[3] : byte_clock_gen ;
18434                   always @(posedge hs_clock or negedge rstn_clkdiv)
18435                   begin
18436      1/1          	if(~rstn_clkdiv)
18437                   	begin
18438      1/1          		clk240_reg	&lt;= 1'b 0 ;
18439      1/1          		sieclock_reg	&lt;= 1'b 0 ;
18440      1/1          		byte_clock_reg	&lt;= 1'b 0 ;
18441                   	end
18442                   	else
18443                   	begin
18444      1/1          		clk240_reg	&lt;= clk240_gen ;
18445      1/1          		sieclock_reg	&lt;= sieclock_gen ;
18446      1/1          		byte_clock_reg	&lt;= byte_clock_gen ;
18447                   	end
18448                   end
18449                   assign databus_gen = databus_store ;
18450                   always @*
18451                   begin
18452      1/1          	databus = databus_gen ;
18453                   end
18454                   always@(*)
18455                   begin
18456      1/1          case(pllrefsel)
18457                   	4'b 0000:			  
18458      <font color = "red">0/1     ==>  		refclk_1mdiv = 7'd10; </font>
18459                   	4'b 0001:			  
18460      <font color = "red">0/1     ==>  		refclk_1mdiv = 7'd10;</font>
18461                   	4'b 0010:		 	  
18462      <font color = "red">0/1     ==>  		refclk_1mdiv = 7'd12;</font>
18463                   	4'b 0011:		 	  
18464      <font color = "red">0/1     ==>  		refclk_1mdiv = 7'd20;</font>
18465                   	4'b 0100:		 	  
18466      <font color = "red">0/1     ==>  		refclk_1mdiv = 7'd20;</font>
18467                   	4'b 0101:		 	  
18468      <font color = "red">0/1     ==>  		refclk_1mdiv = 7'd24;</font>
18469                   	4'b 0110:		 	  
18470      <font color = "red">0/1     ==>  		refclk_1mdiv = 7'd25;</font>
18471                   	4'b 0111:		 	  
18472      <font color = "red">0/1     ==>  		refclk_1mdiv = 7'd26;</font>
18473                   	4'b 1000:		 	  
18474      <font color = "red">0/1     ==>  		refclk_1mdiv = 7'd40;</font>
18475                   	4'b 1001:		 	  
18476      1/1          		refclk_1mdiv = 7'd40;
18477                   	4'b 1010:		 	  
18478      <font color = "red">0/1     ==>  		refclk_1mdiv = 7'd48;</font>
18479                   	4'b 1011:		 	  
18480      1/1          		refclk_1mdiv = 7'd50;
18481                   	4'b 1100:		 	  
18482      <font color = "red">0/1     ==>  		refclk_1mdiv = 7'd52;</font>
18483                           4'b 1101:                         
18484      <font color = "red">0/1     ==>                  refclk_1mdiv = 7'd100;</font>
18485                   	default:		 	  
18486      1/1          		refclk_1mdiv = 7'd52;
18487                   	endcase
18488                   end
18489                   clock_div_prog_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.DIV_CTRL_WIDTH(7)) c_refclock_1mclock_div (
18490                   .clock_div_sel           (refclk_1mdiv),
18491                   .clock_in                (udc_refclock),
18492                   .clock_div_out           (calib_clock_1M_gen),
18493                   .reset_in_n              (rstn_calib_clkdiv),
18494                   .reset_out_n             (),
18495                   .upstream_reset_in_n     (1'b1),
18496                   .scan_reset_in_n         (scan_reset),
18497                   .scan_mode_en_in         (scan_mode)
18498                   );
18499                   assign w_calib_clock_1M_gen = scan_mode ? 1'b0 : calib_clock_1M_gen;
18500                   always @(posedge udc_refclock or negedge rstn_calib_clkdiv)
18501                   begin
18502      1/1          	if(~rstn_calib_clkdiv)
18503                   	begin
18504      1/1          		calib_clock_1M_reg	&lt;= 1'b 0 ;
18505                   	end
18506                   	else
18507                   	begin
18508      1/1          		calib_clock_1M_reg	&lt;= w_calib_clock_1M_gen ;
18509                   	end
18510                   end
18511                   assign scan_reset = ~reset ;
18512                   assign soft_disconnect = (opmode == 2'b 01) ;
18513                   always @(posedge sieclock or negedge xcvr_sie_rstn)
18514                   begin
18515      1/1          	if(~xcvr_sie_rstn)
18516      1/1          		soft_disconnect_reg  		&lt;= 1'b 0 ;
18517                   	else
18518      1/1          		soft_disconnect_reg  		&lt;= soft_disconnect ;
18519                   end
18520                   assign global_resetn = (
18521                   			~phy_soft_reset  &amp;	 
18522                   			~reset	 	 &amp;	 
18523                   			~soft_disconnect_reg &amp;	 
18524                   			suspendm 	 &amp;	 
18525                   			sleepm           &amp;
18526                   			all_calib_done 	 &amp;	 
18527                   			i_bg_powergood	 &amp;	 
18528                   			i_pll_lock_ana		 
18529                   		       ) ;
18530                   scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_scan_global_resetn(
18531                   .scan_mode_en_in(scan_mode),
18532                   .scan_signal_in(scan_reset),
18533                   .fcn_signal_in(global_resetn),
18534                   .fcn_signal_out(global_resetn_scan)
18535                   );
18536                   reset_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.NUM_FLOPS(2)) c_rstgen_sieclock_rstn (
18537                   .sync_clock_in(sieclock),     
18538                   .reset_in_n(global_resetn_scan),	    
18539                   .reset_out_n(rstn_sieclock),	    
18540                   .upstream_reset_in_n(1'b1),
18541                   .scan_mode_en_in(scan_mode), 
18542                   .scan_reset_in_n(scan_reset)
18543                   ); 
18544                   assign rstn_byte_clock 	= rstn_sieclock ; 
18545                   assign rstn_hs_clock 	= rstn_sieclock ; 
18546                   scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_scan_apb_presetn_scan(
18547                   .scan_mode_en_in(scan_mode),
18548                   .scan_signal_in(scan_reset),
18549                   .fcn_signal_in(apb_presetn),
18550                   .fcn_signal_out(apb_presetn_scan)
18551                   );
18552                   reset_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.NUM_FLOPS(2)) c_rstgen_apb_presetn (
18553                   .sync_clock_in(pclk),     
18554                   .reset_in_n(apb_presetn_scan),	    
18555                   .reset_out_n(presetn),	    
18556                   .upstream_reset_in_n(ONE),
18557                   .scan_mode_en_in(scan_mode), 
18558                   .scan_reset_in_n(scan_reset)
18559                   ); 
18560                   assign refclock_resetn = (
18561                   			  i_bg_powergood   &amp;	 
18562                   			  suspendm 	   	 
18563                   		         ) ;
18564                   scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_scan_refclock_resetn_scan(
18565                   .scan_mode_en_in(scan_mode),
18566                   .scan_signal_in(scan_reset),
18567                   .fcn_signal_in(refclock_resetn),
18568                   .fcn_signal_out(refclock_resetn_scan)
18569                   );
18570                   reset_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.NUM_FLOPS(2)) c_rstgen_refclock_rstn (
18571                   .sync_clock_in(udc_refclock),     
18572                   .reset_in_n(refclock_resetn_scan),	    
18573                   .reset_out_n(rstn_refclock),	    
18574                   .upstream_reset_in_n(1'b1),
18575                   .scan_mode_en_in(scan_mode), 
18576                   .scan_reset_in_n(scan_reset)
18577                   ); 
18578                   assign reset_active = (i_pll_lock_ana &amp; suspendm &amp; sleepm &amp; all_calib_done) ;
18579                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_hs_clock_gate_ack_sync (
18580                   .clock   (udc_refclock),
18581                   .reset_n (udc_bc_calib_rstn),
18582                   .d_in    (hs_clock_gate_ack),
18583                   .d_out   (hs_clock_gate_ack_ref)
18584                   );
18585                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_reset_active_sync (
18586                   .clock   (udc_refclock),
18587                   .reset_n (udc_bc_calib_rstn),
18588                   .d_in    (reset_active),
18589                   .d_out   (reset_active_sync)
18590                   );
18591                   always @(posedge udc_refclock or negedge udc_bc_calib_rstn)
18592                   begin
18593      1/1              if(~udc_bc_calib_rstn)
18594                           begin
18595      1/1                      reset_active_sync_d  &lt;= 1'b0;
18596      1/1                      reset_active_sync_2d &lt;= 1'b0;
18597                           end
18598                       else 
18599                           begin
18600      1/1                      reset_active_sync_d  &lt;= reset_active_sync;
18601      1/1                      reset_active_sync_2d &lt;= reset_active_sync_d;
18602                           end
18603                   end
18604                   assign reset_active_noglitch = reset_active_sync &amp; reset_active_sync_2d;
18605                   assign reset_active_mux      = glitch_filter_en ? reset_active_noglitch : reset_active_sync;
18606                   always @(posedge udc_refclock or negedge udc_bc_calib_rstn)
18607                   begin
18608      1/1              if(~udc_bc_calib_rstn)
18609      1/1                  reset_active_ref &lt;= 1'b0;
18610      1/1              else if(reset_active_mux)
18611      1/1                  reset_active_ref &lt;= 1'b1;
18612      1/1              else if(~hs_clock_gate_ack_ref)
18613      1/1                  reset_active_ref &lt;= 1'b0;
                        MISSING_ELSE
18614                   end
18615                   assign clkdiv_resetn = (
18616                   			~clkdiv_soft_reset  &amp;	 
18617                   			i_bg_powergood	    &amp;	 
18618                   			reset_active_ref	 
18619                   		       ) ;
18620                   scan_mux_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_scan_clkdiv_resetn_scan(
18621                   .scan_mode_en_in(scan_mode),
18622                   .scan_signal_in(scan_reset),
18623                   .fcn_signal_in(clkdiv_resetn),
18624                   .fcn_signal_out(clkdiv_resetn_scan)
18625                   );
18626                   reset_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r #(.NUM_FLOPS(2)) c_rstgen_clkdiv_rstn (
18627                   .sync_clock_in(hs_clock),     
18628                   .reset_in_n(clkdiv_resetn_scan),	    
18629                   .reset_out_n(rstn_clkdiv),	    
18630                   .upstream_reset_in_n(1'b1),
18631                   .scan_mode_en_in(scan_mode), 
18632                   .scan_reset_in_n(scan_reset)
18633                   ); 
18634                   data_sync_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r c_suspendm_sleepm_sync (
18635                   .reset_n	(rstn_clkdiv),
18636                   .clock		(sieclock),
18637                   .d_in		(w_suspendm_sleepm),
18638                   .d_out		(suspendm_sleepm_sie)
18639                   );
18640                   assign w_suspendm_sleepm = suspendm &amp; sleepm;
18641                   always @(posedge sieclock or negedge rstn_clkdiv)
18642                   begin
18643      1/1          	if(~rstn_clkdiv)
18644      1/1          	suspendm_sleepm_sie_d &lt;= 1'b 0 ;
18645                   	else
18646      1/1          	suspendm_sleepm_sie_d &lt;= suspendm_sleepm_sie ;
18647                   end
18648                   assign negedge_suspendm_sleepm = ~suspendm_sleepm_sie &amp; suspendm_sleepm_sie_d;
18649                   always @(posedge sieclock or negedge rstn_clkdiv)
18650                   begin
18651      1/1          	if(~rstn_clkdiv)
18652      1/1          	suspendm_sleepm_bar	&lt;= 1'b 0 ;
18653      1/1          	else if (negedge_suspendm_sleepm)
18654      1/1          	suspendm_sleepm_bar	&lt;= 1'b 1 ;
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1490.html" >udc_car_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       18252
 EXPRESSION (hssi_mode ? clk240_reg : 1'b0)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       18433
 EXPRESSION (databus ? ((~clkdiv[3])) : byte_clock_gen)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       18499
 EXPRESSION (scan_mode ? 1'b0 : calib_clock_1M_gen)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       18605
 EXPRESSION (glitch_filter_en ? reset_active_noglitch : reset_active_sync)
             --------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1490.html" >udc_car_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">102</td>
<td class="rt">69</td>
<td class="rt">67.65 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">242</td>
<td class="rt">146</td>
<td class="rt">60.33 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">121</td>
<td class="rt">75</td>
<td class="rt">61.98 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">121</td>
<td class="rt">71</td>
<td class="rt">58.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">102</td>
<td class="rt">69</td>
<td class="rt">67.65 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">242</td>
<td class="rt">146</td>
<td class="rt">60.33 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">121</td>
<td class="rt">75</td>
<td class="rt">61.98 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">121</td>
<td class="rt">71</td>
<td class="rt">58.68 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tm_eb_wr_rst_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>cdr_eb_wr_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scan_en_ats</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>refclock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_480p0_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_480p0_vco_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tm_clk_gate_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>suspendm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pll_vco_cnt_window</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pll_pso</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scan_sieclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_ats_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_en_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_mode_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_lock_ana</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_lock_ana_ats</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pll_pfd_pd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pll_startloop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>apb_presetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_pll_standby</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_bist_mode_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>databus_store</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hssi_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hssi_tx_clockin</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_hsclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_hssiclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pllrefsel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_fbdiv[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_fbdiv[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_fbdiv[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pll_fbdiv[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_ipdiv[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pll_ipdiv[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pll_ipdiv[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>eb_reset_wr_ind</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>all_calib_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>inv_calib_rstn_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>phy_soft_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clkdiv_soft_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>calib_soft_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_hs_soft_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hs_mode_cdr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>termselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sleepm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_bg_powergood</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_bg_powergood_ats</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>primary_count_reached</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>opmode[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hs_clock_ungate</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>test_clk_gate_ovr[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>glitch_filter_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>databus</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_clockin</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hs_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>byte_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>sieclock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hssi_tx_clockout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>udc_refclock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_scan_ats_hsclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_scan_ats_hssiclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_scan_ats_sieclock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>udc_calib_1M_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_div_refclock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_dig_div_refclock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_fb_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_vco_pll_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_480p0_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstn_refclock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_rstn_cdr_async</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstn_hs_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstn_byte_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstn_sieclock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstn_clkdiv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_usb2_calib_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>udc_calib_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>udc_bc_calib_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcvr_sie_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>xcvr_aon_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>udc_rstn_cdr_async</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstn_calib_clkdiv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_pll_calib_rstn_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_global_resetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>primary_count_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_offset_correction_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstn_pll_clockout</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>presetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstn_ats_clkdiv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rstn_bist_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_rstn_refclock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_rstn_hs_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_rstn_hs_tx_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_rstn_byte_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_rstn_sieclock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_rstn_clkdiv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_rstn_calib_clkdiv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_udc_rstn_cdr_async</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_udc_calib_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_o_rstn_cdr_async</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_o_pll_calib_rstn_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_o_usb2_calib_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_rstn_bist_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hs_clock_gate_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1490.html" >udc_car_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">48</td>
<td class="rt">33</td>
<td class="rt">68.75 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">18252</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">18433</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">18499</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">18605</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">18395</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">18410</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">18423</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">18436</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">18456</td>
<td class="rt">15</td>
<td class="rt">3</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">18502</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">18515</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">18593</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">18608</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">18643</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">18651</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18252      assign w_hssi_tx_clockout	= (hssi_mode ? clk240_reg : 1'b0);
                                    	             <font color = "red">-1-</font>  
                                    	             <font color = "red">==></font>  
                                    	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18433      assign sieclock_gen 	= databus ? ~clkdiv[3] : byte_clock_gen ;
                               	          <font color = "green">-1-</font>  
                               	          <font color = "green">==></font>  
                               	          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18499      assign w_calib_clock_1M_gen = scan_mode ? 1'b0 : calib_clock_1M_gen;
                                                   <font color = "red">-1-</font>  
                                                   <font color = "red">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18605      assign reset_active_mux      = glitch_filter_en ? reset_active_noglitch : reset_active_sync;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18395      	if(~rstn_clkdiv)
           	<font color = "green">-1-</font>  
18396      		clkdiv <= 4'b 0000 ;
           <font color = "green">		==></font>
18397      	else
18398      		clkdiv <= clkdiv +4'b 0001 ;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18410      	if(~rstn_clkdiv)
           	<font color = "green">-1-</font>  
18411      	clk_off	<= 1'b 1 ;
           <font color = "green">	==></font>
18412      	else if (ctrl_480clk & ~tm_clk_gate_mask_hs)
           	     <font color = "green">-2-</font>  
18413      	clk_off	<= 1'b0 ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18423      	if(~o_pll_calib_rstn_int)
           	<font color = "green">-1-</font>  
18424      	     hs_clock_off <= 1'b0 ;
           <font color = "green">	     ==></font>
18425      	else if (hs_clock_ungate)
           	     <font color = "green">-2-</font>  
18426      	     hs_clock_off <= 1'b0 ;
           <font color = "green">	     ==></font>
18427      	else
18428      	     hs_clock_off <= ~clk_off_ref;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18436      	if(~rstn_clkdiv)
           	<font color = "green">-1-</font>  
18437      	begin
18438      		clk240_reg	<= 1'b 0 ;
           <font color = "green">		==></font>
18439      		sieclock_reg	<= 1'b 0 ;
18440      		byte_clock_reg	<= 1'b 0 ;
18441      	end
18442      	else
18443      	begin
18444      		clk240_reg	<= clk240_gen ;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18456      case(pllrefsel)
           <font color = "red">-1-</font>  
18457      	4'b 0000:			  
18458      		refclk_1mdiv = 7'd10; 
           <font color = "red">		==></font>
18459      	4'b 0001:			  
18460      		refclk_1mdiv = 7'd10;
           <font color = "red">		==></font>
18461      	4'b 0010:		 	  
18462      		refclk_1mdiv = 7'd12;
           <font color = "red">		==></font>
18463      	4'b 0011:		 	  
18464      		refclk_1mdiv = 7'd20;
           <font color = "red">		==></font>
18465      	4'b 0100:		 	  
18466      		refclk_1mdiv = 7'd20;
           <font color = "red">		==></font>
18467      	4'b 0101:		 	  
18468      		refclk_1mdiv = 7'd24;
           <font color = "red">		==></font>
18469      	4'b 0110:		 	  
18470      		refclk_1mdiv = 7'd25;
           <font color = "red">		==></font>
18471      	4'b 0111:		 	  
18472      		refclk_1mdiv = 7'd26;
           <font color = "red">		==></font>
18473      	4'b 1000:		 	  
18474      		refclk_1mdiv = 7'd40;
           <font color = "red">		==></font>
18475      	4'b 1001:		 	  
18476      		refclk_1mdiv = 7'd40;
           <font color = "green">		==></font>
18477      	4'b 1010:		 	  
18478      		refclk_1mdiv = 7'd48;
           <font color = "red">		==></font>
18479      	4'b 1011:		 	  
18480      		refclk_1mdiv = 7'd50;
           <font color = "green">		==></font>
18481      	4'b 1100:		 	  
18482      		refclk_1mdiv = 7'd52;
           <font color = "red">		==></font>
18483              4'b 1101:                         
18484                      refclk_1mdiv = 7'd100;
           <font color = "red">                ==></font>
18485      	default:		 	  
18486      		refclk_1mdiv = 7'd52;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1011 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1101 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18502      	if(~rstn_calib_clkdiv)
           	<font color = "green">-1-</font>  
18503      	begin
18504      		calib_clock_1M_reg	<= 1'b 0 ;
           <font color = "green">		==></font>
18505      	end
18506      	else
18507      	begin
18508      		calib_clock_1M_reg	<= w_calib_clock_1M_gen ;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18515      	if(~xcvr_sie_rstn)
           	<font color = "green">-1-</font>  
18516      		soft_disconnect_reg  		<= 1'b 0 ;
           <font color = "green">		==></font>
18517      	else
18518      		soft_disconnect_reg  		<= soft_disconnect ;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18593          if(~udc_bc_calib_rstn)
               <font color = "green">-1-</font>  
18594              begin
18595                  reset_active_sync_d  <= 1'b0;
           <font color = "green">            ==></font>
18596                  reset_active_sync_2d <= 1'b0;
18597              end
18598          else 
18599              begin
18600                  reset_active_sync_d  <= reset_active_sync;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18608          if(~udc_bc_calib_rstn)
               <font color = "green">-1-</font>  
18609              reset_active_ref <= 1'b0;
           <font color = "green">        ==></font>
18610          else if(reset_active_mux)
                    <font color = "green">-2-</font>  
18611              reset_active_ref <= 1'b1;
           <font color = "green">        ==></font>
18612          else if(~hs_clock_gate_ack_ref)
                    <font color = "green">-3-</font>  
18613              reset_active_ref <= 1'b0;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18643      	if(~rstn_clkdiv)
           	<font color = "green">-1-</font>  
18644      	suspendm_sleepm_sie_d <= 1'b 0 ;
           <font color = "green">	==></font>
18645      	else
18646      	suspendm_sleepm_sie_d <= suspendm_sleepm_sie ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
18651      	if(~rstn_clkdiv)
           	<font color = "green">-1-</font>  
18652      	suspendm_sleepm_bar	<= 1'b 0 ;
           <font color = "green">	==></font>
18653      	else if (negedge_suspendm_sleepm)
           	     <font color = "green">-2-</font>  
18654      	suspendm_sleepm_bar	<= 1'b 1 ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_91890">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_udc_car_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
