###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       115701   # Number of WRITE/WRITEP commands
num_reads_done                 =       728408   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       585538   # Number of read row buffer hits
num_read_cmds                  =       728408   # Number of READ/READP commands
num_writes_done                =       115715   # Number of read requests issued
num_write_row_hits             =        72560   # Number of write row buffer hits
num_act_cmds                   =       186843   # Number of ACT commands
num_pre_cmds                   =       186814   # Number of PRE commands
num_ondemand_pres              =       162998   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9389984   # Cyles of rank active rank.0
rank_active_cycles.1           =      9123035   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       610016   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       876965   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       794496   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9917   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7279   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5694   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          829   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          709   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1025   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1212   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          783   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1066   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21118   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           71   # Write cmd latency (cycles)
write_latency[40-59]           =           88   # Write cmd latency (cycles)
write_latency[60-79]           =          226   # Write cmd latency (cycles)
write_latency[80-99]           =          451   # Write cmd latency (cycles)
write_latency[100-119]         =          885   # Write cmd latency (cycles)
write_latency[120-139]         =         1676   # Write cmd latency (cycles)
write_latency[140-159]         =         2369   # Write cmd latency (cycles)
write_latency[160-179]         =         3237   # Write cmd latency (cycles)
write_latency[180-199]         =         3900   # Write cmd latency (cycles)
write_latency[200-]            =       102792   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       279829   # Read request latency (cycles)
read_latency[40-59]            =        93760   # Read request latency (cycles)
read_latency[60-79]            =        94507   # Read request latency (cycles)
read_latency[80-99]            =        47217   # Read request latency (cycles)
read_latency[100-119]          =        34354   # Read request latency (cycles)
read_latency[120-139]          =        26736   # Read request latency (cycles)
read_latency[140-159]          =        18436   # Read request latency (cycles)
read_latency[160-179]          =        14587   # Read request latency (cycles)
read_latency[180-199]          =        11820   # Read request latency (cycles)
read_latency[200-]             =       107158   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.77579e+08   # Write energy
read_energy                    =  2.93694e+09   # Read energy
act_energy                     =  5.11202e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.92808e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.20943e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85935e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69277e+09   # Active standby energy rank.1
average_read_latency           =      119.583   # Average read request latency (cycles)
average_interarrival           =      11.8464   # Average request interarrival latency (cycles)
total_energy                   =  1.69962e+10   # Total energy (pJ)
average_power                  =      1699.62   # Average power (mW)
average_bandwidth              =      7.20318   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       109241   # Number of WRITE/WRITEP commands
num_reads_done                 =       757195   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       584964   # Number of read row buffer hits
num_read_cmds                  =       757196   # Number of READ/READP commands
num_writes_done                =       109253   # Number of read requests issued
num_write_row_hits             =        69604   # Number of write row buffer hits
num_act_cmds                   =       212740   # Number of ACT commands
num_pre_cmds                   =       212717   # Number of PRE commands
num_ondemand_pres              =       189144   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9267677   # Cyles of rank active rank.0
rank_active_cycles.1           =      9263559   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       732323   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       736441   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       816626   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10246   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7472   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5445   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          781   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          735   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1007   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1222   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          756   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1097   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21063   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           79   # Write cmd latency (cycles)
write_latency[40-59]           =           74   # Write cmd latency (cycles)
write_latency[60-79]           =          160   # Write cmd latency (cycles)
write_latency[80-99]           =          309   # Write cmd latency (cycles)
write_latency[100-119]         =          589   # Write cmd latency (cycles)
write_latency[120-139]         =         1157   # Write cmd latency (cycles)
write_latency[140-159]         =         1822   # Write cmd latency (cycles)
write_latency[160-179]         =         2566   # Write cmd latency (cycles)
write_latency[180-199]         =         3339   # Write cmd latency (cycles)
write_latency[200-]            =        99144   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       269697   # Read request latency (cycles)
read_latency[40-59]            =        93588   # Read request latency (cycles)
read_latency[60-79]            =       103321   # Read request latency (cycles)
read_latency[80-99]            =        52813   # Read request latency (cycles)
read_latency[100-119]          =        39081   # Read request latency (cycles)
read_latency[120-139]          =        31070   # Read request latency (cycles)
read_latency[140-159]          =        21397   # Read request latency (cycles)
read_latency[160-179]          =        16560   # Read request latency (cycles)
read_latency[180-199]          =        13303   # Read request latency (cycles)
read_latency[200-]             =       116364   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.45331e+08   # Write energy
read_energy                    =  3.05301e+09   # Read energy
act_energy                     =  5.82057e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.51515e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.53492e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78303e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78046e+09   # Active standby energy rank.1
average_read_latency           =      124.341   # Average read request latency (cycles)
average_interarrival           =      11.5412   # Average request interarrival latency (cycles)
total_energy                   =  1.71535e+10   # Total energy (pJ)
average_power                  =      1715.35   # Average power (mW)
average_bandwidth              =      7.39369   # Average bandwidth
