#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555fc7c34af0 .scope module, "cpu_tb_gui" "cpu_tb_gui" 2 4;
 .timescale -9 -12;
v0x555fc7c5beb0_0 .var "clk", 0 0;
v0x555fc7c5bf70_0 .net "debug_alu_res", 3 0, L_0x555fc7c61ae0;  1 drivers
v0x555fc7c5c030_0 .net "debug_cout", 0 0, L_0x555fc7c61c10;  1 drivers
v0x555fc7c5c0d0_0 .net "debug_ram_out", 3 0, L_0x555fc7c61b50;  1 drivers
v0x555fc7c5c170_0 .var "instruction", 10 0;
v0x555fc7c5c260_0 .var "op_str", 24 1;
v0x555fc7c5c300_0 .var/i "pc", 31 0;
v0x555fc7c5c3e0 .array "prog_mem", 255 0, 10 0;
v0x555fc7c5c4a0_0 .var "reset_n", 0 0;
S_0x555fc7c1b550 .scope task, "run_cycle" "run_cycle" 2 108, 2 108 0, S_0x555fc7c34af0;
 .timescale -9 -12;
v0x555fc7c35f20_0 .var "dest", 3 0;
v0x555fc7c362b0_0 .var/i "file", 31 0;
v0x555fc7c341a0_0 .var/i "inj_addr", 31 0;
v0x555fc7c34240_0 .var/i "inj_step", 31 0;
v0x555fc7c12950_0 .var/i "inj_val", 31 0;
v0x555fc7c12a50_0 .var/i "r", 31 0;
v0x555fc7c0e300_0 .var "ram_val", 3 0;
E_0x555fc7bd82a0 .event negedge, v0x555fc7c582e0_0;
E_0x555fc7bd7ed0 .event posedge, v0x555fc7c582e0_0;
TD_cpu_tb_gui.run_cycle ;
    %load/vec4 v0x555fc7c5c170_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x555fc7c35f20_0, 0, 4;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555fc7bd7ed0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %wait E_0x555fc7bd7ed0;
    %delay 1000, 0;
    %vpi_func 2 130 "$fopen" 32, "injections.txt", "r" {0 0 0};
    %store/vec4 v0x555fc7c362b0_0, 0, 32;
    %load/vec4 v0x555fc7c362b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
T_0.4 ;
    %vpi_func 2 132 "$feof" 32, v0x555fc7c362b0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.5, 8;
    %vpi_func 2 133 "$fscanf" 32, v0x555fc7c362b0_0, "%d %h %h\012", v0x555fc7c34240_0, v0x555fc7c341a0_0, v0x555fc7c12950_0 {0 0 0};
    %store/vec4 v0x555fc7c12a50_0, 0, 32;
    %load/vec4 v0x555fc7c34240_0;
    %load/vec4 v0x555fc7c5c300_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x555fc7c12950_0;
    %pad/s 4;
    %ix/getv/s 4, v0x555fc7c341a0_0;
    %store/vec4a v0x555fc7c5aa70, 4, 0;
    %vpi_call 2 138 "$display", "[INJECT] Step:%0d RAM[%h]=%h", v0x555fc7c34240_0, v0x555fc7c341a0_0, v0x555fc7c12950_0 {0 0 0};
    %load/vec4 v0x555fc7c341a0_0;
    %load/vec4 v0x555fc7c35f20_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_0.8, 4;
T_0.8 ;
T_0.6 ;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 145 "$fclose", v0x555fc7c362b0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x555fc7c35f20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555fc7c5aa70, 4;
    %store/vec4 v0x555fc7c0e300_0, 0, 4;
    %vpi_call 2 154 "$display", "[RAM] Addr:%h Val:%h", v0x555fc7c35f20_0, v0x555fc7c0e300_0 {0 0 0};
    %wait E_0x555fc7bd82a0;
    %end;
S_0x555fc7c29290 .scope module, "u_cpu" "cpu_top" 2 27, 3 4 0, S_0x555fc7c34af0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "debug_alu_res";
    .port_info 1 /OUTPUT 4 "debug_ram_out";
    .port_info 2 /OUTPUT 1 "debug_cout";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset_n";
    .port_info 5 /INPUT 11 "instruction";
L_0x555fc7c61ae0 .functor BUFZ 4, v0x555fc7c58500_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555fc7c61b50 .functor BUFZ 4, v0x555fc7c5a8e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555fc7c61c10 .functor BUFZ 1, v0x555fc7c583a0_0, C4<0>, C4<0>, C4<0>;
v0x555fc7c5ada0_0 .net "alu_a", 3 0, v0x555fc7c59200_0;  1 drivers
v0x555fc7c5ae80_0 .net "alu_b", 3 0, v0x555fc7c59330_0;  1 drivers
v0x555fc7c5af40_0 .net "alu_cout", 0 0, v0x555fc7c583a0_0;  1 drivers
v0x555fc7c5b010_0 .net "alu_en", 0 0, v0x555fc7c593f0_0;  1 drivers
v0x555fc7c5b100_0 .net "alu_f", 3 0, v0x555fc7c58500_0;  1 drivers
v0x555fc7c5b240_0 .net "alu_sel", 3 0, v0x555fc7c595c0_0;  1 drivers
v0x555fc7c5b330_0 .net "clk", 0 0, v0x555fc7c5beb0_0;  1 drivers
v0x555fc7c5b3d0_0 .net "debug_alu_res", 3 0, L_0x555fc7c61ae0;  alias, 1 drivers
v0x555fc7c5b4b0_0 .net "debug_cout", 0 0, L_0x555fc7c61c10;  alias, 1 drivers
v0x555fc7c5b600_0 .net "debug_ram_out", 3 0, L_0x555fc7c61b50;  alias, 1 drivers
v0x555fc7c5b6e0_0 .net "instruction", 10 0, v0x555fc7c5c170_0;  1 drivers
v0x555fc7c5b7a0_0 .net "ram_addr", 3 0, v0x555fc7c59c40_0;  1 drivers
v0x555fc7c5b840_0 .net "ram_csn", 0 0, v0x555fc7c59d20_0;  1 drivers
v0x555fc7c5b930_0 .net "ram_rdata", 3 0, v0x555fc7c5a8e0_0;  1 drivers
v0x555fc7c5ba40_0 .net "ram_rwn", 0 0, v0x555fc7c59fa0_0;  1 drivers
v0x555fc7c5bb30_0 .net "ram_wdata", 3 0, v0x555fc7c59de0_0;  1 drivers
v0x555fc7c5bc40_0 .net "reset_n", 0 0, v0x555fc7c5c4a0_0;  1 drivers
S_0x555fc7c4e230 .scope module, "u_alu" "reg_alu" 3 42, 4 4 0, S_0x555fc7c29290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "f";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_n";
    .port_info 4 /INPUT 1 "alu_en";
    .port_info 5 /INPUT 4 "alu_sel";
    .port_info 6 /INPUT 4 "a";
    .port_info 7 /INPUT 4 "b";
L_0x767886129018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555fc7c61640 .functor XNOR 1, L_0x555fc7c5c8d0, L_0x767886129018, C4<0>, C4<0>;
L_0x767886129060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555fc7c61530 .functor XNOR 1, L_0x555fc7c5c8d0, L_0x767886129060, C4<0>, C4<0>;
v0x555fc7c57a30_0 .net/2u *"_ivl_33", 0 0, L_0x767886129018;  1 drivers
v0x555fc7c57b10_0 .net *"_ivl_35", 0 0, L_0x555fc7c61640;  1 drivers
v0x555fc7c57bd0_0 .net/2u *"_ivl_39", 0 0, L_0x767886129060;  1 drivers
v0x555fc7c57c90_0 .net *"_ivl_41", 0 0, L_0x555fc7c61530;  1 drivers
L_0x7678861290a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555fc7c57d50_0 .net/2u *"_ivl_43", 0 0, L_0x7678861290a8;  1 drivers
v0x555fc7c57e80_0 .net "a", 3 0, v0x555fc7c59200_0;  alias, 1 drivers
v0x555fc7c57f40_0 .var "adder_b", 3 0;
v0x555fc7c57fe0_0 .net "alu_en", 0 0, v0x555fc7c593f0_0;  alias, 1 drivers
v0x555fc7c58080_0 .net "alu_sel", 3 0, v0x555fc7c595c0_0;  alias, 1 drivers
v0x555fc7c58160_0 .net "b", 3 0, v0x555fc7c59330_0;  alias, 1 drivers
v0x555fc7c58240_0 .net "cin_in", 0 0, L_0x555fc7c5cb40;  1 drivers
v0x555fc7c582e0_0 .net "clk", 0 0, v0x555fc7c5beb0_0;  alias, 1 drivers
v0x555fc7c583a0_0 .var "cout", 0 0;
v0x555fc7c58460_0 .net "cout_arith", 0 0, L_0x555fc7c5f9e0;  1 drivers
v0x555fc7c58500_0 .var "f", 3 0;
v0x555fc7c585e0_0 .var "logic_res", 3 0;
v0x555fc7c586c0_0 .net "next_cout", 0 0, L_0x555fc7c61910;  1 drivers
v0x555fc7c58780_0 .net "next_f", 3 0, L_0x555fc7c61750;  1 drivers
v0x555fc7c58860_0 .net "reset_n", 0 0, v0x555fc7c5c4a0_0;  alias, 1 drivers
v0x555fc7c58920_0 .net "s0", 0 0, L_0x555fc7c5caa0;  1 drivers
v0x555fc7c589e0_0 .net "s1", 0 0, L_0x555fc7c5c970;  1 drivers
v0x555fc7c58aa0_0 .net "s2", 0 0, L_0x555fc7c5c8d0;  1 drivers
v0x555fc7c58b60_0 .net "sum_out", 3 0, L_0x555fc7c5fa50;  1 drivers
v0x555fc7c58c20_0 .net "xor_res", 3 0, L_0x555fc7c612b0;  1 drivers
E_0x555fc7bd7490/0 .event negedge, v0x555fc7c58860_0;
E_0x555fc7bd7490/1 .event posedge, v0x555fc7c582e0_0;
E_0x555fc7bd7490 .event/or E_0x555fc7bd7490/0, E_0x555fc7bd7490/1;
E_0x555fc7bdd9f0 .event anyedge, v0x555fc7c58080_0, v0x555fc7c55000_0, v0x555fc7c58160_0, v0x555fc7c58c20_0;
E_0x555fc7bc21d0 .event anyedge, v0x555fc7c589e0_0, v0x555fc7c58920_0, v0x555fc7c58160_0;
L_0x555fc7c5c8d0 .part v0x555fc7c595c0_0, 3, 1;
L_0x555fc7c5c970 .part v0x555fc7c595c0_0, 2, 1;
L_0x555fc7c5caa0 .part v0x555fc7c595c0_0, 1, 1;
L_0x555fc7c5cb40 .part v0x555fc7c595c0_0, 0, 1;
L_0x555fc7c60100 .part v0x555fc7c59200_0, 0, 1;
L_0x555fc7c602b0 .part v0x555fc7c59330_0, 0, 1;
L_0x555fc7c607a0 .part v0x555fc7c59200_0, 1, 1;
L_0x555fc7c60840 .part v0x555fc7c59330_0, 1, 1;
L_0x555fc7c60d20 .part v0x555fc7c59200_0, 2, 1;
L_0x555fc7c60dc0 .part v0x555fc7c59330_0, 2, 1;
L_0x555fc7c612b0 .concat8 [ 1 1 1 1], L_0x555fc7c5fff0, L_0x555fc7c60690, L_0x555fc7c60c10, L_0x555fc7c611a0;
L_0x555fc7c61490 .part v0x555fc7c59200_0, 3, 1;
L_0x555fc7c615a0 .part v0x555fc7c59330_0, 3, 1;
L_0x555fc7c61750 .functor MUXZ 4, v0x555fc7c585e0_0, L_0x555fc7c5fa50, L_0x555fc7c61640, C4<>;
L_0x555fc7c61910 .functor MUXZ 1, L_0x7678861290a8, L_0x555fc7c5f9e0, L_0x555fc7c61530, C4<>;
S_0x555fc7c4e4f0 .scope module, "u_adder" "full_adder4" 4 30, 5 3 0, S_0x555fc7c4e230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "cin";
v0x555fc7c55000_0 .net "a", 3 0, v0x555fc7c59200_0;  alias, 1 drivers
v0x555fc7c55100_0 .net "b", 3 0, v0x555fc7c57f40_0;  1 drivers
v0x555fc7c551e0_0 .net "c1", 0 0, L_0x555fc7c5d310;  1 drivers
v0x555fc7c55280_0 .net "c2", 0 0, L_0x555fc7c5e080;  1 drivers
v0x555fc7c55320_0 .net "c3", 0 0, L_0x555fc7c5ece0;  1 drivers
v0x555fc7c55410_0 .net "cin", 0 0, L_0x555fc7c5cb40;  alias, 1 drivers
v0x555fc7c55500_0 .net "cout", 0 0, L_0x555fc7c5f9e0;  alias, 1 drivers
v0x555fc7c555a0_0 .net "sum", 3 0, L_0x555fc7c5fa50;  alias, 1 drivers
L_0x555fc7c5d410 .part v0x555fc7c59200_0, 0, 1;
L_0x555fc7c5d540 .part v0x555fc7c57f40_0, 0, 1;
L_0x555fc7c5e180 .part v0x555fc7c59200_0, 1, 1;
L_0x555fc7c5e220 .part v0x555fc7c57f40_0, 1, 1;
L_0x555fc7c5ede0 .part v0x555fc7c59200_0, 2, 1;
L_0x555fc7c5ee80 .part v0x555fc7c57f40_0, 2, 1;
L_0x555fc7c5fa50 .concat8 [ 1 1 1 1], L_0x555fc7c5cfb0, L_0x555fc7c5dd00, L_0x555fc7c5e960, L_0x555fc7c5f660;
L_0x555fc7c5fb40 .part v0x555fc7c59200_0, 3, 1;
L_0x555fc7c5fc30 .part v0x555fc7c57f40_0, 3, 1;
S_0x555fc7c4e6f0 .scope module, "fa0" "full_adder1" 5 14, 6 3 0, S_0x555fc7c4e4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x555fc7c5d110 .functor AND 1, L_0x555fc7c5d410, L_0x555fc7c5d540, C4<1>, C4<1>;
L_0x555fc7c5d2a0 .functor AND 1, L_0x555fc7c5cb40, L_0x555fc7bea7b0, C4<1>, C4<1>;
L_0x555fc7c5d310 .functor OR 1, L_0x555fc7c5d110, L_0x555fc7c5d2a0, C4<0>, C4<0>;
v0x555fc7c4fa70_0 .net "a", 0 0, L_0x555fc7c5d410;  1 drivers
v0x555fc7c4fb10_0 .net "b", 0 0, L_0x555fc7c5d540;  1 drivers
v0x555fc7c4fbb0_0 .net "c1", 0 0, L_0x555fc7c5d110;  1 drivers
v0x555fc7c4fc80_0 .net "c2", 0 0, L_0x555fc7c5d2a0;  1 drivers
v0x555fc7c4fd20_0 .net "cin", 0 0, L_0x555fc7c5cb40;  alias, 1 drivers
v0x555fc7c4fe10_0 .net "cout", 0 0, L_0x555fc7c5d310;  alias, 1 drivers
v0x555fc7c4feb0_0 .net "s_ab", 0 0, L_0x555fc7bea7b0;  1 drivers
v0x555fc7c4ffa0_0 .net "sum", 0 0, L_0x555fc7c5cfb0;  1 drivers
S_0x555fc7c4e8f0 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x555fc7c4e6f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c35d80 .functor NOT 1, L_0x555fc7c5d540, C4<0>, C4<0>, C4<0>;
L_0x555fc7c34080 .functor AND 1, L_0x555fc7c5d410, L_0x555fc7c35d80, C4<1>, C4<1>;
L_0x555fc7c12830 .functor NOT 1, L_0x555fc7c5d410, C4<0>, C4<0>, C4<0>;
L_0x555fc7c0e1a0 .functor AND 1, L_0x555fc7c12830, L_0x555fc7c5d540, C4<1>, C4<1>;
L_0x555fc7bea7b0 .functor OR 1, L_0x555fc7c34080, L_0x555fc7c0e1a0, C4<0>, C4<0>;
v0x555fc7c4eb60_0 .net *"_ivl_0", 0 0, L_0x555fc7c35d80;  1 drivers
v0x555fc7c4ec60_0 .net *"_ivl_2", 0 0, L_0x555fc7c34080;  1 drivers
v0x555fc7c4ed40_0 .net *"_ivl_4", 0 0, L_0x555fc7c12830;  1 drivers
v0x555fc7c4ee00_0 .net *"_ivl_6", 0 0, L_0x555fc7c0e1a0;  1 drivers
v0x555fc7c4eee0_0 .net "a", 0 0, L_0x555fc7c5d410;  alias, 1 drivers
v0x555fc7c4eff0_0 .net "b", 0 0, L_0x555fc7c5d540;  alias, 1 drivers
v0x555fc7c4f0b0_0 .net "c", 0 0, L_0x555fc7bea7b0;  alias, 1 drivers
S_0x555fc7c4f1f0 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x555fc7c4e6f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c36de0 .functor NOT 1, L_0x555fc7c5cb40, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5cd50 .functor AND 1, L_0x555fc7bea7b0, L_0x555fc7c36de0, C4<1>, C4<1>;
L_0x555fc7c5ce50 .functor NOT 1, L_0x555fc7bea7b0, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5cec0 .functor AND 1, L_0x555fc7c5ce50, L_0x555fc7c5cb40, C4<1>, C4<1>;
L_0x555fc7c5cfb0 .functor OR 1, L_0x555fc7c5cd50, L_0x555fc7c5cec0, C4<0>, C4<0>;
v0x555fc7c4f420_0 .net *"_ivl_0", 0 0, L_0x555fc7c36de0;  1 drivers
v0x555fc7c4f520_0 .net *"_ivl_2", 0 0, L_0x555fc7c5cd50;  1 drivers
v0x555fc7c4f600_0 .net *"_ivl_4", 0 0, L_0x555fc7c5ce50;  1 drivers
v0x555fc7c4f6c0_0 .net *"_ivl_6", 0 0, L_0x555fc7c5cec0;  1 drivers
v0x555fc7c4f7a0_0 .net "a", 0 0, L_0x555fc7bea7b0;  alias, 1 drivers
v0x555fc7c4f890_0 .net "b", 0 0, L_0x555fc7c5cb40;  alias, 1 drivers
v0x555fc7c4f930_0 .net "c", 0 0, L_0x555fc7c5cfb0;  alias, 1 drivers
S_0x555fc7c500d0 .scope module, "fa1" "full_adder1" 5 15, 6 3 0, S_0x555fc7c4e4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x555fc7c5de60 .functor AND 1, L_0x555fc7c5e180, L_0x555fc7c5e220, C4<1>, C4<1>;
L_0x555fc7c5dff0 .functor AND 1, L_0x555fc7c5d310, L_0x555fc7c5d900, C4<1>, C4<1>;
L_0x555fc7c5e080 .functor OR 1, L_0x555fc7c5de60, L_0x555fc7c5dff0, C4<0>, C4<0>;
v0x555fc7c51450_0 .net "a", 0 0, L_0x555fc7c5e180;  1 drivers
v0x555fc7c51520_0 .net "b", 0 0, L_0x555fc7c5e220;  1 drivers
v0x555fc7c515f0_0 .net "c1", 0 0, L_0x555fc7c5de60;  1 drivers
v0x555fc7c516c0_0 .net "c2", 0 0, L_0x555fc7c5dff0;  1 drivers
v0x555fc7c51760_0 .net "cin", 0 0, L_0x555fc7c5d310;  alias, 1 drivers
v0x555fc7c518a0_0 .net "cout", 0 0, L_0x555fc7c5e080;  alias, 1 drivers
v0x555fc7c51940_0 .net "s_ab", 0 0, L_0x555fc7c5d900;  1 drivers
v0x555fc7c51a30_0 .net "sum", 0 0, L_0x555fc7c5dd00;  1 drivers
S_0x555fc7c502d0 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x555fc7c500d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c5d5e0 .functor NOT 1, L_0x555fc7c5e220, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5d670 .functor AND 1, L_0x555fc7c5e180, L_0x555fc7c5d5e0, C4<1>, C4<1>;
L_0x555fc7c5d7a0 .functor NOT 1, L_0x555fc7c5e180, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5d810 .functor AND 1, L_0x555fc7c5d7a0, L_0x555fc7c5e220, C4<1>, C4<1>;
L_0x555fc7c5d900 .functor OR 1, L_0x555fc7c5d670, L_0x555fc7c5d810, C4<0>, C4<0>;
v0x555fc7c50520_0 .net *"_ivl_0", 0 0, L_0x555fc7c5d5e0;  1 drivers
v0x555fc7c50620_0 .net *"_ivl_2", 0 0, L_0x555fc7c5d670;  1 drivers
v0x555fc7c50700_0 .net *"_ivl_4", 0 0, L_0x555fc7c5d7a0;  1 drivers
v0x555fc7c507f0_0 .net *"_ivl_6", 0 0, L_0x555fc7c5d810;  1 drivers
v0x555fc7c508d0_0 .net "a", 0 0, L_0x555fc7c5e180;  alias, 1 drivers
v0x555fc7c509e0_0 .net "b", 0 0, L_0x555fc7c5e220;  alias, 1 drivers
v0x555fc7c50aa0_0 .net "c", 0 0, L_0x555fc7c5d900;  alias, 1 drivers
S_0x555fc7c50be0 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x555fc7c500d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c5da10 .functor NOT 1, L_0x555fc7c5d310, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5da80 .functor AND 1, L_0x555fc7c5d900, L_0x555fc7c5da10, C4<1>, C4<1>;
L_0x555fc7c5dba0 .functor NOT 1, L_0x555fc7c5d900, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5dc10 .functor AND 1, L_0x555fc7c5dba0, L_0x555fc7c5d310, C4<1>, C4<1>;
L_0x555fc7c5dd00 .functor OR 1, L_0x555fc7c5da80, L_0x555fc7c5dc10, C4<0>, C4<0>;
v0x555fc7c50e10_0 .net *"_ivl_0", 0 0, L_0x555fc7c5da10;  1 drivers
v0x555fc7c50f10_0 .net *"_ivl_2", 0 0, L_0x555fc7c5da80;  1 drivers
v0x555fc7c50ff0_0 .net *"_ivl_4", 0 0, L_0x555fc7c5dba0;  1 drivers
v0x555fc7c510b0_0 .net *"_ivl_6", 0 0, L_0x555fc7c5dc10;  1 drivers
v0x555fc7c51190_0 .net "a", 0 0, L_0x555fc7c5d900;  alias, 1 drivers
v0x555fc7c51280_0 .net "b", 0 0, L_0x555fc7c5d310;  alias, 1 drivers
v0x555fc7c51350_0 .net "c", 0 0, L_0x555fc7c5dd00;  alias, 1 drivers
S_0x555fc7c51b50 .scope module, "fa2" "full_adder1" 5 16, 6 3 0, S_0x555fc7c4e4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x555fc7c5eac0 .functor AND 1, L_0x555fc7c5ede0, L_0x555fc7c5ee80, C4<1>, C4<1>;
L_0x555fc7c5ec50 .functor AND 1, L_0x555fc7c5e080, L_0x555fc7c5e590, C4<1>, C4<1>;
L_0x555fc7c5ece0 .functor OR 1, L_0x555fc7c5eac0, L_0x555fc7c5ec50, C4<0>, C4<0>;
v0x555fc7c52eb0_0 .net "a", 0 0, L_0x555fc7c5ede0;  1 drivers
v0x555fc7c52f80_0 .net "b", 0 0, L_0x555fc7c5ee80;  1 drivers
v0x555fc7c53050_0 .net "c1", 0 0, L_0x555fc7c5eac0;  1 drivers
v0x555fc7c53120_0 .net "c2", 0 0, L_0x555fc7c5ec50;  1 drivers
v0x555fc7c531c0_0 .net "cin", 0 0, L_0x555fc7c5e080;  alias, 1 drivers
v0x555fc7c53300_0 .net "cout", 0 0, L_0x555fc7c5ece0;  alias, 1 drivers
v0x555fc7c533a0_0 .net "s_ab", 0 0, L_0x555fc7c5e590;  1 drivers
v0x555fc7c53490_0 .net "sum", 0 0, L_0x555fc7c5e960;  1 drivers
S_0x555fc7c51d30 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x555fc7c51b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c5e2c0 .functor NOT 1, L_0x555fc7c5ee80, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5e330 .functor AND 1, L_0x555fc7c5ede0, L_0x555fc7c5e2c0, C4<1>, C4<1>;
L_0x555fc7c5e460 .functor NOT 1, L_0x555fc7c5ede0, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5e4d0 .functor AND 1, L_0x555fc7c5e460, L_0x555fc7c5ee80, C4<1>, C4<1>;
L_0x555fc7c5e590 .functor OR 1, L_0x555fc7c5e330, L_0x555fc7c5e4d0, C4<0>, C4<0>;
v0x555fc7c51f80_0 .net *"_ivl_0", 0 0, L_0x555fc7c5e2c0;  1 drivers
v0x555fc7c52080_0 .net *"_ivl_2", 0 0, L_0x555fc7c5e330;  1 drivers
v0x555fc7c52160_0 .net *"_ivl_4", 0 0, L_0x555fc7c5e460;  1 drivers
v0x555fc7c52250_0 .net *"_ivl_6", 0 0, L_0x555fc7c5e4d0;  1 drivers
v0x555fc7c52330_0 .net "a", 0 0, L_0x555fc7c5ede0;  alias, 1 drivers
v0x555fc7c52440_0 .net "b", 0 0, L_0x555fc7c5ee80;  alias, 1 drivers
v0x555fc7c52500_0 .net "c", 0 0, L_0x555fc7c5e590;  alias, 1 drivers
S_0x555fc7c52640 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x555fc7c51b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c5e6a0 .functor NOT 1, L_0x555fc7c5e080, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5e710 .functor AND 1, L_0x555fc7c5e590, L_0x555fc7c5e6a0, C4<1>, C4<1>;
L_0x555fc7c5e830 .functor NOT 1, L_0x555fc7c5e590, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5e8a0 .functor AND 1, L_0x555fc7c5e830, L_0x555fc7c5e080, C4<1>, C4<1>;
L_0x555fc7c5e960 .functor OR 1, L_0x555fc7c5e710, L_0x555fc7c5e8a0, C4<0>, C4<0>;
v0x555fc7c52870_0 .net *"_ivl_0", 0 0, L_0x555fc7c5e6a0;  1 drivers
v0x555fc7c52970_0 .net *"_ivl_2", 0 0, L_0x555fc7c5e710;  1 drivers
v0x555fc7c52a50_0 .net *"_ivl_4", 0 0, L_0x555fc7c5e830;  1 drivers
v0x555fc7c52b10_0 .net *"_ivl_6", 0 0, L_0x555fc7c5e8a0;  1 drivers
v0x555fc7c52bf0_0 .net "a", 0 0, L_0x555fc7c5e590;  alias, 1 drivers
v0x555fc7c52ce0_0 .net "b", 0 0, L_0x555fc7c5e080;  alias, 1 drivers
v0x555fc7c52db0_0 .net "c", 0 0, L_0x555fc7c5e960;  alias, 1 drivers
S_0x555fc7c535b0 .scope module, "fa3" "full_adder1" 5 17, 6 3 0, S_0x555fc7c4e4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0x555fc7c5f7c0 .functor AND 1, L_0x555fc7c5fb40, L_0x555fc7c5fc30, C4<1>, C4<1>;
L_0x555fc7c5f950 .functor AND 1, L_0x555fc7c5ece0, L_0x555fc7c5f290, C4<1>, C4<1>;
L_0x555fc7c5f9e0 .functor OR 1, L_0x555fc7c5f7c0, L_0x555fc7c5f950, C4<0>, C4<0>;
v0x555fc7c54900_0 .net "a", 0 0, L_0x555fc7c5fb40;  1 drivers
v0x555fc7c549d0_0 .net "b", 0 0, L_0x555fc7c5fc30;  1 drivers
v0x555fc7c54aa0_0 .net "c1", 0 0, L_0x555fc7c5f7c0;  1 drivers
v0x555fc7c54b70_0 .net "c2", 0 0, L_0x555fc7c5f950;  1 drivers
v0x555fc7c54c10_0 .net "cin", 0 0, L_0x555fc7c5ece0;  alias, 1 drivers
v0x555fc7c54d50_0 .net "cout", 0 0, L_0x555fc7c5f9e0;  alias, 1 drivers
v0x555fc7c54df0_0 .net "s_ab", 0 0, L_0x555fc7c5f290;  1 drivers
v0x555fc7c54ee0_0 .net "sum", 0 0, L_0x555fc7c5f660;  1 drivers
S_0x555fc7c53790 .scope module, "u_xor_ab" "xor_gate" 6 13, 7 3 0, S_0x555fc7c535b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c5eff0 .functor NOT 1, L_0x555fc7c5fc30, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5f080 .functor AND 1, L_0x555fc7c5fb40, L_0x555fc7c5eff0, C4<1>, C4<1>;
L_0x555fc7c5f160 .functor NOT 1, L_0x555fc7c5fb40, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5f1d0 .functor AND 1, L_0x555fc7c5f160, L_0x555fc7c5fc30, C4<1>, C4<1>;
L_0x555fc7c5f290 .functor OR 1, L_0x555fc7c5f080, L_0x555fc7c5f1d0, C4<0>, C4<0>;
v0x555fc7c53a00_0 .net *"_ivl_0", 0 0, L_0x555fc7c5eff0;  1 drivers
v0x555fc7c53b00_0 .net *"_ivl_2", 0 0, L_0x555fc7c5f080;  1 drivers
v0x555fc7c53be0_0 .net *"_ivl_4", 0 0, L_0x555fc7c5f160;  1 drivers
v0x555fc7c53ca0_0 .net *"_ivl_6", 0 0, L_0x555fc7c5f1d0;  1 drivers
v0x555fc7c53d80_0 .net "a", 0 0, L_0x555fc7c5fb40;  alias, 1 drivers
v0x555fc7c53e90_0 .net "b", 0 0, L_0x555fc7c5fc30;  alias, 1 drivers
v0x555fc7c53f50_0 .net "c", 0 0, L_0x555fc7c5f290;  alias, 1 drivers
S_0x555fc7c54090 .scope module, "u_xor_sum" "xor_gate" 6 14, 7 3 0, S_0x555fc7c535b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c5f3a0 .functor NOT 1, L_0x555fc7c5ece0, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5f410 .functor AND 1, L_0x555fc7c5f290, L_0x555fc7c5f3a0, C4<1>, C4<1>;
L_0x555fc7c5f530 .functor NOT 1, L_0x555fc7c5f290, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5f5a0 .functor AND 1, L_0x555fc7c5f530, L_0x555fc7c5ece0, C4<1>, C4<1>;
L_0x555fc7c5f660 .functor OR 1, L_0x555fc7c5f410, L_0x555fc7c5f5a0, C4<0>, C4<0>;
v0x555fc7c542c0_0 .net *"_ivl_0", 0 0, L_0x555fc7c5f3a0;  1 drivers
v0x555fc7c543c0_0 .net *"_ivl_2", 0 0, L_0x555fc7c5f410;  1 drivers
v0x555fc7c544a0_0 .net *"_ivl_4", 0 0, L_0x555fc7c5f530;  1 drivers
v0x555fc7c54560_0 .net *"_ivl_6", 0 0, L_0x555fc7c5f5a0;  1 drivers
v0x555fc7c54640_0 .net "a", 0 0, L_0x555fc7c5f290;  alias, 1 drivers
v0x555fc7c54730_0 .net "b", 0 0, L_0x555fc7c5ece0;  alias, 1 drivers
v0x555fc7c54800_0 .net "c", 0 0, L_0x555fc7c5f660;  alias, 1 drivers
S_0x555fc7c556e0 .scope module, "u_xor0" "xor_gate" 4 34, 7 3 0, S_0x555fc7c4e230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c5fcd0 .functor NOT 1, L_0x555fc7c602b0, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5fd60 .functor AND 1, L_0x555fc7c60100, L_0x555fc7c5fcd0, C4<1>, C4<1>;
L_0x555fc7c5fe20 .functor NOT 1, L_0x555fc7c60100, C4<0>, C4<0>, C4<0>;
L_0x555fc7c5fee0 .functor AND 1, L_0x555fc7c5fe20, L_0x555fc7c602b0, C4<1>, C4<1>;
L_0x555fc7c5fff0 .functor OR 1, L_0x555fc7c5fd60, L_0x555fc7c5fee0, C4<0>, C4<0>;
v0x555fc7c55930_0 .net *"_ivl_0", 0 0, L_0x555fc7c5fcd0;  1 drivers
v0x555fc7c55a30_0 .net *"_ivl_2", 0 0, L_0x555fc7c5fd60;  1 drivers
v0x555fc7c55b10_0 .net *"_ivl_4", 0 0, L_0x555fc7c5fe20;  1 drivers
v0x555fc7c55bd0_0 .net *"_ivl_6", 0 0, L_0x555fc7c5fee0;  1 drivers
v0x555fc7c55cb0_0 .net "a", 0 0, L_0x555fc7c60100;  1 drivers
v0x555fc7c55dc0_0 .net "b", 0 0, L_0x555fc7c602b0;  1 drivers
v0x555fc7c55e80_0 .net "c", 0 0, L_0x555fc7c5fff0;  1 drivers
S_0x555fc7c55fc0 .scope module, "u_xor1" "xor_gate" 4 35, 7 3 0, S_0x555fc7c4e230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c60390 .functor NOT 1, L_0x555fc7c60840, C4<0>, C4<0>, C4<0>;
L_0x555fc7c60400 .functor AND 1, L_0x555fc7c607a0, L_0x555fc7c60390, C4<1>, C4<1>;
L_0x555fc7c604c0 .functor NOT 1, L_0x555fc7c607a0, C4<0>, C4<0>, C4<0>;
L_0x555fc7c60580 .functor AND 1, L_0x555fc7c604c0, L_0x555fc7c60840, C4<1>, C4<1>;
L_0x555fc7c60690 .functor OR 1, L_0x555fc7c60400, L_0x555fc7c60580, C4<0>, C4<0>;
v0x555fc7c561f0_0 .net *"_ivl_0", 0 0, L_0x555fc7c60390;  1 drivers
v0x555fc7c562d0_0 .net *"_ivl_2", 0 0, L_0x555fc7c60400;  1 drivers
v0x555fc7c563b0_0 .net *"_ivl_4", 0 0, L_0x555fc7c604c0;  1 drivers
v0x555fc7c56470_0 .net *"_ivl_6", 0 0, L_0x555fc7c60580;  1 drivers
v0x555fc7c56550_0 .net "a", 0 0, L_0x555fc7c607a0;  1 drivers
v0x555fc7c56660_0 .net "b", 0 0, L_0x555fc7c60840;  1 drivers
v0x555fc7c56720_0 .net "c", 0 0, L_0x555fc7c60690;  1 drivers
S_0x555fc7c56860 .scope module, "u_xor2" "xor_gate" 4 36, 7 3 0, S_0x555fc7c4e230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c60930 .functor NOT 1, L_0x555fc7c60dc0, C4<0>, C4<0>, C4<0>;
L_0x555fc7c609a0 .functor AND 1, L_0x555fc7c60d20, L_0x555fc7c60930, C4<1>, C4<1>;
L_0x555fc7c60a10 .functor NOT 1, L_0x555fc7c60d20, C4<0>, C4<0>, C4<0>;
L_0x555fc7c60ad0 .functor AND 1, L_0x555fc7c60a10, L_0x555fc7c60dc0, C4<1>, C4<1>;
L_0x555fc7c60c10 .functor OR 1, L_0x555fc7c609a0, L_0x555fc7c60ad0, C4<0>, C4<0>;
v0x555fc7c56a90_0 .net *"_ivl_0", 0 0, L_0x555fc7c60930;  1 drivers
v0x555fc7c56b90_0 .net *"_ivl_2", 0 0, L_0x555fc7c609a0;  1 drivers
v0x555fc7c56c70_0 .net *"_ivl_4", 0 0, L_0x555fc7c60a10;  1 drivers
v0x555fc7c56d30_0 .net *"_ivl_6", 0 0, L_0x555fc7c60ad0;  1 drivers
v0x555fc7c56e10_0 .net "a", 0 0, L_0x555fc7c60d20;  1 drivers
v0x555fc7c56f20_0 .net "b", 0 0, L_0x555fc7c60dc0;  1 drivers
v0x555fc7c56fe0_0 .net "c", 0 0, L_0x555fc7c60c10;  1 drivers
S_0x555fc7c57120 .scope module, "u_xor3" "xor_gate" 4 37, 7 3 0, S_0x555fc7c4e230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x555fc7c60ec0 .functor NOT 1, L_0x555fc7c615a0, C4<0>, C4<0>, C4<0>;
L_0x555fc7c60f30 .functor AND 1, L_0x555fc7c61490, L_0x555fc7c60ec0, C4<1>, C4<1>;
L_0x555fc7c60fa0 .functor NOT 1, L_0x555fc7c61490, C4<0>, C4<0>, C4<0>;
L_0x555fc7c61060 .functor AND 1, L_0x555fc7c60fa0, L_0x555fc7c615a0, C4<1>, C4<1>;
L_0x555fc7c611a0 .functor OR 1, L_0x555fc7c60f30, L_0x555fc7c61060, C4<0>, C4<0>;
v0x555fc7c573a0_0 .net *"_ivl_0", 0 0, L_0x555fc7c60ec0;  1 drivers
v0x555fc7c574a0_0 .net *"_ivl_2", 0 0, L_0x555fc7c60f30;  1 drivers
v0x555fc7c57580_0 .net *"_ivl_4", 0 0, L_0x555fc7c60fa0;  1 drivers
v0x555fc7c57640_0 .net *"_ivl_6", 0 0, L_0x555fc7c61060;  1 drivers
v0x555fc7c57720_0 .net "a", 0 0, L_0x555fc7c61490;  1 drivers
v0x555fc7c57830_0 .net "b", 0 0, L_0x555fc7c615a0;  1 drivers
v0x555fc7c578f0_0 .net "c", 0 0, L_0x555fc7c611a0;  1 drivers
S_0x555fc7c58e30 .scope module, "u_decoder" "instruction_decoder" 3 26, 8 4 0, S_0x555fc7c29290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "ram_csn";
    .port_info 1 /OUTPUT 1 "ram_rwn";
    .port_info 2 /OUTPUT 4 "ram_addr";
    .port_info 3 /OUTPUT 4 "ram_data_in";
    .port_info 4 /OUTPUT 1 "alu_en";
    .port_info 5 /OUTPUT 4 "alu_sel";
    .port_info 6 /OUTPUT 4 "alu_a";
    .port_info 7 /OUTPUT 4 "alu_b";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "reset_n";
    .port_info 10 /INPUT 11 "instruction";
    .port_info 11 /INPUT 4 "ram_data_out";
    .port_info 12 /INPUT 4 "alu_result";
v0x555fc7c59200_0 .var "alu_a", 3 0;
v0x555fc7c59330_0 .var "alu_b", 3 0;
v0x555fc7c593f0_0 .var "alu_en", 0 0;
v0x555fc7c594f0_0 .net "alu_result", 3 0, v0x555fc7c58500_0;  alias, 1 drivers
v0x555fc7c595c0_0 .var "alu_sel", 3 0;
v0x555fc7c596b0_0 .net "clk", 0 0, v0x555fc7c5beb0_0;  alias, 1 drivers
v0x555fc7c59780_0 .var "current_state", 1 0;
v0x555fc7c59820_0 .net "instruction", 10 0, v0x555fc7c5c170_0;  alias, 1 drivers
v0x555fc7c598c0_0 .var "next_state", 1 0;
v0x555fc7c599a0_0 .net "op1", 3 0, L_0x555fc7c5c700;  1 drivers
v0x555fc7c59a80_0 .net "op2", 3 0, L_0x555fc7c5c830;  1 drivers
v0x555fc7c59b60_0 .net "opcode", 2 0, L_0x555fc7c5c660;  1 drivers
v0x555fc7c59c40_0 .var "ram_addr", 3 0;
v0x555fc7c59d20_0 .var "ram_csn", 0 0;
v0x555fc7c59de0_0 .var "ram_data_in", 3 0;
v0x555fc7c59ec0_0 .net "ram_data_out", 3 0, v0x555fc7c5a8e0_0;  alias, 1 drivers
v0x555fc7c59fa0_0 .var "ram_rwn", 0 0;
v0x555fc7c5a060_0 .net "reset_n", 0 0, v0x555fc7c5c4a0_0;  alias, 1 drivers
E_0x555fc7c59120/0 .event anyedge, v0x555fc7c59780_0, v0x555fc7c599a0_0, v0x555fc7c59a80_0, v0x555fc7c59b60_0;
E_0x555fc7c59120/1 .event anyedge, v0x555fc7c59ec0_0, v0x555fc7c58500_0;
E_0x555fc7c59120 .event/or E_0x555fc7c59120/0, E_0x555fc7c59120/1;
E_0x555fc7c591a0 .event anyedge, v0x555fc7c59780_0;
L_0x555fc7c5c660 .part v0x555fc7c5c170_0, 8, 3;
L_0x555fc7c5c700 .part v0x555fc7c5c170_0, 4, 4;
L_0x555fc7c5c830 .part v0x555fc7c5c170_0, 0, 4;
S_0x555fc7c5a2b0 .scope module, "u_ram" "ram16x4" 3 53, 9 3 0, S_0x555fc7c29290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "data_out";
    .port_info 1 /INPUT 4 "data_in";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 1 "csn";
    .port_info 4 /INPUT 1 "rwn";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst_n";
v0x555fc7c5a560_0 .net "addr", 3 0, v0x555fc7c59c40_0;  alias, 1 drivers
v0x555fc7c5a650_0 .net "clk", 0 0, v0x555fc7c5beb0_0;  alias, 1 drivers
v0x555fc7c5a740_0 .net "csn", 0 0, v0x555fc7c59d20_0;  alias, 1 drivers
v0x555fc7c5a810_0 .net "data_in", 3 0, v0x555fc7c59de0_0;  alias, 1 drivers
v0x555fc7c5a8e0_0 .var "data_out", 3 0;
v0x555fc7c5a9d0_0 .var/i "i", 31 0;
v0x555fc7c5aa70 .array "mem", 0 15, 3 0;
v0x555fc7c5ab10_0 .net "rst_n", 0 0, v0x555fc7c5c4a0_0;  alias, 1 drivers
v0x555fc7c5ac00_0 .net "rwn", 0 0, v0x555fc7c59fa0_0;  alias, 1 drivers
    .scope S_0x555fc7c58e30;
T_1 ;
    %wait E_0x555fc7bd7490;
    %load/vec4 v0x555fc7c5a060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555fc7c59780_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555fc7c598c0_0;
    %assign/vec4 v0x555fc7c59780_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555fc7c58e30;
T_2 ;
    %wait E_0x555fc7c591a0;
    %load/vec4 v0x555fc7c59780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555fc7c598c0_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555fc7c598c0_0, 0, 2;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555fc7c598c0_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555fc7c598c0_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555fc7c598c0_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555fc7c58e30;
T_3 ;
    %wait E_0x555fc7c59120;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555fc7c59d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555fc7c59fa0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555fc7c59c40_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555fc7c59de0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555fc7c593f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555fc7c595c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555fc7c59200_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555fc7c59330_0, 0, 4;
    %load/vec4 v0x555fc7c59780_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555fc7c59d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555fc7c59fa0_0, 0, 1;
    %load/vec4 v0x555fc7c599a0_0;
    %store/vec4 v0x555fc7c59c40_0, 0, 4;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555fc7c59d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555fc7c59fa0_0, 0, 1;
    %load/vec4 v0x555fc7c599a0_0;
    %store/vec4 v0x555fc7c59c40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555fc7c593f0_0, 0, 1;
    %load/vec4 v0x555fc7c59a80_0;
    %store/vec4 v0x555fc7c59330_0, 0, 4;
    %load/vec4 v0x555fc7c59b60_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555fc7c59200_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x555fc7c59ec0_0;
    %store/vec4 v0x555fc7c59200_0, 0, 4;
T_3.5 ;
    %load/vec4 v0x555fc7c59b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555fc7c595c0_0, 0, 4;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555fc7c595c0_0, 0, 4;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555fc7c595c0_0, 0, 4;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555fc7c595c0_0, 0, 4;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 12, 1, 4;
    %store/vec4 v0x555fc7c595c0_0, 0, 4;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 8, 1, 4;
    %store/vec4 v0x555fc7c595c0_0, 0, 4;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 10, 1, 4;
    %store/vec4 v0x555fc7c595c0_0, 0, 4;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 14, 1, 4;
    %store/vec4 v0x555fc7c595c0_0, 0, 4;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555fc7c59d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555fc7c59fa0_0, 0, 1;
    %load/vec4 v0x555fc7c599a0_0;
    %store/vec4 v0x555fc7c59c40_0, 0, 4;
    %load/vec4 v0x555fc7c594f0_0;
    %store/vec4 v0x555fc7c59de0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555fc7c593f0_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555fc7c4e230;
T_4 ;
    %wait E_0x555fc7bc21d0;
    %load/vec4 v0x555fc7c589e0_0;
    %load/vec4 v0x555fc7c58920_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555fc7c57f40_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x555fc7c58160_0;
    %store/vec4 v0x555fc7c57f40_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x555fc7c58160_0;
    %inv;
    %store/vec4 v0x555fc7c57f40_0, 0, 4;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555fc7c57f40_0, 0, 4;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555fc7c4e230;
T_5 ;
    %wait E_0x555fc7bdd9f0;
    %load/vec4 v0x555fc7c58080_0;
    %dup/vec4;
    %pushi/vec4 8, 1, 4;
    %cmp/z;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 12, 1, 4;
    %cmp/z;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 10, 1, 4;
    %cmp/z;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 14, 1, 4;
    %cmp/z;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555fc7c585e0_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x555fc7c57e80_0;
    %load/vec4 v0x555fc7c58160_0;
    %or;
    %store/vec4 v0x555fc7c585e0_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x555fc7c57e80_0;
    %load/vec4 v0x555fc7c58160_0;
    %and;
    %store/vec4 v0x555fc7c585e0_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x555fc7c58c20_0;
    %store/vec4 v0x555fc7c585e0_0, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x555fc7c57e80_0;
    %inv;
    %store/vec4 v0x555fc7c585e0_0, 0, 4;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555fc7c4e230;
T_6 ;
    %wait E_0x555fc7bd7490;
    %load/vec4 v0x555fc7c58860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555fc7c58500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555fc7c583a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555fc7c57fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x555fc7c58780_0;
    %assign/vec4 v0x555fc7c58500_0, 0;
    %load/vec4 v0x555fc7c586c0_0;
    %assign/vec4 v0x555fc7c583a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555fc7c5a2b0;
T_7 ;
    %wait E_0x555fc7bd7490;
    %load/vec4 v0x555fc7c5ab10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555fc7c5a9d0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x555fc7c5a9d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x555fc7c5a9d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555fc7c5aa70, 0, 4;
    %load/vec4 v0x555fc7c5a9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555fc7c5a9d0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555fc7c5a8e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555fc7c5a740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x555fc7c5ac00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x555fc7c5a810_0;
    %load/vec4 v0x555fc7c5a560_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555fc7c5aa70, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555fc7c5a8e0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x555fc7c5a560_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555fc7c5aa70, 4;
    %assign/vec4 v0x555fc7c5a8e0_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555fc7c5a8e0_0, 0;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555fc7c34af0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555fc7c5beb0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0x555fc7c5beb0_0;
    %inv;
    %store/vec4 v0x555fc7c5beb0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x555fc7c34af0;
T_9 ;
    %vpi_call 2 48 "$dumpfile", "simulation.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555fc7c34af0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x555fc7c34af0;
T_10 ;
    %vpi_call 2 58 "$readmemh", "program.hex", v0x555fc7c5c3e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555fc7c5c4a0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555fc7c5c170_0, 0, 11;
    %pushi/vec4 2, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555fc7bd7ed0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555fc7c5c4a0_0, 0, 1;
    %wait E_0x555fc7bd82a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555fc7c5c300_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x555fc7c5c300_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.3, 5;
    %ix/getv/s 4, v0x555fc7c5c300_0;
    %load/vec4a v0x555fc7c5c3e0, 4;
    %store/vec4 v0x555fc7c5c170_0, 0, 11;
    %load/vec4 v0x555fc7c5c170_0;
    %cmpi/e 2047, 2047, 11;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 2 77 "$display", "[DONE]" {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_10.4 ;
    %load/vec4 v0x555fc7c5c170_0;
    %parti/s 3, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %pushi/vec4 4144959, 0, 24; draw_string_vec4
    %store/vec4 v0x555fc7c5c260_0, 0, 24;
    %jmp T_10.14;
T_10.6 ;
    %pushi/vec4 5461071, 0, 24; draw_string_vec4
    %store/vec4 v0x555fc7c5c260_0, 0, 24;
    %jmp T_10.14;
T_10.7 ;
    %pushi/vec4 4277316, 0, 24; draw_string_vec4
    %store/vec4 v0x555fc7c5c260_0, 0, 24;
    %jmp T_10.14;
T_10.8 ;
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %store/vec4 v0x555fc7c5c260_0, 0, 24;
    %jmp T_10.14;
T_10.9 ;
    %pushi/vec4 4279876, 0, 24; draw_string_vec4
    %store/vec4 v0x555fc7c5c260_0, 0, 24;
    %jmp T_10.14;
T_10.10 ;
    %pushi/vec4 5198368, 0, 24; draw_string_vec4
    %store/vec4 v0x555fc7c5c260_0, 0, 24;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 5787474, 0, 24; draw_string_vec4
    %store/vec4 v0x555fc7c5c260_0, 0, 24;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 5132116, 0, 24; draw_string_vec4
    %store/vec4 v0x555fc7c5c260_0, 0, 24;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %vpi_call 2 94 "$display", "[EXEC] PC:%0d | Op:%s | Dest:%h | Src:%h", v0x555fc7c5c300_0, v0x555fc7c5c260_0, &PV<v0x555fc7c5c170_0, 4, 4>, &PV<v0x555fc7c5c170_0, 0, 4> {0 0 0};
    %fork TD_cpu_tb_gui.run_cycle, S_0x555fc7c1b550;
    %join;
    %load/vec4 v0x555fc7c5c300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555fc7c5c300_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call 2 101 "$display", "[DONE]" {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../testbench/bridge_tb.v";
    "../src/cpu_top.v";
    "../src/reg_alu4.v";
    "../src/full_adder4.v";
    "../src/full_adder1.v";
    "../src/xor_gate.v";
    "../src/decoder_fsm.v";
    "../src/ram16x4.v";
