// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "11/29/2024 17:53:21"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clock,
	reset,
	switches,
	leds,
	hex0,
	hex1,
	hex2,
	hex3,
	hex4,
	hex5,
	debug1);
input 	clock;
input 	reset;
input 	[7:0] switches;
output 	[7:0] leds;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	[6:0] hex2;
output 	[6:0] hex3;
output 	[6:0] hex4;
output 	[6:0] hex5;
output 	debug1;

// Design Ports Information
// leds[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug1	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \switches[0]~input_o ;
wire \reset~input_o ;
wire \PC|pc[0]~0_combout ;
wire \Controle|estado.DECODIFICA~q ;
wire \PC|Add0~1_sumout ;
wire \PC|Add0~2 ;
wire \PC|Add0~5_sumout ;
wire \PC|Add0~6 ;
wire \PC|Add0~9_sumout ;
wire \PC|Add0~10 ;
wire \PC|Add0~13_sumout ;
wire \PC|Add0~14 ;
wire \PC|Add0~17_sumout ;
wire \PC|Add0~18 ;
wire \PC|Add0~21_sumout ;
wire \PC|Add0~22 ;
wire \PC|Add0~25_sumout ;
wire \switches[1]~input_o ;
wire \switches[2]~input_o ;
wire \switches[3]~input_o ;
wire \Controle|WideOr4~0_combout ;
wire \switches[4]~input_o ;
wire \switches[5]~input_o ;
wire \Controle|Mux37~0_combout ;
wire \Controle|Selector4~0_combout ;
wire \switches[6]~input_o ;
wire \reg_r~17_combout ;
wire \Controle|Mux31~0_combout ;
wire \Controle|Selector10~0_combout ;
wire \Controle|Mux29~0_combout ;
wire \Controle|Selector11~0_combout ;
wire \switches[7]~input_o ;
wire \Mux8~0_combout ;
wire \Mux9~0_combout ;
wire \Mux10~0_combout ;
wire \reg_r~5_combout ;
wire \reg_r~11_combout ;
wire \reg_r~6_combout ;
wire \reg_r~13_combout ;
wire \reg_r~12_combout ;
wire \Mux12~0_combout ;
wire \reg_r~24_combout ;
wire \reg_r~23_combout ;
wire \ULA|Mux14~0_combout ;
wire \ULA|Add0~18_cout ;
wire \ULA|Add0~1_sumout ;
wire \ULA|Mux13~0_combout ;
wire \ULA|Mux16~0_combout ;
wire \reg_r~0_combout ;
wire \Controle|Mux3~0_combout ;
wire \Controle|Mux39~0_combout ;
wire \Controle|Mux22~0_combout ;
wire \Controle|Selector5~0_combout ;
wire \Controle|estado.EXECUTA~q ;
wire \reg_r~1_combout ;
wire \Mux15~0_combout ;
wire \ULA|Add0~2 ;
wire \ULA|Add0~5_sumout ;
wire \ULA|Mux15~0_combout ;
wire \reg_r~2_combout ;
wire \Mux14~0_combout ;
wire \ULA|Add0~6 ;
wire \ULA|Add0~9_sumout ;
wire \ULA|Mux14~1_combout ;
wire \ULA|Mux14~2_combout ;
wire \reg_r~3_combout ;
wire \Mux13~0_combout ;
wire \ULA|Add0~10 ;
wire \ULA|Add0~14 ;
wire \ULA|Add0~21_sumout ;
wire \reg_r~7_combout ;
wire \Mux11~0_combout ;
wire \ULA|Add0~22 ;
wire \ULA|Add0~26 ;
wire \ULA|Add0~30 ;
wire \ULA|Add0~33_sumout ;
wire \reg_r~21_combout ;
wire \reg_r~20_combout ;
wire \reg_r~22_combout ;
wire \reg_r~10_combout ;
wire \Mux0~0_combout ;
wire \Controle|Selector1~0_combout ;
wire \reg_r~19_combout ;
wire \reg_r~18_combout ;
wire \ULA|Add0~29_sumout ;
wire \reg_r~9_combout ;
wire \Mux1~0_combout ;
wire \Controle|Mux33~0_combout ;
wire \Controle|Selector12~0_combout ;
wire \ULA|Mux13~3_combout ;
wire \ULA|Add0~25_sumout ;
wire \reg_r~15_combout ;
wire \reg_r~14_combout ;
wire \reg_r~16_combout ;
wire \reg_r~8_combout ;
wire \Mux2~0_combout ;
wire \Mux3~0_combout ;
wire \Controle|Mux35~0_combout ;
wire \Controle|Selector9~0_combout ;
wire \ULA|Mux13~1_combout ;
wire \ULA|Add0~13_sumout ;
wire \reg_r~4_combout ;
wire \Mux4~0_combout ;
wire \Controle|Mux27~0_combout ;
wire \Controle|Selector7~0_combout ;
wire \Mux5~0_combout ;
wire \Controle|input_enable~0_combout ;
wire \reg_b[3]~0_combout ;
wire \Mux6~0_combout ;
wire \Controle|proximo_estado.PEGA_LITERAL~0_combout ;
wire \Controle|estado.ESPERA~feeder_combout ;
wire \Controle|estado.ESPERA~q ;
wire \Controle|Selector3~0_combout ;
wire \Controle|Mux2~0_combout ;
wire \Controle|Mux21~0_combout ;
wire \Controle|Selector3~1_combout ;
wire \Controle|estado.BUSCA~q ;
wire \Controle|pc_enable~combout ;
wire \Controle|proximo_estado.PEGA_LITERAL~1_combout ;
wire \Controle|estado.PEGA_LITERAL~q ;
wire \Controle|estado.ESPERA_LITERAL~feeder_combout ;
wire \Controle|estado.ESPERA_LITERAL~q ;
wire \Controle|estado.DECODIFICA_2~q ;
wire \Controle|Mux4~0_combout ;
wire \Controle|Mux23~0_combout ;
wire \Controle|Selector6~0_combout ;
wire \Controle|estado.ACESSO_IO~q ;
wire \Controle|Mux0~0_combout ;
wire \Controle|Selector8~0_combout ;
wire \reg_a[3]~0_combout ;
wire \Mux7~0_combout ;
wire \Controle|output_enable~0_combout ;
wire \Saida|output_reg[1]~feeder_combout ;
wire \Saida|output_reg[4]~feeder_combout ;
wire \HEX0_Driver|Mux6~0_combout ;
wire \HEX0_Driver|Mux5~0_combout ;
wire \HEX0_Driver|Mux4~0_combout ;
wire \HEX0_Driver|Mux3~0_combout ;
wire \HEX0_Driver|Mux2~0_combout ;
wire \HEX0_Driver|Mux1~0_combout ;
wire \HEX0_Driver|Mux0~0_combout ;
wire \HEX1_Driver|Mux6~0_combout ;
wire \HEX1_Driver|Mux5~0_combout ;
wire \HEX1_Driver|Mux4~0_combout ;
wire \HEX1_Driver|Mux3~0_combout ;
wire \HEX1_Driver|Mux2~0_combout ;
wire \HEX1_Driver|Mux1~0_combout ;
wire \HEX1_Driver|Mux0~0_combout ;
wire \HEX2_Driver|Mux6~0_combout ;
wire \HEX2_Driver|Mux5~0_combout ;
wire \HEX2_Driver|Mux4~0_combout ;
wire \HEX2_Driver|Mux3~0_combout ;
wire \HEX2_Driver|Mux2~0_combout ;
wire \HEX2_Driver|Mux1~0_combout ;
wire \HEX2_Driver|Mux0~0_combout ;
wire \ULA|Mux14~3_combout ;
wire \ULA|Mux13~2_combout ;
wire \ULA|Mux16~1_combout ;
wire \ULA|Mux15~1_combout ;
wire \HEX3_Driver|Mux6~0_combout ;
wire \HEX3_Driver|Mux5~0_combout ;
wire \HEX3_Driver|Mux4~0_combout ;
wire \HEX3_Driver|Mux3~0_combout ;
wire \HEX3_Driver|Mux2~0_combout ;
wire \HEX3_Driver|Mux1~0_combout ;
wire \HEX3_Driver|Mux0~0_combout ;
wire \HEX4_Driver|Mux6~0_combout ;
wire \HEX4_Driver|Mux5~0_combout ;
wire \HEX4_Driver|Mux4~0_combout ;
wire \HEX4_Driver|Mux3~0_combout ;
wire \HEX4_Driver|Mux2~0_combout ;
wire \HEX4_Driver|Mux1~0_combout ;
wire \HEX4_Driver|Mux0~0_combout ;
wire \HEX5_Driver|Mux6~0_combout ;
wire \HEX5_Driver|Mux5~0_combout ;
wire \HEX5_Driver|Mux4~0_combout ;
wire \HEX5_Driver|Mux3~0_combout ;
wire \HEX5_Driver|Mux2~0_combout ;
wire \HEX5_Driver|Mux1~0_combout ;
wire \HEX5_Driver|Mux0~0_combout ;
wire [3:0] \Controle|reg_select_memory ;
wire [7:0] reg_b;
wire [7:0] \Memoria|ram_instance|altsyncram_component|auto_generated|q_b ;
wire [3:0] \Controle|opcode_memory ;
wire [7:0] reg_a;
wire [7:0] \Saida|output_reg ;
wire [7:0] reg_r;
wire [7:0] reg_inter_2;
wire [3:0] \Controle|ula_code ;
wire [7:0] reg_inter_1;
wire [7:0] reg_literal;
wire [7:0] \PC|pc ;

wire [39:0] \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] = \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] = \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2] = \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] = \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4] = \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5] = \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6] = \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7] = \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \leds[0]~output (
	.i(\Saida|output_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
defparam \leds[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \leds[1]~output (
	.i(\Saida|output_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
defparam \leds[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \leds[2]~output (
	.i(\Saida|output_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
defparam \leds[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \leds[3]~output (
	.i(\Saida|output_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
defparam \leds[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \leds[4]~output (
	.i(\Saida|output_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[4]),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
defparam \leds[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \leds[5]~output (
	.i(\Saida|output_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[5]),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
defparam \leds[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \leds[6]~output (
	.i(\Saida|output_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[6]),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
defparam \leds[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \leds[7]~output (
	.i(\Saida|output_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[7]),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
defparam \leds[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \hex0[0]~output (
	.i(\HEX0_Driver|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[0]),
	.obar());
// synopsys translate_off
defparam \hex0[0]~output .bus_hold = "false";
defparam \hex0[0]~output .open_drain_output = "false";
defparam \hex0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \hex0[1]~output (
	.i(\HEX0_Driver|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[1]),
	.obar());
// synopsys translate_off
defparam \hex0[1]~output .bus_hold = "false";
defparam \hex0[1]~output .open_drain_output = "false";
defparam \hex0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \hex0[2]~output (
	.i(\HEX0_Driver|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[2]),
	.obar());
// synopsys translate_off
defparam \hex0[2]~output .bus_hold = "false";
defparam \hex0[2]~output .open_drain_output = "false";
defparam \hex0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \hex0[3]~output (
	.i(\HEX0_Driver|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[3]),
	.obar());
// synopsys translate_off
defparam \hex0[3]~output .bus_hold = "false";
defparam \hex0[3]~output .open_drain_output = "false";
defparam \hex0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \hex0[4]~output (
	.i(\HEX0_Driver|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[4]),
	.obar());
// synopsys translate_off
defparam \hex0[4]~output .bus_hold = "false";
defparam \hex0[4]~output .open_drain_output = "false";
defparam \hex0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \hex0[5]~output (
	.i(\HEX0_Driver|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[5]),
	.obar());
// synopsys translate_off
defparam \hex0[5]~output .bus_hold = "false";
defparam \hex0[5]~output .open_drain_output = "false";
defparam \hex0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \hex0[6]~output (
	.i(!\HEX0_Driver|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex0[6]),
	.obar());
// synopsys translate_off
defparam \hex0[6]~output .bus_hold = "false";
defparam \hex0[6]~output .open_drain_output = "false";
defparam \hex0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \hex1[0]~output (
	.i(\HEX1_Driver|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[0]),
	.obar());
// synopsys translate_off
defparam \hex1[0]~output .bus_hold = "false";
defparam \hex1[0]~output .open_drain_output = "false";
defparam \hex1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \hex1[1]~output (
	.i(\HEX1_Driver|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[1]),
	.obar());
// synopsys translate_off
defparam \hex1[1]~output .bus_hold = "false";
defparam \hex1[1]~output .open_drain_output = "false";
defparam \hex1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \hex1[2]~output (
	.i(\HEX1_Driver|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[2]),
	.obar());
// synopsys translate_off
defparam \hex1[2]~output .bus_hold = "false";
defparam \hex1[2]~output .open_drain_output = "false";
defparam \hex1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \hex1[3]~output (
	.i(\HEX1_Driver|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[3]),
	.obar());
// synopsys translate_off
defparam \hex1[3]~output .bus_hold = "false";
defparam \hex1[3]~output .open_drain_output = "false";
defparam \hex1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \hex1[4]~output (
	.i(\HEX1_Driver|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[4]),
	.obar());
// synopsys translate_off
defparam \hex1[4]~output .bus_hold = "false";
defparam \hex1[4]~output .open_drain_output = "false";
defparam \hex1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \hex1[5]~output (
	.i(\HEX1_Driver|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[5]),
	.obar());
// synopsys translate_off
defparam \hex1[5]~output .bus_hold = "false";
defparam \hex1[5]~output .open_drain_output = "false";
defparam \hex1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \hex1[6]~output (
	.i(!\HEX1_Driver|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex1[6]),
	.obar());
// synopsys translate_off
defparam \hex1[6]~output .bus_hold = "false";
defparam \hex1[6]~output .open_drain_output = "false";
defparam \hex1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \hex2[0]~output (
	.i(\HEX2_Driver|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[0]),
	.obar());
// synopsys translate_off
defparam \hex2[0]~output .bus_hold = "false";
defparam \hex2[0]~output .open_drain_output = "false";
defparam \hex2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \hex2[1]~output (
	.i(\HEX2_Driver|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[1]),
	.obar());
// synopsys translate_off
defparam \hex2[1]~output .bus_hold = "false";
defparam \hex2[1]~output .open_drain_output = "false";
defparam \hex2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \hex2[2]~output (
	.i(\HEX2_Driver|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[2]),
	.obar());
// synopsys translate_off
defparam \hex2[2]~output .bus_hold = "false";
defparam \hex2[2]~output .open_drain_output = "false";
defparam \hex2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \hex2[3]~output (
	.i(\HEX2_Driver|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[3]),
	.obar());
// synopsys translate_off
defparam \hex2[3]~output .bus_hold = "false";
defparam \hex2[3]~output .open_drain_output = "false";
defparam \hex2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \hex2[4]~output (
	.i(\HEX2_Driver|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[4]),
	.obar());
// synopsys translate_off
defparam \hex2[4]~output .bus_hold = "false";
defparam \hex2[4]~output .open_drain_output = "false";
defparam \hex2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \hex2[5]~output (
	.i(\HEX2_Driver|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[5]),
	.obar());
// synopsys translate_off
defparam \hex2[5]~output .bus_hold = "false";
defparam \hex2[5]~output .open_drain_output = "false";
defparam \hex2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \hex2[6]~output (
	.i(!\HEX2_Driver|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex2[6]),
	.obar());
// synopsys translate_off
defparam \hex2[6]~output .bus_hold = "false";
defparam \hex2[6]~output .open_drain_output = "false";
defparam \hex2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \hex3[0]~output (
	.i(\HEX3_Driver|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[0]),
	.obar());
// synopsys translate_off
defparam \hex3[0]~output .bus_hold = "false";
defparam \hex3[0]~output .open_drain_output = "false";
defparam \hex3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \hex3[1]~output (
	.i(\HEX3_Driver|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[1]),
	.obar());
// synopsys translate_off
defparam \hex3[1]~output .bus_hold = "false";
defparam \hex3[1]~output .open_drain_output = "false";
defparam \hex3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \hex3[2]~output (
	.i(\HEX3_Driver|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[2]),
	.obar());
// synopsys translate_off
defparam \hex3[2]~output .bus_hold = "false";
defparam \hex3[2]~output .open_drain_output = "false";
defparam \hex3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \hex3[3]~output (
	.i(\HEX3_Driver|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[3]),
	.obar());
// synopsys translate_off
defparam \hex3[3]~output .bus_hold = "false";
defparam \hex3[3]~output .open_drain_output = "false";
defparam \hex3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \hex3[4]~output (
	.i(\HEX3_Driver|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[4]),
	.obar());
// synopsys translate_off
defparam \hex3[4]~output .bus_hold = "false";
defparam \hex3[4]~output .open_drain_output = "false";
defparam \hex3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \hex3[5]~output (
	.i(\HEX3_Driver|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[5]),
	.obar());
// synopsys translate_off
defparam \hex3[5]~output .bus_hold = "false";
defparam \hex3[5]~output .open_drain_output = "false";
defparam \hex3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \hex3[6]~output (
	.i(!\HEX3_Driver|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex3[6]),
	.obar());
// synopsys translate_off
defparam \hex3[6]~output .bus_hold = "false";
defparam \hex3[6]~output .open_drain_output = "false";
defparam \hex3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \hex4[0]~output (
	.i(\HEX4_Driver|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[0]),
	.obar());
// synopsys translate_off
defparam \hex4[0]~output .bus_hold = "false";
defparam \hex4[0]~output .open_drain_output = "false";
defparam \hex4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \hex4[1]~output (
	.i(\HEX4_Driver|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[1]),
	.obar());
// synopsys translate_off
defparam \hex4[1]~output .bus_hold = "false";
defparam \hex4[1]~output .open_drain_output = "false";
defparam \hex4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \hex4[2]~output (
	.i(\HEX4_Driver|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[2]),
	.obar());
// synopsys translate_off
defparam \hex4[2]~output .bus_hold = "false";
defparam \hex4[2]~output .open_drain_output = "false";
defparam \hex4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \hex4[3]~output (
	.i(\HEX4_Driver|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[3]),
	.obar());
// synopsys translate_off
defparam \hex4[3]~output .bus_hold = "false";
defparam \hex4[3]~output .open_drain_output = "false";
defparam \hex4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \hex4[4]~output (
	.i(\HEX4_Driver|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[4]),
	.obar());
// synopsys translate_off
defparam \hex4[4]~output .bus_hold = "false";
defparam \hex4[4]~output .open_drain_output = "false";
defparam \hex4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \hex4[5]~output (
	.i(\HEX4_Driver|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[5]),
	.obar());
// synopsys translate_off
defparam \hex4[5]~output .bus_hold = "false";
defparam \hex4[5]~output .open_drain_output = "false";
defparam \hex4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \hex4[6]~output (
	.i(!\HEX4_Driver|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex4[6]),
	.obar());
// synopsys translate_off
defparam \hex4[6]~output .bus_hold = "false";
defparam \hex4[6]~output .open_drain_output = "false";
defparam \hex4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \hex5[0]~output (
	.i(\HEX5_Driver|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[0]),
	.obar());
// synopsys translate_off
defparam \hex5[0]~output .bus_hold = "false";
defparam \hex5[0]~output .open_drain_output = "false";
defparam \hex5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \hex5[1]~output (
	.i(\HEX5_Driver|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[1]),
	.obar());
// synopsys translate_off
defparam \hex5[1]~output .bus_hold = "false";
defparam \hex5[1]~output .open_drain_output = "false";
defparam \hex5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \hex5[2]~output (
	.i(\HEX5_Driver|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[2]),
	.obar());
// synopsys translate_off
defparam \hex5[2]~output .bus_hold = "false";
defparam \hex5[2]~output .open_drain_output = "false";
defparam \hex5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \hex5[3]~output (
	.i(\HEX5_Driver|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[3]),
	.obar());
// synopsys translate_off
defparam \hex5[3]~output .bus_hold = "false";
defparam \hex5[3]~output .open_drain_output = "false";
defparam \hex5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \hex5[4]~output (
	.i(\HEX5_Driver|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[4]),
	.obar());
// synopsys translate_off
defparam \hex5[4]~output .bus_hold = "false";
defparam \hex5[4]~output .open_drain_output = "false";
defparam \hex5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \hex5[5]~output (
	.i(\HEX5_Driver|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[5]),
	.obar());
// synopsys translate_off
defparam \hex5[5]~output .bus_hold = "false";
defparam \hex5[5]~output .open_drain_output = "false";
defparam \hex5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \hex5[6]~output (
	.i(!\HEX5_Driver|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex5[6]),
	.obar());
// synopsys translate_off
defparam \hex5[6]~output .bus_hold = "false";
defparam \hex5[6]~output .open_drain_output = "false";
defparam \hex5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \debug1~output (
	.i(\Controle|pc_enable~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug1),
	.obar());
// synopsys translate_off
defparam \debug1~output .bus_hold = "false";
defparam \debug1~output .open_drain_output = "false";
defparam \debug1~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N24
cyclonev_lcell_comb \PC|pc[0]~0 (
// Equation(s):
// \PC|pc[0]~0_combout  = !\PC|pc [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|pc[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|pc[0]~0 .extended_lut = "off";
defparam \PC|pc[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \PC|pc[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N23
dffeas \Controle|estado.DECODIFICA (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controle|estado.BUSCA~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controle|estado.DECODIFICA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controle|estado.DECODIFICA .is_wysiwyg = "true";
defparam \Controle|estado.DECODIFICA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N30
cyclonev_lcell_comb \PC|Add0~1 (
// Equation(s):
// \PC|Add0~1_sumout  = SUM(( \PC|pc [1] ) + ( \PC|pc [0] ) + ( !VCC ))
// \PC|Add0~2  = CARRY(( \PC|pc [1] ) + ( \PC|pc [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|pc [0]),
	.datad(!\PC|pc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|Add0~1_sumout ),
	.cout(\PC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PC|Add0~1 .extended_lut = "off";
defparam \PC|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \PC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N31
dffeas \PC|pc[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controle|pc_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[1] .is_wysiwyg = "true";
defparam \PC|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N33
cyclonev_lcell_comb \PC|Add0~5 (
// Equation(s):
// \PC|Add0~5_sumout  = SUM(( \PC|pc [2] ) + ( GND ) + ( \PC|Add0~2  ))
// \PC|Add0~6  = CARRY(( \PC|pc [2] ) + ( GND ) + ( \PC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|Add0~5_sumout ),
	.cout(\PC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PC|Add0~5 .extended_lut = "off";
defparam \PC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N35
dffeas \PC|pc[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controle|pc_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[2] .is_wysiwyg = "true";
defparam \PC|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N36
cyclonev_lcell_comb \PC|Add0~9 (
// Equation(s):
// \PC|Add0~9_sumout  = SUM(( \PC|pc [3] ) + ( GND ) + ( \PC|Add0~6  ))
// \PC|Add0~10  = CARRY(( \PC|pc [3] ) + ( GND ) + ( \PC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|Add0~9_sumout ),
	.cout(\PC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PC|Add0~9 .extended_lut = "off";
defparam \PC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N37
dffeas \PC|pc[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controle|pc_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[3] .is_wysiwyg = "true";
defparam \PC|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N39
cyclonev_lcell_comb \PC|Add0~13 (
// Equation(s):
// \PC|Add0~13_sumout  = SUM(( \PC|pc [4] ) + ( GND ) + ( \PC|Add0~10  ))
// \PC|Add0~14  = CARRY(( \PC|pc [4] ) + ( GND ) + ( \PC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|Add0~13_sumout ),
	.cout(\PC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PC|Add0~13 .extended_lut = "off";
defparam \PC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N41
dffeas \PC|pc[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controle|pc_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[4] .is_wysiwyg = "true";
defparam \PC|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N42
cyclonev_lcell_comb \PC|Add0~17 (
// Equation(s):
// \PC|Add0~17_sumout  = SUM(( \PC|pc [5] ) + ( GND ) + ( \PC|Add0~14  ))
// \PC|Add0~18  = CARRY(( \PC|pc [5] ) + ( GND ) + ( \PC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|Add0~17_sumout ),
	.cout(\PC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PC|Add0~17 .extended_lut = "off";
defparam \PC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N43
dffeas \PC|pc[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controle|pc_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[5] .is_wysiwyg = "true";
defparam \PC|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N45
cyclonev_lcell_comb \PC|Add0~21 (
// Equation(s):
// \PC|Add0~21_sumout  = SUM(( \PC|pc [6] ) + ( GND ) + ( \PC|Add0~18  ))
// \PC|Add0~22  = CARRY(( \PC|pc [6] ) + ( GND ) + ( \PC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|Add0~21_sumout ),
	.cout(\PC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PC|Add0~21 .extended_lut = "off";
defparam \PC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N47
dffeas \PC|pc[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controle|pc_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[6] .is_wysiwyg = "true";
defparam \PC|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N48
cyclonev_lcell_comb \PC|Add0~25 (
// Equation(s):
// \PC|Add0~25_sumout  = SUM(( \PC|pc [7] ) + ( GND ) + ( \PC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|pc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|Add0~25 .extended_lut = "off";
defparam \PC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N49
dffeas \PC|pc[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controle|pc_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[7] .is_wysiwyg = "true";
defparam \PC|pc[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N53
dffeas \reg_a[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[2]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_a[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[2] .is_wysiwyg = "true";
defparam \reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N47
dffeas \reg_b[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[2]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_b[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[2] .is_wysiwyg = "true";
defparam \reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N5
dffeas \reg_literal[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|estado.ESPERA_LITERAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_literal[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_literal[2] .is_wysiwyg = "true";
defparam \reg_literal[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N59
dffeas \reg_b[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[3]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_b[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[3] .is_wysiwyg = "true";
defparam \reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N33
cyclonev_lcell_comb \Controle|WideOr4~0 (
// Equation(s):
// \Controle|WideOr4~0_combout  = ( \Controle|estado.DECODIFICA_2~q  ) # ( !\Controle|estado.DECODIFICA_2~q  & ( \Controle|estado.DECODIFICA~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controle|estado.DECODIFICA~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controle|estado.DECODIFICA_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|WideOr4~0 .extended_lut = "off";
defparam \Controle|WideOr4~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Controle|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N44
dffeas \reg_b[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[4]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_b[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[4] .is_wysiwyg = "true";
defparam \reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N25
dffeas \reg_literal[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|estado.ESPERA_LITERAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_literal[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_literal[5] .is_wysiwyg = "true";
defparam \reg_literal[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N35
dffeas \reg_b[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[5]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_b[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[5] .is_wysiwyg = "true";
defparam \reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N12
cyclonev_lcell_comb \Controle|Mux37~0 (
// Equation(s):
// \Controle|Mux37~0_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & ((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & 
// (\Controle|opcode_memory [2])) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & ((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]))))) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & 
// (((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6])))) ) ) # ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & (\Controle|opcode_memory [2])) # 
// (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & ((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]))) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.datab(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.datac(!\Controle|opcode_memory [2]),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux37~0 .extended_lut = "off";
defparam \Controle|Mux37~0 .lut_mask = 64'h0A5F0A5F087F087F;
defparam \Controle|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N3
cyclonev_lcell_comb \Controle|opcode_memory[2] (
// Equation(s):
// \Controle|opcode_memory [2] = ( \Controle|proximo_estado.PEGA_LITERAL~1_combout  & ( \Controle|Mux37~0_combout  ) ) # ( !\Controle|proximo_estado.PEGA_LITERAL~1_combout  & ( \Controle|opcode_memory [2] ) )

	.dataa(!\Controle|opcode_memory [2]),
	.datab(gnd),
	.datac(!\Controle|Mux37~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controle|proximo_estado.PEGA_LITERAL~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|opcode_memory [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|opcode_memory[2] .extended_lut = "off";
defparam \Controle|opcode_memory[2] .lut_mask = 64'h555555550F0F0F0F;
defparam \Controle|opcode_memory[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N0
cyclonev_lcell_comb \Controle|Selector4~0 (
// Equation(s):
// \Controle|Selector4~0_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6] & ( (!\Controle|estado.DECODIFICA_2~q ) # (\Controle|opcode_memory [2]) ) ) # ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6] & ( 
// (\Controle|opcode_memory [2] & \Controle|estado.DECODIFICA_2~q ) ) )

	.dataa(gnd),
	.datab(!\Controle|opcode_memory [2]),
	.datac(gnd),
	.datad(!\Controle|estado.DECODIFICA_2~q ),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector4~0 .extended_lut = "off";
defparam \Controle|Selector4~0 .lut_mask = 64'h00330033FF33FF33;
defparam \Controle|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N6
cyclonev_lcell_comb \Controle|ula_code[2] (
// Equation(s):
// \Controle|ula_code [2] = ( \Controle|ula_code [2] & ( (!\Controle|WideOr4~0_combout ) # (\Controle|Selector4~0_combout ) ) ) # ( !\Controle|ula_code [2] & ( (\Controle|WideOr4~0_combout  & \Controle|Selector4~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controle|WideOr4~0_combout ),
	.datad(!\Controle|Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\Controle|ula_code [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|ula_code [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|ula_code[2] .extended_lut = "off";
defparam \Controle|ula_code[2] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Controle|ula_code[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N6
cyclonev_lcell_comb \reg_r~17 (
// Equation(s):
// \reg_r~17_combout  = ( \switches[6]~input_o  & ( reg_inter_1[6] & ( (!\Controle|input_enable~0_combout  & (((!\Controle|ula_code [0]) # (!\Controle|ula_code [1])) # (\Controle|ula_code [2]))) ) ) ) # ( !\switches[6]~input_o  & ( reg_inter_1[6] & ( 
// ((!\Controle|ula_code [0]) # ((!\Controle|ula_code [1]) # (\Controle|input_enable~0_combout ))) # (\Controle|ula_code [2]) ) ) ) # ( !\switches[6]~input_o  & ( !reg_inter_1[6] & ( \Controle|input_enable~0_combout  ) ) )

	.dataa(!\Controle|ula_code [2]),
	.datab(!\Controle|ula_code [0]),
	.datac(!\Controle|input_enable~0_combout ),
	.datad(!\Controle|ula_code [1]),
	.datae(!\switches[6]~input_o ),
	.dataf(!reg_inter_1[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~17 .extended_lut = "off";
defparam \reg_r~17 .lut_mask = 64'h0F0F0000FFDFF0D0;
defparam \reg_r~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N21
cyclonev_lcell_comb \Controle|Mux31~0 (
// Equation(s):
// \Controle|Mux31~0_combout  = ((\Controle|reg_select_memory [3] & ((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]) # (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0])))) # 
// (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3])

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.datab(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.datad(!\Controle|reg_select_memory [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux31~0 .extended_lut = "off";
defparam \Controle|Mux31~0 .lut_mask = 64'h0FEF0FEF0FEF0FEF;
defparam \Controle|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N54
cyclonev_lcell_comb \Controle|reg_select_memory[3] (
// Equation(s):
// \Controle|reg_select_memory [3] = (!\Controle|proximo_estado.PEGA_LITERAL~1_combout  & ((\Controle|reg_select_memory [3]))) # (\Controle|proximo_estado.PEGA_LITERAL~1_combout  & (\Controle|Mux31~0_combout ))

	.dataa(gnd),
	.datab(!\Controle|proximo_estado.PEGA_LITERAL~1_combout ),
	.datac(!\Controle|Mux31~0_combout ),
	.datad(!\Controle|reg_select_memory [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|reg_select_memory [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|reg_select_memory[3] .extended_lut = "off";
defparam \Controle|reg_select_memory[3] .lut_mask = 64'h03CF03CF03CF03CF;
defparam \Controle|reg_select_memory[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \Controle|Selector10~0 (
// Equation(s):
// \Controle|Selector10~0_combout  = ( \Controle|reg_select_memory [3] & ( ((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & \Controle|estado.DECODIFICA~q )) # (\Controle|estado.DECODIFICA_2~q ) ) ) # ( !\Controle|reg_select_memory [3] & 
// ( (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & \Controle|estado.DECODIFICA~q ) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(!\Controle|estado.DECODIFICA~q ),
	.datad(!\Controle|estado.DECODIFICA_2~q ),
	.datae(gnd),
	.dataf(!\Controle|reg_select_memory [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector10~0 .extended_lut = "off";
defparam \Controle|Selector10~0 .lut_mask = 64'h0505050505FF05FF;
defparam \Controle|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N27
cyclonev_lcell_comb \Controle|Mux29~0 (
// Equation(s):
// \Controle|Mux29~0_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & ((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & 
// ((\Controle|reg_select_memory [2]))) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2])))) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & 
// (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2])) ) ) # ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & ((\Controle|reg_select_memory [2]))) 
// # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2])) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2]),
	.datab(!\Controle|reg_select_memory [2]),
	.datac(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux29~0 .extended_lut = "off";
defparam \Controle|Mux29~0 .lut_mask = 64'h3355335535553555;
defparam \Controle|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N21
cyclonev_lcell_comb \Controle|reg_select_memory[2] (
// Equation(s):
// \Controle|reg_select_memory [2] = ( \Controle|Mux29~0_combout  & ( (\Controle|reg_select_memory [2]) # (\Controle|proximo_estado.PEGA_LITERAL~1_combout ) ) ) # ( !\Controle|Mux29~0_combout  & ( (!\Controle|proximo_estado.PEGA_LITERAL~1_combout  & 
// \Controle|reg_select_memory [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controle|proximo_estado.PEGA_LITERAL~1_combout ),
	.datad(!\Controle|reg_select_memory [2]),
	.datae(gnd),
	.dataf(!\Controle|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|reg_select_memory [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|reg_select_memory[2] .extended_lut = "off";
defparam \Controle|reg_select_memory[2] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Controle|reg_select_memory[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N57
cyclonev_lcell_comb \Controle|Selector11~0 (
// Equation(s):
// \Controle|Selector11~0_combout  = ( \Controle|estado.DECODIFICA~q  & ( ((\Controle|estado.DECODIFICA_2~q  & \Controle|reg_select_memory [2])) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2]) ) ) # ( !\Controle|estado.DECODIFICA~q  & ( 
// (\Controle|estado.DECODIFICA_2~q  & \Controle|reg_select_memory [2]) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(!\Controle|estado.DECODIFICA_2~q ),
	.datad(!\Controle|reg_select_memory [2]),
	.datae(gnd),
	.dataf(!\Controle|estado.DECODIFICA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector11~0 .extended_lut = "off";
defparam \Controle|Selector11~0 .lut_mask = 64'h000F000F555F555F;
defparam \Controle|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N53
dffeas \reg_literal[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|estado.ESPERA_LITERAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_literal[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_literal[7] .is_wysiwyg = "true";
defparam \reg_literal[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y2_N56
dffeas \reg_b[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[7]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_b[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[7] .is_wysiwyg = "true";
defparam \reg_b[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N5
dffeas \reg_a[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[7]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_a[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[7] .is_wysiwyg = "true";
defparam \reg_a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N54
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( reg_b[7] & ( reg_a[7] & ( (!\Controle|Selector10~0_combout ) # ((!\Controle|Selector11~0_combout  & (reg_r[7])) # (\Controle|Selector11~0_combout  & ((reg_literal[7])))) ) ) ) # ( !reg_b[7] & ( reg_a[7] & ( 
// (!\Controle|Selector10~0_combout  & (!\Controle|Selector11~0_combout )) # (\Controle|Selector10~0_combout  & ((!\Controle|Selector11~0_combout  & (reg_r[7])) # (\Controle|Selector11~0_combout  & ((reg_literal[7]))))) ) ) ) # ( reg_b[7] & ( !reg_a[7] & ( 
// (!\Controle|Selector10~0_combout  & (\Controle|Selector11~0_combout )) # (\Controle|Selector10~0_combout  & ((!\Controle|Selector11~0_combout  & (reg_r[7])) # (\Controle|Selector11~0_combout  & ((reg_literal[7]))))) ) ) ) # ( !reg_b[7] & ( !reg_a[7] & ( 
// (\Controle|Selector10~0_combout  & ((!\Controle|Selector11~0_combout  & (reg_r[7])) # (\Controle|Selector11~0_combout  & ((reg_literal[7]))))) ) ) )

	.dataa(!\Controle|Selector10~0_combout ),
	.datab(!\Controle|Selector11~0_combout ),
	.datac(!reg_r[7]),
	.datad(!reg_literal[7]),
	.datae(!reg_b[7]),
	.dataf(!reg_a[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N56
dffeas \reg_inter_2[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_2[7] .is_wysiwyg = "true";
defparam \reg_inter_2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N58
dffeas \reg_literal[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|estado.ESPERA_LITERAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_literal[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_literal[6] .is_wysiwyg = "true";
defparam \reg_literal[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N8
dffeas \reg_a[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[6]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_a[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[6] .is_wysiwyg = "true";
defparam \reg_a[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y2_N29
dffeas \reg_b[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[6]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_b[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[6] .is_wysiwyg = "true";
defparam \reg_b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N36
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( reg_a[6] & ( reg_b[6] & ( (!\Controle|Selector10~0_combout ) # ((!\Controle|Selector11~0_combout  & ((reg_r[6]))) # (\Controle|Selector11~0_combout  & (reg_literal[6]))) ) ) ) # ( !reg_a[6] & ( reg_b[6] & ( 
// (!\Controle|Selector10~0_combout  & (((\Controle|Selector11~0_combout )))) # (\Controle|Selector10~0_combout  & ((!\Controle|Selector11~0_combout  & ((reg_r[6]))) # (\Controle|Selector11~0_combout  & (reg_literal[6])))) ) ) ) # ( reg_a[6] & ( !reg_b[6] & 
// ( (!\Controle|Selector10~0_combout  & (((!\Controle|Selector11~0_combout )))) # (\Controle|Selector10~0_combout  & ((!\Controle|Selector11~0_combout  & ((reg_r[6]))) # (\Controle|Selector11~0_combout  & (reg_literal[6])))) ) ) ) # ( !reg_a[6] & ( 
// !reg_b[6] & ( (\Controle|Selector10~0_combout  & ((!\Controle|Selector11~0_combout  & ((reg_r[6]))) # (\Controle|Selector11~0_combout  & (reg_literal[6])))) ) ) )

	.dataa(!\Controle|Selector10~0_combout ),
	.datab(!reg_literal[6]),
	.datac(!reg_r[6]),
	.datad(!\Controle|Selector11~0_combout ),
	.datae(!reg_a[6]),
	.dataf(!reg_b[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y2_N38
dffeas \reg_inter_2[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_2[6] .is_wysiwyg = "true";
defparam \reg_inter_2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N41
dffeas \reg_a[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[5]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_a[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[5] .is_wysiwyg = "true";
defparam \reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N9
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( reg_b[5] & ( \Controle|Selector11~0_combout  & ( (!\Controle|Selector10~0_combout ) # (reg_literal[5]) ) ) ) # ( !reg_b[5] & ( \Controle|Selector11~0_combout  & ( (reg_literal[5] & \Controle|Selector10~0_combout ) ) ) ) # ( reg_b[5] 
// & ( !\Controle|Selector11~0_combout  & ( (!\Controle|Selector10~0_combout  & (reg_a[5])) # (\Controle|Selector10~0_combout  & ((reg_r[5]))) ) ) ) # ( !reg_b[5] & ( !\Controle|Selector11~0_combout  & ( (!\Controle|Selector10~0_combout  & (reg_a[5])) # 
// (\Controle|Selector10~0_combout  & ((reg_r[5]))) ) ) )

	.dataa(!reg_literal[5]),
	.datab(!\Controle|Selector10~0_combout ),
	.datac(!reg_a[5]),
	.datad(!reg_r[5]),
	.datae(!reg_b[5]),
	.dataf(!\Controle|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N11
dffeas \reg_inter_2[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_2[5] .is_wysiwyg = "true";
defparam \reg_inter_2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N11
dffeas \reg_a[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[4]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_a[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[4] .is_wysiwyg = "true";
defparam \reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \reg_r~5 (
// Equation(s):
// \reg_r~5_combout  = ( !\Controle|ula_code [3] & ( (!\Controle|input_enable~0_combout  & (!\Controle|ula_code [1] & ((!\Controle|ula_code [2]) # (\Controle|ula_code [0])))) ) )

	.dataa(!\Controle|input_enable~0_combout ),
	.datab(!\Controle|ula_code [2]),
	.datac(!\Controle|ula_code [1]),
	.datad(!\Controle|ula_code [0]),
	.datae(gnd),
	.dataf(!\Controle|ula_code [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~5 .extended_lut = "off";
defparam \reg_r~5 .lut_mask = 64'h80A080A000000000;
defparam \reg_r~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \reg_r~11 (
// Equation(s):
// \reg_r~11_combout  = ( \switches[4]~input_o  & ( reg_inter_1[4] & ( (!\Controle|input_enable~0_combout  & ((!\Controle|ula_code [0]) # ((!\Controle|ula_code [1]) # (\Controle|ula_code [2])))) ) ) ) # ( !\switches[4]~input_o  & ( reg_inter_1[4] & ( 
// (!\Controle|ula_code [0]) # ((!\Controle|ula_code [1]) # ((\Controle|ula_code [2]) # (\Controle|input_enable~0_combout ))) ) ) ) # ( !\switches[4]~input_o  & ( !reg_inter_1[4] & ( \Controle|input_enable~0_combout  ) ) )

	.dataa(!\Controle|ula_code [0]),
	.datab(!\Controle|ula_code [1]),
	.datac(!\Controle|input_enable~0_combout ),
	.datad(!\Controle|ula_code [2]),
	.datae(!\switches[4]~input_o ),
	.dataf(!reg_inter_1[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~11 .extended_lut = "off";
defparam \reg_r~11 .lut_mask = 64'h0F0F0000EFFFE0F0;
defparam \reg_r~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N3
cyclonev_lcell_comb \reg_r~6 (
// Equation(s):
// \reg_r~6_combout  = ( !\Controle|ula_code [2] & ( (!\Controle|ula_code [3] & (\Controle|ula_code [1] & (!\Controle|ula_code [0] & !\Controle|input_enable~0_combout ))) ) )

	.dataa(!\Controle|ula_code [3]),
	.datab(!\Controle|ula_code [1]),
	.datac(!\Controle|ula_code [0]),
	.datad(!\Controle|input_enable~0_combout ),
	.datae(gnd),
	.dataf(!\Controle|ula_code [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~6 .extended_lut = "off";
defparam \reg_r~6 .lut_mask = 64'h2000200000000000;
defparam \reg_r~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N0
cyclonev_lcell_comb \reg_r~13 (
// Equation(s):
// \reg_r~13_combout  = ( \Controle|ula_code [3] & ( \reg_r~6_combout  & ( (!reg_inter_1[4] & (((!\reg_r~11_combout  & \Controle|input_enable~0_combout )))) # (reg_inter_1[4] & (((!\reg_r~11_combout  & \Controle|input_enable~0_combout )) # (reg_inter_2[4]))) 
// ) ) ) # ( !\Controle|ula_code [3] & ( \reg_r~6_combout  & ( (!\reg_r~11_combout ) # ((reg_inter_1[4] & reg_inter_2[4])) ) ) ) # ( \Controle|ula_code [3] & ( !\reg_r~6_combout  & ( (!\reg_r~11_combout  & \Controle|input_enable~0_combout ) ) ) ) # ( 
// !\Controle|ula_code [3] & ( !\reg_r~6_combout  & ( !\reg_r~11_combout  ) ) )

	.dataa(!reg_inter_1[4]),
	.datab(!reg_inter_2[4]),
	.datac(!\reg_r~11_combout ),
	.datad(!\Controle|input_enable~0_combout ),
	.datae(!\Controle|ula_code [3]),
	.dataf(!\reg_r~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~13 .extended_lut = "off";
defparam \reg_r~13 .lut_mask = 64'hF0F000F0F1F111F1;
defparam \reg_r~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N27
cyclonev_lcell_comb \reg_r~12 (
// Equation(s):
// \reg_r~12_combout  = ( !reg_inter_1[4] & ( reg_inter_2[4] & ( (!\Controle|input_enable~0_combout  & ((!\Controle|ula_code [0]) # ((!\Controle|ula_code [1]) # (\Controle|ula_code [2])))) ) ) ) # ( !reg_inter_1[4] & ( !reg_inter_2[4] & ( 
// !\Controle|input_enable~0_combout  ) ) )

	.dataa(!\Controle|ula_code [0]),
	.datab(!\Controle|input_enable~0_combout ),
	.datac(!\Controle|ula_code [1]),
	.datad(!\Controle|ula_code [2]),
	.datae(!reg_inter_1[4]),
	.dataf(!reg_inter_2[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~12 .extended_lut = "off";
defparam \reg_r~12 .lut_mask = 64'hCCCC0000C8CC0000;
defparam \reg_r~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N20
dffeas \reg_a[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[3]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_a[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[3] .is_wysiwyg = "true";
defparam \reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N19
dffeas \reg_literal[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|estado.ESPERA_LITERAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_literal[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_literal[3] .is_wysiwyg = "true";
defparam \reg_literal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N24
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( reg_literal[3] & ( \Controle|Selector11~0_combout  & ( (\Controle|Selector10~0_combout ) # (reg_b[3]) ) ) ) # ( !reg_literal[3] & ( \Controle|Selector11~0_combout  & ( (reg_b[3] & !\Controle|Selector10~0_combout ) ) ) ) # ( 
// reg_literal[3] & ( !\Controle|Selector11~0_combout  & ( (!\Controle|Selector10~0_combout  & ((reg_a[3]))) # (\Controle|Selector10~0_combout  & (reg_r[3])) ) ) ) # ( !reg_literal[3] & ( !\Controle|Selector11~0_combout  & ( (!\Controle|Selector10~0_combout  
// & ((reg_a[3]))) # (\Controle|Selector10~0_combout  & (reg_r[3])) ) ) )

	.dataa(!reg_b[3]),
	.datab(!\Controle|Selector10~0_combout ),
	.datac(!reg_r[3]),
	.datad(!reg_a[3]),
	.datae(!reg_literal[3]),
	.dataf(!\Controle|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h03CF03CF44447777;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N26
dffeas \reg_inter_2[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_2[3] .is_wysiwyg = "true";
defparam \reg_inter_2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N47
dffeas \reg_literal[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|estado.ESPERA_LITERAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_literal[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_literal[1] .is_wysiwyg = "true";
defparam \reg_literal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N33
cyclonev_lcell_comb \reg_r~24 (
// Equation(s):
// \reg_r~24_combout  = ( reg_inter_2[1] & ( \Controle|input_enable~0_combout  & ( \switches[1]~input_o  ) ) ) # ( !reg_inter_2[1] & ( \Controle|input_enable~0_combout  & ( \switches[1]~input_o  ) ) ) # ( reg_inter_2[1] & ( !\Controle|input_enable~0_combout  
// & ( reg_inter_1[1] ) ) )

	.dataa(!\switches[1]~input_o ),
	.datab(gnd),
	.datac(!reg_inter_1[1]),
	.datad(gnd),
	.datae(!reg_inter_2[1]),
	.dataf(!\Controle|input_enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~24 .extended_lut = "off";
defparam \reg_r~24 .lut_mask = 64'h00000F0F55555555;
defparam \reg_r~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N5
dffeas \reg_b[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[0]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_b[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[0] .is_wysiwyg = "true";
defparam \reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N27
cyclonev_lcell_comb \reg_r~23 (
// Equation(s):
// \reg_r~23_combout  = ( \Controle|input_enable~0_combout  & ( \switches[0]~input_o  ) ) # ( !\Controle|input_enable~0_combout  & ( (reg_inter_1[0] & reg_inter_2[0]) ) )

	.dataa(gnd),
	.datab(!\switches[0]~input_o ),
	.datac(!reg_inter_1[0]),
	.datad(!reg_inter_2[0]),
	.datae(gnd),
	.dataf(!\Controle|input_enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~23 .extended_lut = "off";
defparam \reg_r~23 .lut_mask = 64'h000F000F33333333;
defparam \reg_r~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N24
cyclonev_lcell_comb \ULA|Mux14~0 (
// Equation(s):
// \ULA|Mux14~0_combout  = ( \Controle|ula_code [2] & ( (!\Controle|ula_code [3] & (!\Controle|ula_code [1] & \Controle|ula_code [0])) ) ) # ( !\Controle|ula_code [2] & ( (!\Controle|ula_code [3] & ((!\Controle|ula_code [1]) # (!\Controle|ula_code [0]))) ) )

	.dataa(!\Controle|ula_code [3]),
	.datab(gnd),
	.datac(!\Controle|ula_code [1]),
	.datad(!\Controle|ula_code [0]),
	.datae(gnd),
	.dataf(!\Controle|ula_code [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux14~0 .extended_lut = "off";
defparam \ULA|Mux14~0 .lut_mask = 64'hAAA0AAA000A000A0;
defparam \ULA|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N30
cyclonev_lcell_comb \ULA|Add0~18 (
// Equation(s):
// \ULA|Add0~18_cout  = CARRY(( (!\Controle|ula_code [2] & \Controle|ula_code [0]) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Controle|ula_code [2]),
	.datac(gnd),
	.datad(!\Controle|ula_code [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ULA|Add0~18_cout ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~18 .extended_lut = "off";
defparam \ULA|Add0~18 .lut_mask = 64'h00000000000000CC;
defparam \ULA|Add0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N33
cyclonev_lcell_comb \ULA|Add0~1 (
// Equation(s):
// \ULA|Add0~1_sumout  = SUM(( !reg_inter_2[0] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( reg_inter_1[0] ) + ( \ULA|Add0~18_cout  ))
// \ULA|Add0~2  = CARRY(( !reg_inter_2[0] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( reg_inter_1[0] ) + ( \ULA|Add0~18_cout  ))

	.dataa(!\Controle|ula_code [0]),
	.datab(!\Controle|ula_code [2]),
	.datac(!reg_inter_2[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_inter_1[0]),
	.datag(gnd),
	.cin(\ULA|Add0~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~1_sumout ),
	.cout(\ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~1 .extended_lut = "off";
defparam \ULA|Add0~1 .lut_mask = 64'h0000FF0000004B4B;
defparam \ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N54
cyclonev_lcell_comb \ULA|Mux13~0 (
// Equation(s):
// \ULA|Mux13~0_combout  = ( \Controle|ula_code [2] & ( \Controle|ula_code [1] ) ) # ( !\Controle|ula_code [2] & ( (\Controle|ula_code [1] & !\Controle|ula_code [0]) ) )

	.dataa(gnd),
	.datab(!\Controle|ula_code [1]),
	.datac(!\Controle|ula_code [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controle|ula_code [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux13~0 .extended_lut = "off";
defparam \ULA|Mux13~0 .lut_mask = 64'h3030303033333333;
defparam \ULA|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N18
cyclonev_lcell_comb \ULA|Mux16~0 (
// Equation(s):
// \ULA|Mux16~0_combout  = ( reg_inter_2[0] & ( reg_inter_1[0] & ( (!\Controle|ula_code [3] & (\Controle|ula_code [1] & (\Controle|ula_code [0] & !\Controle|ula_code [2]))) ) ) ) # ( !reg_inter_2[0] & ( reg_inter_1[0] & ( (!\Controle|ula_code [3] & 
// (\Controle|ula_code [1] & (\Controle|ula_code [0] & !\Controle|ula_code [2]))) ) ) ) # ( reg_inter_2[0] & ( !reg_inter_1[0] & ( (!\Controle|ula_code [3] & ((!\Controle|ula_code [1] & (!\Controle|ula_code [0] & \Controle|ula_code [2])) # 
// (\Controle|ula_code [1] & (\Controle|ula_code [0] & !\Controle|ula_code [2])))) ) ) ) # ( !reg_inter_2[0] & ( !reg_inter_1[0] & ( (!\Controle|ula_code [3] & (!\Controle|ula_code [1] & (!\Controle|ula_code [0] & \Controle|ula_code [2]))) ) ) )

	.dataa(!\Controle|ula_code [3]),
	.datab(!\Controle|ula_code [1]),
	.datac(!\Controle|ula_code [0]),
	.datad(!\Controle|ula_code [2]),
	.datae(!reg_inter_2[0]),
	.dataf(!reg_inter_1[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux16~0 .extended_lut = "off";
defparam \ULA|Mux16~0 .lut_mask = 64'h0080028002000200;
defparam \ULA|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N0
cyclonev_lcell_comb \reg_r~0 (
// Equation(s):
// \reg_r~0_combout  = ( \ULA|Mux13~0_combout  & ( \ULA|Mux16~0_combout  & ( (!\Controle|input_enable~0_combout ) # (\reg_r~23_combout ) ) ) ) # ( !\ULA|Mux13~0_combout  & ( \ULA|Mux16~0_combout  & ( (!\Controle|input_enable~0_combout ) # (\reg_r~23_combout 
// ) ) ) ) # ( \ULA|Mux13~0_combout  & ( !\ULA|Mux16~0_combout  & ( (\reg_r~23_combout  & ((\ULA|Mux14~0_combout ) # (\Controle|input_enable~0_combout ))) ) ) ) # ( !\ULA|Mux13~0_combout  & ( !\ULA|Mux16~0_combout  & ( (!\Controle|input_enable~0_combout  & 
// (((\ULA|Mux14~0_combout  & \ULA|Add0~1_sumout )))) # (\Controle|input_enable~0_combout  & (\reg_r~23_combout )) ) ) )

	.dataa(!\reg_r~23_combout ),
	.datab(!\Controle|input_enable~0_combout ),
	.datac(!\ULA|Mux14~0_combout ),
	.datad(!\ULA|Add0~1_sumout ),
	.datae(!\ULA|Mux13~0_combout ),
	.dataf(!\ULA|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~0 .extended_lut = "off";
defparam \reg_r~0 .lut_mask = 64'h111D1515DDDDDDDD;
defparam \reg_r~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N6
cyclonev_lcell_comb \Controle|Mux3~0 (
// Equation(s):
// \Controle|Mux3~0_combout  = ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]) # ((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4] & 
// !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5])) ) )

	.dataa(gnd),
	.datab(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]),
	.datac(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux3~0 .extended_lut = "off";
defparam \Controle|Mux3~0 .lut_mask = 64'hFCCCFCCC00000000;
defparam \Controle|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N27
cyclonev_lcell_comb \Controle|Mux39~0 (
// Equation(s):
// \Controle|Mux39~0_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7] ) ) # ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & ( 
// (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & (((\Controle|opcode_memory [3])))) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & ((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & 
// ((\Controle|opcode_memory [3]))) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7])))) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7]),
	.datac(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.datad(!\Controle|opcode_memory [3]),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux39~0 .extended_lut = "off";
defparam \Controle|Mux39~0 .lut_mask = 64'h01FB01FB33333333;
defparam \Controle|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N48
cyclonev_lcell_comb \Controle|opcode_memory[3] (
// Equation(s):
// \Controle|opcode_memory [3] = ( \Controle|opcode_memory [3] & ( (!\Controle|proximo_estado.PEGA_LITERAL~1_combout ) # (\Controle|Mux39~0_combout ) ) ) # ( !\Controle|opcode_memory [3] & ( (\Controle|proximo_estado.PEGA_LITERAL~1_combout  & 
// \Controle|Mux39~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Controle|proximo_estado.PEGA_LITERAL~1_combout ),
	.datac(!\Controle|Mux39~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controle|opcode_memory [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|opcode_memory [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|opcode_memory[3] .extended_lut = "off";
defparam \Controle|opcode_memory[3] .lut_mask = 64'h03030303CFCFCFCF;
defparam \Controle|opcode_memory[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N39
cyclonev_lcell_comb \Controle|Mux22~0 (
// Equation(s):
// \Controle|Mux22~0_combout  = ( !\Controle|opcode_memory [3] & ( (!\Controle|opcode_memory [2]) # ((!\Controle|opcode_memory [0] & !\Controle|opcode_memory [1])) ) )

	.dataa(gnd),
	.datab(!\Controle|opcode_memory [2]),
	.datac(!\Controle|opcode_memory [0]),
	.datad(!\Controle|opcode_memory [1]),
	.datae(!\Controle|opcode_memory [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux22~0 .extended_lut = "off";
defparam \Controle|Mux22~0 .lut_mask = 64'hFCCC0000FCCC0000;
defparam \Controle|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N3
cyclonev_lcell_comb \Controle|Selector5~0 (
// Equation(s):
// \Controle|Selector5~0_combout  = ( \Controle|Mux22~0_combout  & ( ((\Controle|estado.DECODIFICA~q  & (\Controle|Mux3~0_combout  & !\Controle|proximo_estado.PEGA_LITERAL~0_combout ))) # (\Controle|estado.DECODIFICA_2~q ) ) ) # ( !\Controle|Mux22~0_combout  
// & ( (\Controle|estado.DECODIFICA~q  & (\Controle|Mux3~0_combout  & !\Controle|proximo_estado.PEGA_LITERAL~0_combout )) ) )

	.dataa(!\Controle|estado.DECODIFICA~q ),
	.datab(!\Controle|estado.DECODIFICA_2~q ),
	.datac(!\Controle|Mux3~0_combout ),
	.datad(!\Controle|proximo_estado.PEGA_LITERAL~0_combout ),
	.datae(gnd),
	.dataf(!\Controle|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector5~0 .extended_lut = "off";
defparam \Controle|Selector5~0 .lut_mask = 64'h0500050037333733;
defparam \Controle|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N5
dffeas \Controle|estado.EXECUTA (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Controle|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controle|estado.EXECUTA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controle|estado.EXECUTA .is_wysiwyg = "true";
defparam \Controle|estado.EXECUTA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \reg_r~1 (
// Equation(s):
// \reg_r~1_combout  = ( \Controle|Selector7~0_combout  & ( (\Controle|estado.EXECUTA~q  & !\Controle|input_enable~0_combout ) ) ) # ( !\Controle|Selector7~0_combout  & ( (!\Controle|input_enable~0_combout  & (\Controle|estado.EXECUTA~q )) # 
// (\Controle|input_enable~0_combout  & ((\Controle|Selector8~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\Controle|estado.EXECUTA~q ),
	.datac(!\Controle|input_enable~0_combout ),
	.datad(!\Controle|Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\Controle|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~1 .extended_lut = "off";
defparam \reg_r~1 .lut_mask = 64'h303F303F30303030;
defparam \reg_r~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N2
dffeas \reg_r[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_r~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_r[0] .is_wysiwyg = "true";
defparam \reg_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N16
dffeas \reg_literal[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|estado.ESPERA_LITERAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_literal[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_literal[0] .is_wysiwyg = "true";
defparam \reg_literal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N3
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( reg_r[0] & ( reg_literal[0] & ( ((!\Controle|Selector11~0_combout  & ((reg_a[0]))) # (\Controle|Selector11~0_combout  & (reg_b[0]))) # (\Controle|Selector10~0_combout ) ) ) ) # ( !reg_r[0] & ( reg_literal[0] & ( 
// (!\Controle|Selector10~0_combout  & ((!\Controle|Selector11~0_combout  & ((reg_a[0]))) # (\Controle|Selector11~0_combout  & (reg_b[0])))) # (\Controle|Selector10~0_combout  & (\Controle|Selector11~0_combout )) ) ) ) # ( reg_r[0] & ( !reg_literal[0] & ( 
// (!\Controle|Selector10~0_combout  & ((!\Controle|Selector11~0_combout  & ((reg_a[0]))) # (\Controle|Selector11~0_combout  & (reg_b[0])))) # (\Controle|Selector10~0_combout  & (!\Controle|Selector11~0_combout )) ) ) ) # ( !reg_r[0] & ( !reg_literal[0] & ( 
// (!\Controle|Selector10~0_combout  & ((!\Controle|Selector11~0_combout  & ((reg_a[0]))) # (\Controle|Selector11~0_combout  & (reg_b[0])))) ) ) )

	.dataa(!\Controle|Selector10~0_combout ),
	.datab(!\Controle|Selector11~0_combout ),
	.datac(!reg_b[0]),
	.datad(!reg_a[0]),
	.datae(!reg_r[0]),
	.dataf(!reg_literal[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N5
dffeas \reg_inter_2[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_2[0] .is_wysiwyg = "true";
defparam \reg_inter_2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N36
cyclonev_lcell_comb \ULA|Add0~5 (
// Equation(s):
// \ULA|Add0~5_sumout  = SUM(( !reg_inter_2[1] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( reg_inter_1[1] ) + ( \ULA|Add0~2  ))
// \ULA|Add0~6  = CARRY(( !reg_inter_2[1] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( reg_inter_1[1] ) + ( \ULA|Add0~2  ))

	.dataa(!\Controle|ula_code [0]),
	.datab(!\Controle|ula_code [2]),
	.datac(!reg_inter_1[1]),
	.datad(!reg_inter_2[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~5_sumout ),
	.cout(\ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~5 .extended_lut = "off";
defparam \ULA|Add0~5 .lut_mask = 64'h0000F0F0000044BB;
defparam \ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N21
cyclonev_lcell_comb \ULA|Mux15~0 (
// Equation(s):
// \ULA|Mux15~0_combout  = ( reg_inter_2[1] & ( reg_inter_1[1] & ( (!\Controle|ula_code [3] & (\Controle|ula_code [1] & (!\Controle|ula_code [2] & \Controle|ula_code [0]))) ) ) ) # ( !reg_inter_2[1] & ( reg_inter_1[1] & ( (!\Controle|ula_code [3] & 
// (\Controle|ula_code [1] & (!\Controle|ula_code [2] & \Controle|ula_code [0]))) ) ) ) # ( reg_inter_2[1] & ( !reg_inter_1[1] & ( (!\Controle|ula_code [3] & ((!\Controle|ula_code [1] & (\Controle|ula_code [2] & !\Controle|ula_code [0])) # 
// (\Controle|ula_code [1] & (!\Controle|ula_code [2] & \Controle|ula_code [0])))) ) ) ) # ( !reg_inter_2[1] & ( !reg_inter_1[1] & ( (!\Controle|ula_code [3] & (!\Controle|ula_code [1] & (\Controle|ula_code [2] & !\Controle|ula_code [0]))) ) ) )

	.dataa(!\Controle|ula_code [3]),
	.datab(!\Controle|ula_code [1]),
	.datac(!\Controle|ula_code [2]),
	.datad(!\Controle|ula_code [0]),
	.datae(!reg_inter_2[1]),
	.dataf(!reg_inter_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux15~0 .extended_lut = "off";
defparam \ULA|Mux15~0 .lut_mask = 64'h0800082000200020;
defparam \ULA|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N6
cyclonev_lcell_comb \reg_r~2 (
// Equation(s):
// \reg_r~2_combout  = ( \ULA|Mux13~0_combout  & ( \ULA|Mux14~0_combout  & ( ((!\Controle|input_enable~0_combout  & \ULA|Mux15~0_combout )) # (\reg_r~24_combout ) ) ) ) # ( !\ULA|Mux13~0_combout  & ( \ULA|Mux14~0_combout  & ( 
// (!\Controle|input_enable~0_combout  & (((\ULA|Mux15~0_combout ) # (\ULA|Add0~5_sumout )))) # (\Controle|input_enable~0_combout  & (\reg_r~24_combout )) ) ) ) # ( \ULA|Mux13~0_combout  & ( !\ULA|Mux14~0_combout  & ( (!\Controle|input_enable~0_combout  & 
// ((\ULA|Mux15~0_combout ))) # (\Controle|input_enable~0_combout  & (\reg_r~24_combout )) ) ) ) # ( !\ULA|Mux13~0_combout  & ( !\ULA|Mux14~0_combout  & ( (!\Controle|input_enable~0_combout  & ((\ULA|Mux15~0_combout ))) # (\Controle|input_enable~0_combout  & 
// (\reg_r~24_combout )) ) ) )

	.dataa(!\reg_r~24_combout ),
	.datab(!\ULA|Add0~5_sumout ),
	.datac(!\Controle|input_enable~0_combout ),
	.datad(!\ULA|Mux15~0_combout ),
	.datae(!\ULA|Mux13~0_combout ),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~2 .extended_lut = "off";
defparam \reg_r~2 .lut_mask = 64'h05F505F535F555F5;
defparam \reg_r~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N8
dffeas \reg_r[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_r~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_r[1] .is_wysiwyg = "true";
defparam \reg_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N50
dffeas \reg_a[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[1]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_a[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[1] .is_wysiwyg = "true";
defparam \reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y1_N39
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( reg_r[1] & ( reg_a[1] & ( (!\Controle|Selector11~0_combout ) # ((!\Controle|Selector10~0_combout  & ((reg_b[1]))) # (\Controle|Selector10~0_combout  & (reg_literal[1]))) ) ) ) # ( !reg_r[1] & ( reg_a[1] & ( 
// (!\Controle|Selector10~0_combout  & ((!\Controle|Selector11~0_combout ) # ((reg_b[1])))) # (\Controle|Selector10~0_combout  & (\Controle|Selector11~0_combout  & (reg_literal[1]))) ) ) ) # ( reg_r[1] & ( !reg_a[1] & ( (!\Controle|Selector10~0_combout  & 
// (\Controle|Selector11~0_combout  & ((reg_b[1])))) # (\Controle|Selector10~0_combout  & ((!\Controle|Selector11~0_combout ) # ((reg_literal[1])))) ) ) ) # ( !reg_r[1] & ( !reg_a[1] & ( (\Controle|Selector11~0_combout  & ((!\Controle|Selector10~0_combout  & 
// ((reg_b[1]))) # (\Controle|Selector10~0_combout  & (reg_literal[1])))) ) ) )

	.dataa(!\Controle|Selector10~0_combout ),
	.datab(!\Controle|Selector11~0_combout ),
	.datac(!reg_literal[1]),
	.datad(!reg_b[1]),
	.datae(!reg_r[1]),
	.dataf(!reg_a[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N41
dffeas \reg_inter_2[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_2[1] .is_wysiwyg = "true";
defparam \reg_inter_2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N39
cyclonev_lcell_comb \ULA|Add0~9 (
// Equation(s):
// \ULA|Add0~9_sumout  = SUM(( reg_inter_1[2] ) + ( !reg_inter_2[2] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( \ULA|Add0~6  ))
// \ULA|Add0~10  = CARRY(( reg_inter_1[2] ) + ( !reg_inter_2[2] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( \ULA|Add0~6  ))

	.dataa(!\Controle|ula_code [0]),
	.datab(gnd),
	.datac(!\Controle|ula_code [2]),
	.datad(!reg_inter_1[2]),
	.datae(gnd),
	.dataf(!reg_inter_2[2]),
	.datag(gnd),
	.cin(\ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~9_sumout ),
	.cout(\ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~9 .extended_lut = "off";
defparam \ULA|Add0~9 .lut_mask = 64'h0000AF50000000FF;
defparam \ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \ULA|Mux14~1 (
// Equation(s):
// \ULA|Mux14~1_combout  = (!\Controle|ula_code [3] & (!\Controle|ula_code [1] & ((!\Controle|ula_code [2]) # (\Controle|ula_code [0]))))

	.dataa(!\Controle|ula_code [3]),
	.datab(!\Controle|ula_code [1]),
	.datac(!\Controle|ula_code [0]),
	.datad(!\Controle|ula_code [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux14~1 .extended_lut = "off";
defparam \ULA|Mux14~1 .lut_mask = 64'h8808880888088808;
defparam \ULA|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N12
cyclonev_lcell_comb \ULA|Mux14~2 (
// Equation(s):
// \ULA|Mux14~2_combout  = ( !reg_inter_1[2] & ( \Controle|ula_code [2] & ( (!\Controle|ula_code [3] & (!\Controle|ula_code [0] & !\Controle|ula_code [1])) ) ) ) # ( reg_inter_1[2] & ( !\Controle|ula_code [2] & ( (!\Controle|ula_code [3] & 
// (\Controle|ula_code [1] & ((reg_inter_2[2]) # (\Controle|ula_code [0])))) ) ) ) # ( !reg_inter_1[2] & ( !\Controle|ula_code [2] & ( (!\Controle|ula_code [3] & (\Controle|ula_code [0] & (\Controle|ula_code [1] & reg_inter_2[2]))) ) ) )

	.dataa(!\Controle|ula_code [3]),
	.datab(!\Controle|ula_code [0]),
	.datac(!\Controle|ula_code [1]),
	.datad(!reg_inter_2[2]),
	.datae(!reg_inter_1[2]),
	.dataf(!\Controle|ula_code [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux14~2 .extended_lut = "off";
defparam \ULA|Mux14~2 .lut_mask = 64'h0002020A80800000;
defparam \ULA|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N48
cyclonev_lcell_comb \reg_r~3 (
// Equation(s):
// \reg_r~3_combout  = ( \ULA|Mux14~2_combout  & ( (!\Controle|input_enable~0_combout ) # (\switches[2]~input_o ) ) ) # ( !\ULA|Mux14~2_combout  & ( (!\Controle|input_enable~0_combout  & (\ULA|Add0~9_sumout  & (\ULA|Mux14~1_combout ))) # 
// (\Controle|input_enable~0_combout  & (((\switches[2]~input_o )))) ) )

	.dataa(!\ULA|Add0~9_sumout ),
	.datab(!\ULA|Mux14~1_combout ),
	.datac(!\Controle|input_enable~0_combout ),
	.datad(!\switches[2]~input_o ),
	.datae(gnd),
	.dataf(!\ULA|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~3 .extended_lut = "off";
defparam \reg_r~3 .lut_mask = 64'h101F101FF0FFF0FF;
defparam \reg_r~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N50
dffeas \reg_r[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_r~3_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_r[2] .is_wysiwyg = "true";
defparam \reg_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N0
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( reg_r[2] & ( \Controle|Selector11~0_combout  & ( (!\Controle|Selector10~0_combout  & ((reg_b[2]))) # (\Controle|Selector10~0_combout  & (reg_literal[2])) ) ) ) # ( !reg_r[2] & ( \Controle|Selector11~0_combout  & ( 
// (!\Controle|Selector10~0_combout  & ((reg_b[2]))) # (\Controle|Selector10~0_combout  & (reg_literal[2])) ) ) ) # ( reg_r[2] & ( !\Controle|Selector11~0_combout  & ( (\Controle|Selector10~0_combout ) # (reg_a[2]) ) ) ) # ( !reg_r[2] & ( 
// !\Controle|Selector11~0_combout  & ( (reg_a[2] & !\Controle|Selector10~0_combout ) ) ) )

	.dataa(!reg_a[2]),
	.datab(!\Controle|Selector10~0_combout ),
	.datac(!reg_literal[2]),
	.datad(!reg_b[2]),
	.datae(!reg_r[2]),
	.dataf(!\Controle|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h4444777703CF03CF;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N2
dffeas \reg_inter_2[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_2[2] .is_wysiwyg = "true";
defparam \reg_inter_2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N42
cyclonev_lcell_comb \ULA|Add0~13 (
// Equation(s):
// \ULA|Add0~13_sumout  = SUM(( reg_inter_1[3] ) + ( !reg_inter_2[3] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( \ULA|Add0~10  ))
// \ULA|Add0~14  = CARRY(( reg_inter_1[3] ) + ( !reg_inter_2[3] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( \ULA|Add0~10  ))

	.dataa(!\Controle|ula_code [0]),
	.datab(!\Controle|ula_code [2]),
	.datac(!reg_inter_2[3]),
	.datad(!reg_inter_1[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~13_sumout ),
	.cout(\ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~13 .extended_lut = "off";
defparam \ULA|Add0~13 .lut_mask = 64'h0000B4B4000000FF;
defparam \ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N45
cyclonev_lcell_comb \ULA|Add0~21 (
// Equation(s):
// \ULA|Add0~21_sumout  = SUM(( reg_inter_1[4] ) + ( !reg_inter_2[4] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( \ULA|Add0~14  ))
// \ULA|Add0~22  = CARRY(( reg_inter_1[4] ) + ( !reg_inter_2[4] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( \ULA|Add0~14  ))

	.dataa(!\Controle|ula_code [0]),
	.datab(gnd),
	.datac(!\Controle|ula_code [2]),
	.datad(!reg_inter_1[4]),
	.datae(gnd),
	.dataf(!reg_inter_2[4]),
	.datag(gnd),
	.cin(\ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~21_sumout ),
	.cout(\ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~21 .extended_lut = "off";
defparam \ULA|Add0~21 .lut_mask = 64'h0000AF50000000FF;
defparam \ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \reg_r~7 (
// Equation(s):
// \reg_r~7_combout  = ( \ULA|Add0~21_sumout  & ( ((\reg_r~13_combout  & ((!\reg_r~12_combout ) # (\ULA|Mux13~3_combout )))) # (\reg_r~5_combout ) ) ) # ( !\ULA|Add0~21_sumout  & ( (\reg_r~13_combout  & ((!\reg_r~12_combout ) # (\ULA|Mux13~3_combout ))) ) )

	.dataa(!\ULA|Mux13~3_combout ),
	.datab(!\reg_r~5_combout ),
	.datac(!\reg_r~13_combout ),
	.datad(!\reg_r~12_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~7 .extended_lut = "off";
defparam \reg_r~7 .lut_mask = 64'h0F050F053F373F37;
defparam \reg_r~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N44
dffeas \reg_r[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_r~7_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_r[4] .is_wysiwyg = "true";
defparam \reg_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N18
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \Controle|Selector11~0_combout  & ( reg_b[4] & ( (!\Controle|Selector10~0_combout ) # (reg_literal[4]) ) ) ) # ( !\Controle|Selector11~0_combout  & ( reg_b[4] & ( (!\Controle|Selector10~0_combout  & (reg_a[4])) # 
// (\Controle|Selector10~0_combout  & ((reg_r[4]))) ) ) ) # ( \Controle|Selector11~0_combout  & ( !reg_b[4] & ( (\Controle|Selector10~0_combout  & reg_literal[4]) ) ) ) # ( !\Controle|Selector11~0_combout  & ( !reg_b[4] & ( (!\Controle|Selector10~0_combout  
// & (reg_a[4])) # (\Controle|Selector10~0_combout  & ((reg_r[4]))) ) ) )

	.dataa(!\Controle|Selector10~0_combout ),
	.datab(!reg_a[4]),
	.datac(!reg_r[4]),
	.datad(!reg_literal[4]),
	.datae(!\Controle|Selector11~0_combout ),
	.dataf(!reg_b[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h272700552727AAFF;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y2_N20
dffeas \reg_inter_2[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_2[4] .is_wysiwyg = "true";
defparam \reg_inter_2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N48
cyclonev_lcell_comb \ULA|Add0~25 (
// Equation(s):
// \ULA|Add0~25_sumout  = SUM(( !reg_inter_2[5] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( reg_inter_1[5] ) + ( \ULA|Add0~22  ))
// \ULA|Add0~26  = CARRY(( !reg_inter_2[5] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( reg_inter_1[5] ) + ( \ULA|Add0~22  ))

	.dataa(!\Controle|ula_code [0]),
	.datab(!\Controle|ula_code [2]),
	.datac(!reg_inter_1[5]),
	.datad(!reg_inter_2[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~25_sumout ),
	.cout(\ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~25 .extended_lut = "off";
defparam \ULA|Add0~25 .lut_mask = 64'h0000F0F0000044BB;
defparam \ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N51
cyclonev_lcell_comb \ULA|Add0~29 (
// Equation(s):
// \ULA|Add0~29_sumout  = SUM(( reg_inter_1[6] ) + ( !reg_inter_2[6] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( \ULA|Add0~26  ))
// \ULA|Add0~30  = CARRY(( reg_inter_1[6] ) + ( !reg_inter_2[6] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( \ULA|Add0~26  ))

	.dataa(!\Controle|ula_code [0]),
	.datab(gnd),
	.datac(!\Controle|ula_code [2]),
	.datad(!reg_inter_1[6]),
	.datae(gnd),
	.dataf(!reg_inter_2[6]),
	.datag(gnd),
	.cin(\ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~29_sumout ),
	.cout(\ULA|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~29 .extended_lut = "off";
defparam \ULA|Add0~29 .lut_mask = 64'h0000AF50000000FF;
defparam \ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N54
cyclonev_lcell_comb \ULA|Add0~33 (
// Equation(s):
// \ULA|Add0~33_sumout  = SUM(( !reg_inter_2[7] $ (((!\Controle|ula_code [0]) # (\Controle|ula_code [2]))) ) + ( reg_inter_1[7] ) + ( \ULA|Add0~30  ))

	.dataa(!reg_inter_1[7]),
	.datab(!\Controle|ula_code [2]),
	.datac(!\Controle|ula_code [0]),
	.datad(!reg_inter_2[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ULA|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~33 .extended_lut = "off";
defparam \ULA|Add0~33 .lut_mask = 64'h0000AAAA00000CF3;
defparam \ULA|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \reg_r~21 (
// Equation(s):
// \reg_r~21_combout  = ( \Controle|ula_code [1] & ( !\Controle|input_enable~0_combout  & ( (!reg_inter_1[7] & ((!\Controle|ula_code [0]) # ((!reg_inter_2[7]) # (\Controle|ula_code [2])))) ) ) ) # ( !\Controle|ula_code [1] & ( 
// !\Controle|input_enable~0_combout  & ( !reg_inter_1[7] ) ) )

	.dataa(!\Controle|ula_code [0]),
	.datab(!\Controle|ula_code [2]),
	.datac(!reg_inter_1[7]),
	.datad(!reg_inter_2[7]),
	.datae(!\Controle|ula_code [1]),
	.dataf(!\Controle|input_enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~21 .extended_lut = "off";
defparam \reg_r~21 .lut_mask = 64'hF0F0F0B000000000;
defparam \reg_r~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N9
cyclonev_lcell_comb \reg_r~20 (
// Equation(s):
// \reg_r~20_combout  = ( \switches[7]~input_o  & ( reg_inter_1[7] & ( (!\Controle|input_enable~0_combout  & (((!\Controle|ula_code [0]) # (!\Controle|ula_code [1])) # (\Controle|ula_code [2]))) ) ) ) # ( !\switches[7]~input_o  & ( reg_inter_1[7] & ( 
// ((!\Controle|ula_code [0]) # ((!\Controle|ula_code [1]) # (\Controle|input_enable~0_combout ))) # (\Controle|ula_code [2]) ) ) ) # ( !\switches[7]~input_o  & ( !reg_inter_1[7] & ( \Controle|input_enable~0_combout  ) ) )

	.dataa(!\Controle|ula_code [2]),
	.datab(!\Controle|ula_code [0]),
	.datac(!\Controle|ula_code [1]),
	.datad(!\Controle|input_enable~0_combout ),
	.datae(!\switches[7]~input_o ),
	.dataf(!reg_inter_1[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~20 .extended_lut = "off";
defparam \reg_r~20 .lut_mask = 64'h00FF0000FDFFFD00;
defparam \reg_r~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N24
cyclonev_lcell_comb \reg_r~22 (
// Equation(s):
// \reg_r~22_combout  = ( reg_inter_1[7] & ( \reg_r~6_combout  & ( ((!\reg_r~20_combout  & ((!\Controle|ula_code [3]) # (\Controle|input_enable~0_combout )))) # (reg_inter_2[7]) ) ) ) # ( !reg_inter_1[7] & ( \reg_r~6_combout  & ( (!\reg_r~20_combout  & 
// ((!\Controle|ula_code [3]) # (\Controle|input_enable~0_combout ))) ) ) ) # ( reg_inter_1[7] & ( !\reg_r~6_combout  & ( (!\reg_r~20_combout  & ((!\Controle|ula_code [3]) # (\Controle|input_enable~0_combout ))) ) ) ) # ( !reg_inter_1[7] & ( 
// !\reg_r~6_combout  & ( (!\reg_r~20_combout  & ((!\Controle|ula_code [3]) # (\Controle|input_enable~0_combout ))) ) ) )

	.dataa(!\Controle|input_enable~0_combout ),
	.datab(!\reg_r~20_combout ),
	.datac(!\Controle|ula_code [3]),
	.datad(!reg_inter_2[7]),
	.datae(!reg_inter_1[7]),
	.dataf(!\reg_r~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~22 .extended_lut = "off";
defparam \reg_r~22 .lut_mask = 64'hC4C4C4C4C4C4C4FF;
defparam \reg_r~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N12
cyclonev_lcell_comb \reg_r~10 (
// Equation(s):
// \reg_r~10_combout  = ( \reg_r~22_combout  & ( ((!\reg_r~21_combout ) # ((\ULA|Add0~33_sumout  & \reg_r~5_combout ))) # (\ULA|Mux13~3_combout ) ) ) # ( !\reg_r~22_combout  & ( (\ULA|Add0~33_sumout  & \reg_r~5_combout ) ) )

	.dataa(!\ULA|Add0~33_sumout ),
	.datab(!\ULA|Mux13~3_combout ),
	.datac(!\reg_r~21_combout ),
	.datad(!\reg_r~5_combout ),
	.datae(gnd),
	.dataf(!\reg_r~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~10 .extended_lut = "off";
defparam \reg_r~10 .lut_mask = 64'h00550055F3F7F3F7;
defparam \reg_r~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N14
dffeas \reg_r[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_r~10_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_r[7] .is_wysiwyg = "true";
defparam \reg_r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \Controle|Selector7~0_combout  & ( \Controle|Selector8~0_combout  & ( reg_a[7] ) ) ) # ( !\Controle|Selector7~0_combout  & ( \Controle|Selector8~0_combout  & ( reg_r[7] ) ) ) # ( \Controle|Selector7~0_combout  & ( 
// !\Controle|Selector8~0_combout  & ( reg_b[7] ) ) ) # ( !\Controle|Selector7~0_combout  & ( !\Controle|Selector8~0_combout  & ( reg_literal[7] ) ) )

	.dataa(!reg_r[7]),
	.datab(!reg_literal[7]),
	.datac(!reg_b[7]),
	.datad(!reg_a[7]),
	.datae(!\Controle|Selector7~0_combout ),
	.dataf(!\Controle|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N56
dffeas \reg_inter_1[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_1[7] .is_wysiwyg = "true";
defparam \reg_inter_1[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y2_N0
cyclonev_ram_block \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(\clock~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,reg_inter_1[7],reg_inter_1[6],reg_inter_1[5],reg_inter_1[4],reg_inter_1[3],reg_inter_1[2],reg_inter_1[1],reg_inter_1[0]}),
	.portaaddr({\PC|pc [7],\PC|pc [6],\PC|pc [5],\PC|pc [4],\PC|pc [3],\PC|pc [2],\PC|pc [1],\PC|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\PC|pc [7],\PC|pc [6],\PC|pc [5],\PC|pc [4],\PC|pc [3],\PC|pc [2],\PC|pc [1],\PC|pc [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram256x8.mif";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memoria_unidade:Memoria|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_e504:auto_generated|ALTSYNCRAM";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F00000";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F0000000";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000";
defparam \Memoria|ram_instance|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000F000000000A8000000000000000000A80000000005000000000C0000000005000000000100000000140000000005000000000D00000000910000000090";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N42
cyclonev_lcell_comb \Controle|Selector1~0 (
// Equation(s):
// \Controle|Selector1~0_combout  = ( \Controle|estado.DECODIFICA_2~q  & ( \Controle|opcode_memory [3] ) ) # ( !\Controle|estado.DECODIFICA_2~q  & ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7]),
	.datad(!\Controle|opcode_memory [3]),
	.datae(gnd),
	.dataf(!\Controle|estado.DECODIFICA_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector1~0 .extended_lut = "off";
defparam \Controle|Selector1~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Controle|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N45
cyclonev_lcell_comb \Controle|ula_code[3] (
// Equation(s):
// \Controle|ula_code [3] = (!\Controle|WideOr4~0_combout  & ((\Controle|ula_code [3]))) # (\Controle|WideOr4~0_combout  & (\Controle|Selector1~0_combout ))

	.dataa(!\Controle|WideOr4~0_combout ),
	.datab(!\Controle|Selector1~0_combout ),
	.datac(!\Controle|ula_code [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|ula_code [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|ula_code[3] .extended_lut = "off";
defparam \Controle|ula_code[3] .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \Controle|ula_code[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N57
cyclonev_lcell_comb \reg_r~19 (
// Equation(s):
// \reg_r~19_combout  = ( reg_inter_2[6] & ( \reg_r~6_combout  & ( ((!\reg_r~17_combout  & ((!\Controle|ula_code [3]) # (\Controle|input_enable~0_combout )))) # (reg_inter_1[6]) ) ) ) # ( !reg_inter_2[6] & ( \reg_r~6_combout  & ( (!\reg_r~17_combout  & 
// ((!\Controle|ula_code [3]) # (\Controle|input_enable~0_combout ))) ) ) ) # ( reg_inter_2[6] & ( !\reg_r~6_combout  & ( (!\reg_r~17_combout  & ((!\Controle|ula_code [3]) # (\Controle|input_enable~0_combout ))) ) ) ) # ( !reg_inter_2[6] & ( 
// !\reg_r~6_combout  & ( (!\reg_r~17_combout  & ((!\Controle|ula_code [3]) # (\Controle|input_enable~0_combout ))) ) ) )

	.dataa(!\Controle|input_enable~0_combout ),
	.datab(!\reg_r~17_combout ),
	.datac(!reg_inter_1[6]),
	.datad(!\Controle|ula_code [3]),
	.datae(!reg_inter_2[6]),
	.dataf(!\reg_r~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~19 .extended_lut = "off";
defparam \reg_r~19 .lut_mask = 64'hCC44CC44CC44CF4F;
defparam \reg_r~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N24
cyclonev_lcell_comb \reg_r~18 (
// Equation(s):
// \reg_r~18_combout  = ( !reg_inter_1[6] & ( reg_inter_2[6] & ( (!\Controle|input_enable~0_combout  & ((!\Controle|ula_code [0]) # ((!\Controle|ula_code [1]) # (\Controle|ula_code [2])))) ) ) ) # ( !reg_inter_1[6] & ( !reg_inter_2[6] & ( 
// !\Controle|input_enable~0_combout  ) ) )

	.dataa(!\Controle|ula_code [0]),
	.datab(!\Controle|input_enable~0_combout ),
	.datac(!\Controle|ula_code [2]),
	.datad(!\Controle|ula_code [1]),
	.datae(!reg_inter_1[6]),
	.dataf(!reg_inter_2[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~18 .extended_lut = "off";
defparam \reg_r~18 .lut_mask = 64'hCCCC0000CC8C0000;
defparam \reg_r~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N9
cyclonev_lcell_comb \reg_r~9 (
// Equation(s):
// \reg_r~9_combout  = ( \ULA|Add0~29_sumout  & ( ((\reg_r~19_combout  & ((!\reg_r~18_combout ) # (\ULA|Mux13~3_combout )))) # (\reg_r~5_combout ) ) ) # ( !\ULA|Add0~29_sumout  & ( (\reg_r~19_combout  & ((!\reg_r~18_combout ) # (\ULA|Mux13~3_combout ))) ) )

	.dataa(!\reg_r~19_combout ),
	.datab(!\ULA|Mux13~3_combout ),
	.datac(!\reg_r~18_combout ),
	.datad(!\reg_r~5_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~9 .extended_lut = "off";
defparam \reg_r~9 .lut_mask = 64'h5151515151FF51FF;
defparam \reg_r~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N11
dffeas \reg_r[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_r~9_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_r[6] .is_wysiwyg = "true";
defparam \reg_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N42
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( reg_a[6] & ( reg_b[6] & ( ((!\Controle|Selector8~0_combout  & ((reg_literal[6]))) # (\Controle|Selector8~0_combout  & (reg_r[6]))) # (\Controle|Selector7~0_combout ) ) ) ) # ( !reg_a[6] & ( reg_b[6] & ( (!\Controle|Selector7~0_combout 
//  & ((!\Controle|Selector8~0_combout  & ((reg_literal[6]))) # (\Controle|Selector8~0_combout  & (reg_r[6])))) # (\Controle|Selector7~0_combout  & (((!\Controle|Selector8~0_combout )))) ) ) ) # ( reg_a[6] & ( !reg_b[6] & ( (!\Controle|Selector7~0_combout  & 
// ((!\Controle|Selector8~0_combout  & ((reg_literal[6]))) # (\Controle|Selector8~0_combout  & (reg_r[6])))) # (\Controle|Selector7~0_combout  & (((\Controle|Selector8~0_combout )))) ) ) ) # ( !reg_a[6] & ( !reg_b[6] & ( (!\Controle|Selector7~0_combout  & 
// ((!\Controle|Selector8~0_combout  & ((reg_literal[6]))) # (\Controle|Selector8~0_combout  & (reg_r[6])))) ) ) )

	.dataa(!reg_r[6]),
	.datab(!\Controle|Selector7~0_combout ),
	.datac(!\Controle|Selector8~0_combout ),
	.datad(!reg_literal[6]),
	.datae(!reg_a[6]),
	.dataf(!reg_b[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y2_N44
dffeas \reg_inter_1[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_1[6] .is_wysiwyg = "true";
defparam \reg_inter_1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N15
cyclonev_lcell_comb \Controle|Mux33~0 (
// Equation(s):
// \Controle|Mux33~0_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & ((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & 
// (\Controle|opcode_memory [0])) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & ((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]))))) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & 
// (((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4])))) ) ) # ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & (\Controle|opcode_memory [0])) # 
// (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & ((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]))) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.datab(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.datac(!\Controle|opcode_memory [0]),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux33~0 .extended_lut = "off";
defparam \Controle|Mux33~0 .lut_mask = 64'h0A5F0A5F087F087F;
defparam \Controle|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N15
cyclonev_lcell_comb \Controle|opcode_memory[0] (
// Equation(s):
// \Controle|opcode_memory [0] = ( \Controle|proximo_estado.PEGA_LITERAL~1_combout  & ( \Controle|Mux33~0_combout  ) ) # ( !\Controle|proximo_estado.PEGA_LITERAL~1_combout  & ( \Controle|opcode_memory [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controle|opcode_memory [0]),
	.datad(!\Controle|Mux33~0_combout ),
	.datae(gnd),
	.dataf(!\Controle|proximo_estado.PEGA_LITERAL~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|opcode_memory [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|opcode_memory[0] .extended_lut = "off";
defparam \Controle|opcode_memory[0] .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Controle|opcode_memory[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N18
cyclonev_lcell_comb \Controle|Selector12~0 (
// Equation(s):
// \Controle|Selector12~0_combout  = ( \Controle|opcode_memory [0] & ( (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]) # (\Controle|estado.DECODIFICA_2~q ) ) ) # ( !\Controle|opcode_memory [0] & ( (!\Controle|estado.DECODIFICA_2~q  & 
// \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controle|estado.DECODIFICA_2~q ),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(!\Controle|opcode_memory [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector12~0 .extended_lut = "off";
defparam \Controle|Selector12~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Controle|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y2_N21
cyclonev_lcell_comb \Controle|ula_code[0] (
// Equation(s):
// \Controle|ula_code [0] = ( \Controle|WideOr4~0_combout  & ( \Controle|Selector12~0_combout  ) ) # ( !\Controle|WideOr4~0_combout  & ( \Controle|ula_code [0] ) )

	.dataa(!\Controle|ula_code [0]),
	.datab(!\Controle|Selector12~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controle|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|ula_code [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|ula_code[0] .extended_lut = "off";
defparam \Controle|ula_code[0] .lut_mask = 64'h5555555533333333;
defparam \Controle|ula_code[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \ULA|Mux13~3 (
// Equation(s):
// \ULA|Mux13~3_combout  = ( \Controle|ula_code [2] & ( (!\Controle|ula_code [1] & !\Controle|ula_code [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controle|ula_code [1]),
	.datad(!\Controle|ula_code [0]),
	.datae(gnd),
	.dataf(!\Controle|ula_code [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux13~3 .extended_lut = "off";
defparam \ULA|Mux13~3 .lut_mask = 64'h00000000F000F000;
defparam \ULA|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N9
cyclonev_lcell_comb \reg_r~15 (
// Equation(s):
// \reg_r~15_combout  = ( \Controle|ula_code [2] & ( \Controle|ula_code [1] & ( (!\Controle|input_enable~0_combout  & !reg_inter_1[5]) ) ) ) # ( !\Controle|ula_code [2] & ( \Controle|ula_code [1] & ( (!\Controle|input_enable~0_combout  & (!reg_inter_1[5] & 
// ((!reg_inter_2[5]) # (!\Controle|ula_code [0])))) ) ) ) # ( \Controle|ula_code [2] & ( !\Controle|ula_code [1] & ( (!\Controle|input_enable~0_combout  & !reg_inter_1[5]) ) ) ) # ( !\Controle|ula_code [2] & ( !\Controle|ula_code [1] & ( 
// (!\Controle|input_enable~0_combout  & !reg_inter_1[5]) ) ) )

	.dataa(!reg_inter_2[5]),
	.datab(!\Controle|input_enable~0_combout ),
	.datac(!\Controle|ula_code [0]),
	.datad(!reg_inter_1[5]),
	.datae(!\Controle|ula_code [2]),
	.dataf(!\Controle|ula_code [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~15 .extended_lut = "off";
defparam \reg_r~15 .lut_mask = 64'hCC00CC00C800CC00;
defparam \reg_r~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N39
cyclonev_lcell_comb \reg_r~14 (
// Equation(s):
// \reg_r~14_combout  = ( \switches[5]~input_o  & ( reg_inter_1[5] & ( (!\Controle|input_enable~0_combout  & ((!\Controle|ula_code [0]) # ((!\Controle|ula_code [1]) # (\Controle|ula_code [2])))) ) ) ) # ( !\switches[5]~input_o  & ( reg_inter_1[5] & ( 
// (!\Controle|ula_code [0]) # ((!\Controle|ula_code [1]) # ((\Controle|input_enable~0_combout ) # (\Controle|ula_code [2]))) ) ) ) # ( !\switches[5]~input_o  & ( !reg_inter_1[5] & ( \Controle|input_enable~0_combout  ) ) )

	.dataa(!\Controle|ula_code [0]),
	.datab(!\Controle|ula_code [1]),
	.datac(!\Controle|ula_code [2]),
	.datad(!\Controle|input_enable~0_combout ),
	.datae(!\switches[5]~input_o ),
	.dataf(!reg_inter_1[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~14 .extended_lut = "off";
defparam \reg_r~14 .lut_mask = 64'h00FF0000EFFFEF00;
defparam \reg_r~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \reg_r~16 (
// Equation(s):
// \reg_r~16_combout  = ( \reg_r~6_combout  & ( \Controle|ula_code [3] & ( (!\Controle|input_enable~0_combout  & (reg_inter_1[5] & (reg_inter_2[5]))) # (\Controle|input_enable~0_combout  & ((!\reg_r~14_combout ) # ((reg_inter_1[5] & reg_inter_2[5])))) ) ) ) 
// # ( !\reg_r~6_combout  & ( \Controle|ula_code [3] & ( (\Controle|input_enable~0_combout  & !\reg_r~14_combout ) ) ) ) # ( \reg_r~6_combout  & ( !\Controle|ula_code [3] & ( (!\reg_r~14_combout ) # ((reg_inter_1[5] & reg_inter_2[5])) ) ) ) # ( 
// !\reg_r~6_combout  & ( !\Controle|ula_code [3] & ( !\reg_r~14_combout  ) ) )

	.dataa(!\Controle|input_enable~0_combout ),
	.datab(!reg_inter_1[5]),
	.datac(!reg_inter_2[5]),
	.datad(!\reg_r~14_combout ),
	.datae(!\reg_r~6_combout ),
	.dataf(!\Controle|ula_code [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~16 .extended_lut = "off";
defparam \reg_r~16 .lut_mask = 64'hFF00FF0355005703;
defparam \reg_r~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N45
cyclonev_lcell_comb \reg_r~8 (
// Equation(s):
// \reg_r~8_combout  = ( \reg_r~16_combout  & ( ((!\reg_r~15_combout ) # ((\reg_r~5_combout  & \ULA|Add0~25_sumout ))) # (\ULA|Mux13~3_combout ) ) ) # ( !\reg_r~16_combout  & ( (\reg_r~5_combout  & \ULA|Add0~25_sumout ) ) )

	.dataa(!\ULA|Mux13~3_combout ),
	.datab(!\reg_r~5_combout ),
	.datac(!\ULA|Add0~25_sumout ),
	.datad(!\reg_r~15_combout ),
	.datae(gnd),
	.dataf(!\reg_r~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~8 .extended_lut = "off";
defparam \reg_r~8 .lut_mask = 64'h03030303FF57FF57;
defparam \reg_r~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N47
dffeas \reg_r[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_r~8_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_r[5] .is_wysiwyg = "true";
defparam \reg_r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N36
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \Controle|Selector7~0_combout  & ( \Controle|Selector8~0_combout  & ( reg_a[5] ) ) ) # ( !\Controle|Selector7~0_combout  & ( \Controle|Selector8~0_combout  & ( reg_r[5] ) ) ) # ( \Controle|Selector7~0_combout  & ( 
// !\Controle|Selector8~0_combout  & ( reg_b[5] ) ) ) # ( !\Controle|Selector7~0_combout  & ( !\Controle|Selector8~0_combout  & ( reg_literal[5] ) ) )

	.dataa(!reg_literal[5]),
	.datab(!reg_b[5]),
	.datac(!reg_r[5]),
	.datad(!reg_a[5]),
	.datae(!\Controle|Selector7~0_combout ),
	.dataf(!\Controle|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N38
dffeas \reg_inter_1[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_1[5] .is_wysiwyg = "true";
defparam \reg_inter_1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N41
dffeas \reg_literal[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|estado.ESPERA_LITERAL~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_literal[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_literal[4] .is_wysiwyg = "true";
defparam \reg_literal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N0
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \Controle|Selector7~0_combout  & ( \Controle|Selector8~0_combout  & ( reg_a[4] ) ) ) # ( !\Controle|Selector7~0_combout  & ( \Controle|Selector8~0_combout  & ( reg_r[4] ) ) ) # ( \Controle|Selector7~0_combout  & ( 
// !\Controle|Selector8~0_combout  & ( reg_b[4] ) ) ) # ( !\Controle|Selector7~0_combout  & ( !\Controle|Selector8~0_combout  & ( reg_literal[4] ) ) )

	.dataa(!reg_b[4]),
	.datab(!reg_literal[4]),
	.datac(!reg_r[4]),
	.datad(!reg_a[4]),
	.datae(!\Controle|Selector7~0_combout ),
	.dataf(!\Controle|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y2_N2
dffeas \reg_inter_1[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_1[4] .is_wysiwyg = "true";
defparam \reg_inter_1[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N18
cyclonev_lcell_comb \Controle|Mux35~0 (
// Equation(s):
// \Controle|Mux35~0_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5] ) ) # ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & ( 
// (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & (((\Controle|opcode_memory [1])))) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & ((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & 
// (\Controle|opcode_memory [1])) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & ((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5]))))) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.datab(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\Controle|opcode_memory [1]),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux35~0 .extended_lut = "off";
defparam \Controle|Mux35~0 .lut_mask = 64'h0E1F0E1F00FF00FF;
defparam \Controle|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N15
cyclonev_lcell_comb \Controle|opcode_memory[1] (
// Equation(s):
// \Controle|opcode_memory [1] = ( \Controle|Mux35~0_combout  & ( (\Controle|proximo_estado.PEGA_LITERAL~1_combout ) # (\Controle|opcode_memory [1]) ) ) # ( !\Controle|Mux35~0_combout  & ( (\Controle|opcode_memory [1] & 
// !\Controle|proximo_estado.PEGA_LITERAL~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controle|opcode_memory [1]),
	.datad(!\Controle|proximo_estado.PEGA_LITERAL~1_combout ),
	.datae(gnd),
	.dataf(!\Controle|Mux35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|opcode_memory [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|opcode_memory[1] .extended_lut = "off";
defparam \Controle|opcode_memory[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Controle|opcode_memory[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N36
cyclonev_lcell_comb \Controle|Selector9~0 (
// Equation(s):
// \Controle|Selector9~0_combout  = ( \Controle|estado.DECODIFICA_2~q  & ( \Controle|opcode_memory [1] ) ) # ( !\Controle|estado.DECODIFICA_2~q  & ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controle|opcode_memory [1]),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\Controle|estado.DECODIFICA_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector9~0 .extended_lut = "off";
defparam \Controle|Selector9~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Controle|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N24
cyclonev_lcell_comb \Controle|ula_code[1] (
// Equation(s):
// \Controle|ula_code [1] = ( \Controle|ula_code [1] & ( (!\Controle|WideOr4~0_combout ) # (\Controle|Selector9~0_combout ) ) ) # ( !\Controle|ula_code [1] & ( (\Controle|WideOr4~0_combout  & \Controle|Selector9~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controle|WideOr4~0_combout ),
	.datad(!\Controle|Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\Controle|ula_code [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|ula_code [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|ula_code[1] .extended_lut = "off";
defparam \Controle|ula_code[1] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Controle|ula_code[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \ULA|Mux13~1 (
// Equation(s):
// \ULA|Mux13~1_combout  = ( reg_inter_2[3] & ( !\Controle|ula_code [3] & ( (!\Controle|ula_code [1] & (\Controle|ula_code [2] & (!\Controle|ula_code [0] & !reg_inter_1[3]))) # (\Controle|ula_code [1] & (!\Controle|ula_code [2] & ((reg_inter_1[3]) # 
// (\Controle|ula_code [0])))) ) ) ) # ( !reg_inter_2[3] & ( !\Controle|ula_code [3] & ( (!\Controle|ula_code [1] & (\Controle|ula_code [2] & (!\Controle|ula_code [0] & !reg_inter_1[3]))) # (\Controle|ula_code [1] & (!\Controle|ula_code [2] & 
// (\Controle|ula_code [0] & reg_inter_1[3]))) ) ) )

	.dataa(!\Controle|ula_code [1]),
	.datab(!\Controle|ula_code [2]),
	.datac(!\Controle|ula_code [0]),
	.datad(!reg_inter_1[3]),
	.datae(!reg_inter_2[3]),
	.dataf(!\Controle|ula_code [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux13~1 .extended_lut = "off";
defparam \ULA|Mux13~1 .lut_mask = 64'h2004244400000000;
defparam \ULA|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N9
cyclonev_lcell_comb \reg_r~4 (
// Equation(s):
// \reg_r~4_combout  = ( \ULA|Add0~13_sumout  & ( (!\Controle|input_enable~0_combout  & (((\ULA|Mux14~1_combout )) # (\ULA|Mux13~1_combout ))) # (\Controle|input_enable~0_combout  & (((\switches[3]~input_o )))) ) ) # ( !\ULA|Add0~13_sumout  & ( 
// (!\Controle|input_enable~0_combout  & (\ULA|Mux13~1_combout )) # (\Controle|input_enable~0_combout  & ((\switches[3]~input_o ))) ) )

	.dataa(!\Controle|input_enable~0_combout ),
	.datab(!\ULA|Mux13~1_combout ),
	.datac(!\switches[3]~input_o ),
	.datad(!\ULA|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_r~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_r~4 .extended_lut = "off";
defparam \reg_r~4 .lut_mask = 64'h2727272727AF27AF;
defparam \reg_r~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N11
dffeas \reg_r[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\reg_r~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_r[3] .is_wysiwyg = "true";
defparam \reg_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N30
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( reg_literal[3] & ( \Controle|Selector8~0_combout  & ( (!\Controle|Selector7~0_combout  & (reg_r[3])) # (\Controle|Selector7~0_combout  & ((reg_a[3]))) ) ) ) # ( !reg_literal[3] & ( \Controle|Selector8~0_combout  & ( 
// (!\Controle|Selector7~0_combout  & (reg_r[3])) # (\Controle|Selector7~0_combout  & ((reg_a[3]))) ) ) ) # ( reg_literal[3] & ( !\Controle|Selector8~0_combout  & ( (!\Controle|Selector7~0_combout ) # (reg_b[3]) ) ) ) # ( !reg_literal[3] & ( 
// !\Controle|Selector8~0_combout  & ( (reg_b[3] & \Controle|Selector7~0_combout ) ) ) )

	.dataa(!reg_b[3]),
	.datab(!reg_r[3]),
	.datac(!\Controle|Selector7~0_combout ),
	.datad(!reg_a[3]),
	.datae(!reg_literal[3]),
	.dataf(!\Controle|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N32
dffeas \reg_inter_1[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_1[3] .is_wysiwyg = "true";
defparam \reg_inter_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N33
cyclonev_lcell_comb \Controle|Mux27~0 (
// Equation(s):
// \Controle|Mux27~0_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & (((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & 
// \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0])) # (\Controle|reg_select_memory [1]))) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & (((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1])))) ) ) # 
// ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2] & ( (((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0])) # 
// (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3])) # (\Controle|reg_select_memory [1]) ) )

	.dataa(!\Controle|reg_select_memory [1]),
	.datab(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.datac(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux27~0 .extended_lut = "off";
defparam \Controle|Mux27~0 .lut_mask = 64'h57FF57FF57335733;
defparam \Controle|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N51
cyclonev_lcell_comb \Controle|reg_select_memory[1] (
// Equation(s):
// \Controle|reg_select_memory [1] = ( \Controle|Mux27~0_combout  & ( (\Controle|proximo_estado.PEGA_LITERAL~1_combout ) # (\Controle|reg_select_memory [1]) ) ) # ( !\Controle|Mux27~0_combout  & ( (\Controle|reg_select_memory [1] & 
// !\Controle|proximo_estado.PEGA_LITERAL~1_combout ) ) )

	.dataa(!\Controle|reg_select_memory [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Controle|proximo_estado.PEGA_LITERAL~1_combout ),
	.datae(gnd),
	.dataf(!\Controle|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|reg_select_memory [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|reg_select_memory[1] .extended_lut = "off";
defparam \Controle|reg_select_memory[1] .lut_mask = 64'h5500550055FF55FF;
defparam \Controle|reg_select_memory[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \Controle|Selector7~0 (
// Equation(s):
// \Controle|Selector7~0_combout  = ( \Controle|estado.ACESSO_IO~q  & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & ((!\Controle|reg_select_memory [1]) # (!\Controle|estado.DECODIFICA_2~q ))) ) ) # ( !\Controle|estado.ACESSO_IO~q  & 
// ( (!\Controle|reg_select_memory [1] & ((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]) # ((!\Controle|estado.DECODIFICA~q )))) # (\Controle|reg_select_memory [1] & (!\Controle|estado.DECODIFICA_2~q  & 
// ((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]) # (!\Controle|estado.DECODIFICA~q )))) ) )

	.dataa(!\Controle|reg_select_memory [1]),
	.datab(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.datac(!\Controle|estado.DECODIFICA~q ),
	.datad(!\Controle|estado.DECODIFICA_2~q ),
	.datae(gnd),
	.dataf(!\Controle|estado.ACESSO_IO~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector7~0 .extended_lut = "off";
defparam \Controle|Selector7~0 .lut_mask = 64'hFCA8FCA8CC88CC88;
defparam \Controle|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N54
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( reg_r[2] & ( \Controle|Selector8~0_combout  & ( (!\Controle|Selector7~0_combout ) # (reg_a[2]) ) ) ) # ( !reg_r[2] & ( \Controle|Selector8~0_combout  & ( (reg_a[2] & \Controle|Selector7~0_combout ) ) ) ) # ( reg_r[2] & ( 
// !\Controle|Selector8~0_combout  & ( (!\Controle|Selector7~0_combout  & ((reg_literal[2]))) # (\Controle|Selector7~0_combout  & (reg_b[2])) ) ) ) # ( !reg_r[2] & ( !\Controle|Selector8~0_combout  & ( (!\Controle|Selector7~0_combout  & ((reg_literal[2]))) # 
// (\Controle|Selector7~0_combout  & (reg_b[2])) ) ) )

	.dataa(!reg_a[2]),
	.datab(!reg_b[2]),
	.datac(!reg_literal[2]),
	.datad(!\Controle|Selector7~0_combout ),
	.datae(!reg_r[2]),
	.dataf(!\Controle|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N56
dffeas \reg_inter_1[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_1[2] .is_wysiwyg = "true";
defparam \reg_inter_1[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N30
cyclonev_lcell_comb \Controle|input_enable~0 (
// Equation(s):
// \Controle|input_enable~0_combout  = ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6] & (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7] & 
// (\Controle|estado.ACESSO_IO~q  & \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]))) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]),
	.datab(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7]),
	.datac(!\Controle|estado.ACESSO_IO~q ),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|input_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|input_enable~0 .extended_lut = "off";
defparam \Controle|input_enable~0 .lut_mask = 64'h0002000200000000;
defparam \Controle|input_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N57
cyclonev_lcell_comb \reg_b[3]~0 (
// Equation(s):
// \reg_b[3]~0_combout  = ( \Controle|Selector7~0_combout  & ( (\Controle|input_enable~0_combout  & !\Controle|Selector8~0_combout ) ) )

	.dataa(!\Controle|input_enable~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Controle|Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\Controle|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_b[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_b[3]~0 .extended_lut = "off";
defparam \reg_b[3]~0 .lut_mask = 64'h0000000055005500;
defparam \reg_b[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N38
dffeas \reg_b[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[1]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_b[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b[1] .is_wysiwyg = "true";
defparam \reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N30
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \Controle|Selector7~0_combout  & ( \Controle|Selector8~0_combout  & ( reg_a[1] ) ) ) # ( !\Controle|Selector7~0_combout  & ( \Controle|Selector8~0_combout  & ( reg_r[1] ) ) ) # ( \Controle|Selector7~0_combout  & ( 
// !\Controle|Selector8~0_combout  & ( reg_b[1] ) ) ) # ( !\Controle|Selector7~0_combout  & ( !\Controle|Selector8~0_combout  & ( reg_literal[1] ) ) )

	.dataa(!reg_b[1]),
	.datab(!reg_literal[1]),
	.datac(!reg_a[1]),
	.datad(!reg_r[1]),
	.datae(!\Controle|Selector7~0_combout ),
	.dataf(!\Controle|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y2_N32
dffeas \reg_inter_1[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_1[1] .is_wysiwyg = "true";
defparam \reg_inter_1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N27
cyclonev_lcell_comb \Controle|proximo_estado.PEGA_LITERAL~0 (
// Equation(s):
// \Controle|proximo_estado.PEGA_LITERAL~0_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2] & ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & ( (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b 
// [3]) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]) ) ) ) # ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2] & ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & ( 
// \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] ) ) ) # ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2] & ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1] & ( 
// \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] ) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.datad(gnd),
	.datae(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2]),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|proximo_estado.PEGA_LITERAL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|proximo_estado.PEGA_LITERAL~0 .extended_lut = "off";
defparam \Controle|proximo_estado.PEGA_LITERAL~0 .lut_mask = 64'h00000F0F55555F5F;
defparam \Controle|proximo_estado.PEGA_LITERAL~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N0
cyclonev_lcell_comb \Controle|estado.ESPERA~feeder (
// Equation(s):
// \Controle|estado.ESPERA~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|estado.ESPERA~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|estado.ESPERA~feeder .extended_lut = "off";
defparam \Controle|estado.ESPERA~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \Controle|estado.ESPERA~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N2
dffeas \Controle|estado.ESPERA (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Controle|estado.ESPERA~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controle|estado.ESPERA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controle|estado.ESPERA .is_wysiwyg = "true";
defparam \Controle|estado.ESPERA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N9
cyclonev_lcell_comb \Controle|Selector3~0 (
// Equation(s):
// \Controle|Selector3~0_combout  = ( !\Controle|estado.ACESSO_IO~q  & ( (\Controle|estado.ESPERA~q  & !\Controle|estado.EXECUTA~q ) ) )

	.dataa(!\Controle|estado.ESPERA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Controle|estado.EXECUTA~q ),
	.datae(gnd),
	.dataf(!\Controle|estado.ACESSO_IO~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector3~0 .extended_lut = "off";
defparam \Controle|Selector3~0 .lut_mask = 64'h5500550000000000;
defparam \Controle|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N54
cyclonev_lcell_comb \Controle|Mux2~0 (
// Equation(s):
// \Controle|Mux2~0_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6] & (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4] $ 
// (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5]))) ) ) # ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]) # 
// ((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4] & !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5])) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]),
	.datab(gnd),
	.datac(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux2~0 .extended_lut = "off";
defparam \Controle|Mux2~0 .lut_mask = 64'hFAF0FAF050A050A0;
defparam \Controle|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \Controle|Mux21~0 (
// Equation(s):
// \Controle|Mux21~0_combout  = ( \Controle|opcode_memory [3] & ( (!\Controle|opcode_memory [2] & (!\Controle|opcode_memory [0] $ (!\Controle|opcode_memory [1]))) ) ) # ( !\Controle|opcode_memory [3] & ( (!\Controle|opcode_memory [2]) # 
// ((!\Controle|opcode_memory [0] & !\Controle|opcode_memory [1])) ) )

	.dataa(gnd),
	.datab(!\Controle|opcode_memory [2]),
	.datac(!\Controle|opcode_memory [0]),
	.datad(!\Controle|opcode_memory [1]),
	.datae(!\Controle|opcode_memory [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux21~0 .extended_lut = "off";
defparam \Controle|Mux21~0 .lut_mask = 64'hFCCC0CC0FCCC0CC0;
defparam \Controle|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N18
cyclonev_lcell_comb \Controle|Selector3~1 (
// Equation(s):
// \Controle|Selector3~1_combout  = ( \Controle|Mux2~0_combout  & ( \Controle|Mux21~0_combout  & ( !\Controle|Selector3~0_combout  ) ) ) # ( !\Controle|Mux2~0_combout  & ( \Controle|Mux21~0_combout  & ( (!\Controle|Selector3~0_combout ) # 
// ((\Controle|estado.DECODIFICA~q  & !\Controle|proximo_estado.PEGA_LITERAL~0_combout )) ) ) ) # ( \Controle|Mux2~0_combout  & ( !\Controle|Mux21~0_combout  & ( (!\Controle|Selector3~0_combout ) # (\Controle|estado.DECODIFICA_2~q ) ) ) ) # ( 
// !\Controle|Mux2~0_combout  & ( !\Controle|Mux21~0_combout  & ( ((!\Controle|Selector3~0_combout ) # ((\Controle|estado.DECODIFICA~q  & !\Controle|proximo_estado.PEGA_LITERAL~0_combout ))) # (\Controle|estado.DECODIFICA_2~q ) ) ) )

	.dataa(!\Controle|estado.DECODIFICA~q ),
	.datab(!\Controle|estado.DECODIFICA_2~q ),
	.datac(!\Controle|proximo_estado.PEGA_LITERAL~0_combout ),
	.datad(!\Controle|Selector3~0_combout ),
	.datae(!\Controle|Mux2~0_combout ),
	.dataf(!\Controle|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector3~1 .extended_lut = "off";
defparam \Controle|Selector3~1 .lut_mask = 64'hFF73FF33FF50FF00;
defparam \Controle|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N20
dffeas \Controle|estado.BUSCA (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Controle|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controle|estado.BUSCA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controle|estado.BUSCA .is_wysiwyg = "true";
defparam \Controle|estado.BUSCA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N12
cyclonev_lcell_comb \Controle|pc_enable (
// Equation(s):
// \Controle|pc_enable~combout  = ( \Controle|estado.BUSCA~q  ) # ( !\Controle|estado.BUSCA~q  & ( \Controle|estado.PEGA_LITERAL~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controle|estado.PEGA_LITERAL~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controle|estado.BUSCA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|pc_enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|pc_enable .extended_lut = "off";
defparam \Controle|pc_enable .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Controle|pc_enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N26
dffeas \PC|pc[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\PC|pc[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controle|pc_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[0] .is_wysiwyg = "true";
defparam \PC|pc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N12
cyclonev_lcell_comb \Controle|proximo_estado.PEGA_LITERAL~1 (
// Equation(s):
// \Controle|proximo_estado.PEGA_LITERAL~1_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & ( (\Controle|estado.DECODIFICA~q  & (((\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & 
// \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1])) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2]))) ) ) # ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & ( 
// (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & (\Controle|estado.DECODIFICA~q  & \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1])) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2]),
	.datab(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\Controle|estado.DECODIFICA~q ),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|proximo_estado.PEGA_LITERAL~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|proximo_estado.PEGA_LITERAL~1 .extended_lut = "off";
defparam \Controle|proximo_estado.PEGA_LITERAL~1 .lut_mask = 64'h0003000305070507;
defparam \Controle|proximo_estado.PEGA_LITERAL~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N53
dffeas \Controle|estado.PEGA_LITERAL (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controle|proximo_estado.PEGA_LITERAL~1_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controle|estado.PEGA_LITERAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controle|estado.PEGA_LITERAL .is_wysiwyg = "true";
defparam \Controle|estado.PEGA_LITERAL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \Controle|estado.ESPERA_LITERAL~feeder (
// Equation(s):
// \Controle|estado.ESPERA_LITERAL~feeder_combout  = ( \Controle|estado.PEGA_LITERAL~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controle|estado.PEGA_LITERAL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|estado.ESPERA_LITERAL~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|estado.ESPERA_LITERAL~feeder .extended_lut = "off";
defparam \Controle|estado.ESPERA_LITERAL~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Controle|estado.ESPERA_LITERAL~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N2
dffeas \Controle|estado.ESPERA_LITERAL (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Controle|estado.ESPERA_LITERAL~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controle|estado.ESPERA_LITERAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controle|estado.ESPERA_LITERAL .is_wysiwyg = "true";
defparam \Controle|estado.ESPERA_LITERAL .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N23
dffeas \Controle|estado.DECODIFICA_2 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Controle|estado.ESPERA_LITERAL~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controle|estado.DECODIFICA_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controle|estado.DECODIFICA_2 .is_wysiwyg = "true";
defparam \Controle|estado.DECODIFICA_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N57
cyclonev_lcell_comb \Controle|Mux4~0 (
// Equation(s):
// \Controle|Mux4~0_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6] & (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4] $ 
// (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5]))) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]),
	.datab(gnd),
	.datac(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux4~0 .extended_lut = "off";
defparam \Controle|Mux4~0 .lut_mask = 64'h0000000050A050A0;
defparam \Controle|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \Controle|Mux23~0 (
// Equation(s):
// \Controle|Mux23~0_combout  = ( \Controle|opcode_memory [3] & ( (!\Controle|opcode_memory [2] & (!\Controle|opcode_memory [1] $ (!\Controle|opcode_memory [0]))) ) )

	.dataa(gnd),
	.datab(!\Controle|opcode_memory [2]),
	.datac(!\Controle|opcode_memory [1]),
	.datad(!\Controle|opcode_memory [0]),
	.datae(!\Controle|opcode_memory [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux23~0 .extended_lut = "off";
defparam \Controle|Mux23~0 .lut_mask = 64'h00000CC000000CC0;
defparam \Controle|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \Controle|Selector6~0 (
// Equation(s):
// \Controle|Selector6~0_combout  = ( \Controle|proximo_estado.PEGA_LITERAL~0_combout  & ( \Controle|Mux23~0_combout  & ( \Controle|estado.DECODIFICA_2~q  ) ) ) # ( !\Controle|proximo_estado.PEGA_LITERAL~0_combout  & ( \Controle|Mux23~0_combout  & ( 
// ((\Controle|estado.DECODIFICA~q  & \Controle|Mux4~0_combout )) # (\Controle|estado.DECODIFICA_2~q ) ) ) ) # ( !\Controle|proximo_estado.PEGA_LITERAL~0_combout  & ( !\Controle|Mux23~0_combout  & ( (\Controle|estado.DECODIFICA~q  & \Controle|Mux4~0_combout 
// ) ) ) )

	.dataa(!\Controle|estado.DECODIFICA_2~q ),
	.datab(!\Controle|estado.DECODIFICA~q ),
	.datac(!\Controle|Mux4~0_combout ),
	.datad(gnd),
	.datae(!\Controle|proximo_estado.PEGA_LITERAL~0_combout ),
	.dataf(!\Controle|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector6~0 .extended_lut = "off";
defparam \Controle|Selector6~0 .lut_mask = 64'h0303000057575555;
defparam \Controle|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N35
dffeas \Controle|estado.ACESSO_IO (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Controle|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Controle|estado.ACESSO_IO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Controle|estado.ACESSO_IO .is_wysiwyg = "true";
defparam \Controle|estado.ACESSO_IO .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N15
cyclonev_lcell_comb \Controle|Mux0~0 (
// Equation(s):
// \Controle|Mux0~0_combout  = ( \Controle|reg_select_memory [0] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]) # ((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2]) # 
// (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0])) ) ) # ( !\Controle|reg_select_memory [0] & ( (!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & 
// (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]))) # (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3] & (((!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2])) # 
// (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]))) ) )

	.dataa(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [3]),
	.datab(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [1]),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(!\Controle|reg_select_memory [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Mux0~0 .extended_lut = "off";
defparam \Controle|Mux0~0 .lut_mask = 64'h57135713FFBBFFBB;
defparam \Controle|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \Controle|reg_select_memory[0] (
// Equation(s):
// \Controle|reg_select_memory [0] = ( \Controle|Mux0~0_combout  & ( (\Controle|reg_select_memory [0]) # (\Controle|proximo_estado.PEGA_LITERAL~1_combout ) ) ) # ( !\Controle|Mux0~0_combout  & ( (!\Controle|proximo_estado.PEGA_LITERAL~1_combout  & 
// \Controle|reg_select_memory [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Controle|proximo_estado.PEGA_LITERAL~1_combout ),
	.datad(!\Controle|reg_select_memory [0]),
	.datae(gnd),
	.dataf(!\Controle|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|reg_select_memory [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|reg_select_memory[0] .extended_lut = "off";
defparam \Controle|reg_select_memory[0] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Controle|reg_select_memory[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N27
cyclonev_lcell_comb \Controle|Selector8~0 (
// Equation(s):
// \Controle|Selector8~0_combout  = ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & ( (!\Controle|estado.ACESSO_IO~q  & (!\Controle|estado.DECODIFICA~q  & ((!\Controle|estado.DECODIFICA_2~q ) # (!\Controle|reg_select_memory [0])))) ) ) 
// # ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0] & ( (!\Controle|estado.DECODIFICA_2~q ) # (!\Controle|reg_select_memory [0]) ) )

	.dataa(!\Controle|estado.ACESSO_IO~q ),
	.datab(!\Controle|estado.DECODIFICA_2~q ),
	.datac(!\Controle|reg_select_memory [0]),
	.datad(!\Controle|estado.DECODIFICA~q ),
	.datae(gnd),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|Selector8~0 .extended_lut = "off";
defparam \Controle|Selector8~0 .lut_mask = 64'hFCFCFCFCA800A800;
defparam \Controle|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N51
cyclonev_lcell_comb \reg_a[3]~0 (
// Equation(s):
// \reg_a[3]~0_combout  = ( \Controle|Selector7~0_combout  & ( (\Controle|Selector8~0_combout  & \Controle|input_enable~0_combout ) ) ) # ( !\Controle|Selector7~0_combout  & ( (!\Controle|Selector8~0_combout  & \Controle|input_enable~0_combout ) ) )

	.dataa(!\Controle|Selector8~0_combout ),
	.datab(gnd),
	.datac(!\Controle|input_enable~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Controle|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_a[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_a[3]~0 .extended_lut = "off";
defparam \reg_a[3]~0 .lut_mask = 64'h0A0A0A0A05050505;
defparam \reg_a[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N2
dffeas \reg_a[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[0]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_a[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a[0] .is_wysiwyg = "true";
defparam \reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y2_N48
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \Controle|Selector7~0_combout  & ( \Controle|Selector8~0_combout  & ( reg_a[0] ) ) ) # ( !\Controle|Selector7~0_combout  & ( \Controle|Selector8~0_combout  & ( reg_r[0] ) ) ) # ( \Controle|Selector7~0_combout  & ( 
// !\Controle|Selector8~0_combout  & ( reg_b[0] ) ) ) # ( !\Controle|Selector7~0_combout  & ( !\Controle|Selector8~0_combout  & ( reg_literal[0] ) ) )

	.dataa(!reg_a[0]),
	.datab(!reg_r[0]),
	.datac(!reg_b[0]),
	.datad(!reg_literal[0]),
	.datae(!\Controle|Selector7~0_combout ),
	.dataf(!\Controle|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y2_N50
dffeas \reg_inter_1[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_inter_1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_inter_1[0] .is_wysiwyg = "true";
defparam \reg_inter_1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N45
cyclonev_lcell_comb \Controle|output_enable~0 (
// Equation(s):
// \Controle|output_enable~0_combout  = ( !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4] & ( \Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7] & ( (\Controle|estado.ACESSO_IO~q  & 
// (\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5] & !\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6])) ) ) )

	.dataa(!\Controle|estado.ACESSO_IO~q ),
	.datab(gnd),
	.datac(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [5]),
	.datad(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [6]),
	.datae(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [4]),
	.dataf(!\Memoria|ram_instance|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Controle|output_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Controle|output_enable~0 .extended_lut = "off";
defparam \Controle|output_enable~0 .lut_mask = 64'h0000000005000000;
defparam \Controle|output_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N17
dffeas \Saida|output_reg[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reg_inter_1[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|output_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Saida|output_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Saida|output_reg[0] .is_wysiwyg = "true";
defparam \Saida|output_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N30
cyclonev_lcell_comb \Saida|output_reg[1]~feeder (
// Equation(s):
// \Saida|output_reg[1]~feeder_combout  = ( reg_inter_1[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_inter_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Saida|output_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Saida|output_reg[1]~feeder .extended_lut = "off";
defparam \Saida|output_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Saida|output_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N31
dffeas \Saida|output_reg[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Saida|output_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controle|output_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Saida|output_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Saida|output_reg[1] .is_wysiwyg = "true";
defparam \Saida|output_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N37
dffeas \Saida|output_reg[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reg_inter_1[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|output_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Saida|output_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Saida|output_reg[2] .is_wysiwyg = "true";
defparam \Saida|output_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N47
dffeas \Saida|output_reg[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reg_inter_1[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|output_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Saida|output_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Saida|output_reg[3] .is_wysiwyg = "true";
defparam \Saida|output_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N33
cyclonev_lcell_comb \Saida|output_reg[4]~feeder (
// Equation(s):
// \Saida|output_reg[4]~feeder_combout  = ( reg_inter_1[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_inter_1[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Saida|output_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Saida|output_reg[4]~feeder .extended_lut = "off";
defparam \Saida|output_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Saida|output_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N35
dffeas \Saida|output_reg[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Saida|output_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Controle|output_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Saida|output_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Saida|output_reg[4] .is_wysiwyg = "true";
defparam \Saida|output_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N14
dffeas \Saida|output_reg[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reg_inter_1[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|output_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Saida|output_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Saida|output_reg[5] .is_wysiwyg = "true";
defparam \Saida|output_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N41
dffeas \Saida|output_reg[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reg_inter_1[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|output_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Saida|output_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Saida|output_reg[6] .is_wysiwyg = "true";
defparam \Saida|output_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N43
dffeas \Saida|output_reg[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reg_inter_1[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Controle|output_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Saida|output_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Saida|output_reg[7] .is_wysiwyg = "true";
defparam \Saida|output_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N51
cyclonev_lcell_comb \HEX0_Driver|Mux6~0 (
// Equation(s):
// \HEX0_Driver|Mux6~0_combout  = ( reg_a[0] & ( reg_a[3] & ( !reg_a[2] $ (!reg_a[1]) ) ) ) # ( reg_a[0] & ( !reg_a[3] & ( (!reg_a[2] & !reg_a[1]) ) ) ) # ( !reg_a[0] & ( !reg_a[3] & ( (reg_a[2] & !reg_a[1]) ) ) )

	.dataa(gnd),
	.datab(!reg_a[2]),
	.datac(!reg_a[1]),
	.datad(gnd),
	.datae(!reg_a[0]),
	.dataf(!reg_a[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX0_Driver|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX0_Driver|Mux6~0 .extended_lut = "off";
defparam \HEX0_Driver|Mux6~0 .lut_mask = 64'h3030C0C000003C3C;
defparam \HEX0_Driver|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N45
cyclonev_lcell_comb \HEX0_Driver|Mux5~0 (
// Equation(s):
// \HEX0_Driver|Mux5~0_combout  = ( reg_a[3] & ( (!reg_a[0] & (reg_a[2])) # (reg_a[0] & ((reg_a[1]))) ) ) # ( !reg_a[3] & ( (reg_a[2] & (!reg_a[0] $ (!reg_a[1]))) ) )

	.dataa(!reg_a[2]),
	.datab(gnd),
	.datac(!reg_a[0]),
	.datad(!reg_a[1]),
	.datae(gnd),
	.dataf(!reg_a[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX0_Driver|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX0_Driver|Mux5~0 .extended_lut = "off";
defparam \HEX0_Driver|Mux5~0 .lut_mask = 64'h05500550505F505F;
defparam \HEX0_Driver|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N51
cyclonev_lcell_comb \HEX0_Driver|Mux4~0 (
// Equation(s):
// \HEX0_Driver|Mux4~0_combout  = ( reg_a[0] & ( (reg_a[3] & (reg_a[2] & reg_a[1])) ) ) # ( !reg_a[0] & ( (!reg_a[3] & (!reg_a[2] & reg_a[1])) # (reg_a[3] & (reg_a[2])) ) )

	.dataa(!reg_a[3]),
	.datab(gnd),
	.datac(!reg_a[2]),
	.datad(!reg_a[1]),
	.datae(gnd),
	.dataf(!reg_a[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX0_Driver|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX0_Driver|Mux4~0 .extended_lut = "off";
defparam \HEX0_Driver|Mux4~0 .lut_mask = 64'h05A505A500050005;
defparam \HEX0_Driver|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N27
cyclonev_lcell_comb \HEX0_Driver|Mux3~0 (
// Equation(s):
// \HEX0_Driver|Mux3~0_combout  = ( reg_a[0] & ( reg_a[3] & ( (reg_a[2] & reg_a[1]) ) ) ) # ( !reg_a[0] & ( reg_a[3] & ( (!reg_a[2] & reg_a[1]) ) ) ) # ( reg_a[0] & ( !reg_a[3] & ( !reg_a[2] $ (reg_a[1]) ) ) ) # ( !reg_a[0] & ( !reg_a[3] & ( (reg_a[2] & 
// !reg_a[1]) ) ) )

	.dataa(gnd),
	.datab(!reg_a[2]),
	.datac(!reg_a[1]),
	.datad(gnd),
	.datae(!reg_a[0]),
	.dataf(!reg_a[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX0_Driver|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX0_Driver|Mux3~0 .extended_lut = "off";
defparam \HEX0_Driver|Mux3~0 .lut_mask = 64'h3030C3C30C0C0303;
defparam \HEX0_Driver|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \HEX0_Driver|Mux2~0 (
// Equation(s):
// \HEX0_Driver|Mux2~0_combout  = ( reg_a[0] & ( (!reg_a[3]) # ((!reg_a[2] & !reg_a[1])) ) ) # ( !reg_a[0] & ( (reg_a[2] & (!reg_a[3] & !reg_a[1])) ) )

	.dataa(gnd),
	.datab(!reg_a[2]),
	.datac(!reg_a[3]),
	.datad(!reg_a[1]),
	.datae(gnd),
	.dataf(!reg_a[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX0_Driver|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX0_Driver|Mux2~0 .extended_lut = "off";
defparam \HEX0_Driver|Mux2~0 .lut_mask = 64'h30003000FCF0FCF0;
defparam \HEX0_Driver|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N39
cyclonev_lcell_comb \HEX0_Driver|Mux1~0 (
// Equation(s):
// \HEX0_Driver|Mux1~0_combout  = ( reg_a[3] & ( (reg_a[0] & (!reg_a[1] & reg_a[2])) ) ) # ( !reg_a[3] & ( (!reg_a[0] & (reg_a[1] & !reg_a[2])) # (reg_a[0] & ((!reg_a[2]) # (reg_a[1]))) ) )

	.dataa(!reg_a[0]),
	.datab(!reg_a[1]),
	.datac(!reg_a[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_a[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX0_Driver|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX0_Driver|Mux1~0 .extended_lut = "off";
defparam \HEX0_Driver|Mux1~0 .lut_mask = 64'h7171717104040404;
defparam \HEX0_Driver|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N57
cyclonev_lcell_comb \HEX0_Driver|Mux0~0 (
// Equation(s):
// \HEX0_Driver|Mux0~0_combout  = ( reg_a[3] & ( (!reg_a[2]) # ((reg_a[0]) # (reg_a[1])) ) ) # ( !reg_a[3] & ( (!reg_a[2] & (reg_a[1])) # (reg_a[2] & ((!reg_a[1]) # (!reg_a[0]))) ) )

	.dataa(!reg_a[2]),
	.datab(gnd),
	.datac(!reg_a[1]),
	.datad(!reg_a[0]),
	.datae(gnd),
	.dataf(!reg_a[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX0_Driver|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX0_Driver|Mux0~0 .extended_lut = "off";
defparam \HEX0_Driver|Mux0~0 .lut_mask = 64'h5F5A5F5AAFFFAFFF;
defparam \HEX0_Driver|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N18
cyclonev_lcell_comb \HEX1_Driver|Mux6~0 (
// Equation(s):
// \HEX1_Driver|Mux6~0_combout  = ( reg_b[0] & ( (!reg_b[3] & (!reg_b[1] & !reg_b[2])) # (reg_b[3] & (!reg_b[1] $ (!reg_b[2]))) ) ) # ( !reg_b[0] & ( (!reg_b[3] & (!reg_b[1] & reg_b[2])) ) )

	.dataa(!reg_b[3]),
	.datab(!reg_b[1]),
	.datac(!reg_b[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_b[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX1_Driver|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX1_Driver|Mux6~0 .extended_lut = "off";
defparam \HEX1_Driver|Mux6~0 .lut_mask = 64'h0808080894949494;
defparam \HEX1_Driver|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N42
cyclonev_lcell_comb \HEX1_Driver|Mux5~0 (
// Equation(s):
// \HEX1_Driver|Mux5~0_combout  = ( reg_b[0] & ( (!reg_b[1] & (!reg_b[3] & reg_b[2])) # (reg_b[1] & (reg_b[3])) ) ) # ( !reg_b[0] & ( (reg_b[2] & ((reg_b[3]) # (reg_b[1]))) ) )

	.dataa(gnd),
	.datab(!reg_b[1]),
	.datac(!reg_b[3]),
	.datad(!reg_b[2]),
	.datae(gnd),
	.dataf(!reg_b[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX1_Driver|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX1_Driver|Mux5~0 .extended_lut = "off";
defparam \HEX1_Driver|Mux5~0 .lut_mask = 64'h003F003F03C303C3;
defparam \HEX1_Driver|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \HEX1_Driver|Mux4~0 (
// Equation(s):
// \HEX1_Driver|Mux4~0_combout  = ( reg_b[1] & ( reg_b[3] & ( reg_b[2] ) ) ) # ( !reg_b[1] & ( reg_b[3] & ( (reg_b[2] & !reg_b[0]) ) ) ) # ( reg_b[1] & ( !reg_b[3] & ( (!reg_b[2] & !reg_b[0]) ) ) )

	.dataa(!reg_b[2]),
	.datab(gnd),
	.datac(!reg_b[0]),
	.datad(gnd),
	.datae(!reg_b[1]),
	.dataf(!reg_b[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX1_Driver|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX1_Driver|Mux4~0 .extended_lut = "off";
defparam \HEX1_Driver|Mux4~0 .lut_mask = 64'h0000A0A050505555;
defparam \HEX1_Driver|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N15
cyclonev_lcell_comb \HEX1_Driver|Mux3~0 (
// Equation(s):
// \HEX1_Driver|Mux3~0_combout  = ( reg_b[0] & ( (!reg_b[2] & (!reg_b[3] & !reg_b[1])) # (reg_b[2] & ((reg_b[1]))) ) ) # ( !reg_b[0] & ( (!reg_b[3] & (reg_b[2] & !reg_b[1])) # (reg_b[3] & (!reg_b[2] & reg_b[1])) ) )

	.dataa(!reg_b[3]),
	.datab(!reg_b[2]),
	.datac(!reg_b[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_b[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX1_Driver|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX1_Driver|Mux3~0 .extended_lut = "off";
defparam \HEX1_Driver|Mux3~0 .lut_mask = 64'h2424242483838383;
defparam \HEX1_Driver|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N12
cyclonev_lcell_comb \HEX1_Driver|Mux2~0 (
// Equation(s):
// \HEX1_Driver|Mux2~0_combout  = ( reg_b[0] & ( (!reg_b[3]) # ((!reg_b[2] & !reg_b[1])) ) ) # ( !reg_b[0] & ( (reg_b[2] & (!reg_b[3] & !reg_b[1])) ) )

	.dataa(gnd),
	.datab(!reg_b[2]),
	.datac(!reg_b[3]),
	.datad(!reg_b[1]),
	.datae(gnd),
	.dataf(!reg_b[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX1_Driver|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX1_Driver|Mux2~0 .extended_lut = "off";
defparam \HEX1_Driver|Mux2~0 .lut_mask = 64'h30003000FCF0FCF0;
defparam \HEX1_Driver|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N21
cyclonev_lcell_comb \HEX1_Driver|Mux1~0 (
// Equation(s):
// \HEX1_Driver|Mux1~0_combout  = ( reg_b[0] & ( !reg_b[3] $ (((!reg_b[1] & reg_b[2]))) ) ) # ( !reg_b[0] & ( (!reg_b[3] & (reg_b[1] & !reg_b[2])) ) )

	.dataa(!reg_b[3]),
	.datab(!reg_b[1]),
	.datac(!reg_b[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_b[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX1_Driver|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX1_Driver|Mux1~0 .extended_lut = "off";
defparam \HEX1_Driver|Mux1~0 .lut_mask = 64'h20202020A6A6A6A6;
defparam \HEX1_Driver|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \HEX1_Driver|Mux0~0 (
// Equation(s):
// \HEX1_Driver|Mux0~0_combout  = ( reg_b[3] & ( ((!reg_b[2]) # (reg_b[1])) # (reg_b[0]) ) ) # ( !reg_b[3] & ( (!reg_b[1] & ((reg_b[2]))) # (reg_b[1] & ((!reg_b[0]) # (!reg_b[2]))) ) )

	.dataa(gnd),
	.datab(!reg_b[0]),
	.datac(!reg_b[1]),
	.datad(!reg_b[2]),
	.datae(gnd),
	.dataf(!reg_b[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX1_Driver|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX1_Driver|Mux0~0 .extended_lut = "off";
defparam \HEX1_Driver|Mux0~0 .lut_mask = 64'h0FFC0FFCFF3FFF3F;
defparam \HEX1_Driver|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N51
cyclonev_lcell_comb \HEX2_Driver|Mux6~0 (
// Equation(s):
// \HEX2_Driver|Mux6~0_combout  = ( reg_r[2] & ( reg_r[0] & ( (!reg_r[1] & reg_r[3]) ) ) ) # ( !reg_r[2] & ( reg_r[0] & ( !reg_r[1] $ (reg_r[3]) ) ) ) # ( reg_r[2] & ( !reg_r[0] & ( (!reg_r[1] & !reg_r[3]) ) ) )

	.dataa(!reg_r[1]),
	.datab(gnd),
	.datac(!reg_r[3]),
	.datad(gnd),
	.datae(!reg_r[2]),
	.dataf(!reg_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX2_Driver|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX2_Driver|Mux6~0 .extended_lut = "off";
defparam \HEX2_Driver|Mux6~0 .lut_mask = 64'h0000A0A0A5A50A0A;
defparam \HEX2_Driver|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N42
cyclonev_lcell_comb \HEX2_Driver|Mux5~0 (
// Equation(s):
// \HEX2_Driver|Mux5~0_combout  = ( reg_r[0] & ( (!reg_r[3] & (!reg_r[1] & reg_r[2])) # (reg_r[3] & (reg_r[1])) ) ) # ( !reg_r[0] & ( (reg_r[2] & ((reg_r[1]) # (reg_r[3]))) ) )

	.dataa(gnd),
	.datab(!reg_r[3]),
	.datac(!reg_r[1]),
	.datad(!reg_r[2]),
	.datae(gnd),
	.dataf(!reg_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX2_Driver|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX2_Driver|Mux5~0 .extended_lut = "off";
defparam \HEX2_Driver|Mux5~0 .lut_mask = 64'h003F003F03C303C3;
defparam \HEX2_Driver|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N48
cyclonev_lcell_comb \HEX2_Driver|Mux4~0 (
// Equation(s):
// \HEX2_Driver|Mux4~0_combout  = ( reg_r[2] & ( reg_r[3] & ( (!reg_r[0]) # (reg_r[1]) ) ) ) # ( !reg_r[2] & ( !reg_r[3] & ( (reg_r[1] & !reg_r[0]) ) ) )

	.dataa(gnd),
	.datab(!reg_r[1]),
	.datac(!reg_r[0]),
	.datad(gnd),
	.datae(!reg_r[2]),
	.dataf(!reg_r[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX2_Driver|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX2_Driver|Mux4~0 .extended_lut = "off";
defparam \HEX2_Driver|Mux4~0 .lut_mask = 64'h303000000000F3F3;
defparam \HEX2_Driver|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \HEX2_Driver|Mux3~0 (
// Equation(s):
// \HEX2_Driver|Mux3~0_combout  = ( reg_r[0] & ( (!reg_r[1] & (!reg_r[3] & !reg_r[2])) # (reg_r[1] & ((reg_r[2]))) ) ) # ( !reg_r[0] & ( (!reg_r[1] & (!reg_r[3] & reg_r[2])) # (reg_r[1] & (reg_r[3] & !reg_r[2])) ) )

	.dataa(!reg_r[1]),
	.datab(gnd),
	.datac(!reg_r[3]),
	.datad(!reg_r[2]),
	.datae(gnd),
	.dataf(!reg_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX2_Driver|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX2_Driver|Mux3~0 .extended_lut = "off";
defparam \HEX2_Driver|Mux3~0 .lut_mask = 64'h05A005A0A055A055;
defparam \HEX2_Driver|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \HEX2_Driver|Mux2~0 (
// Equation(s):
// \HEX2_Driver|Mux2~0_combout  = ( reg_r[0] & ( (!reg_r[3]) # ((!reg_r[1] & !reg_r[2])) ) ) # ( !reg_r[0] & ( (!reg_r[1] & (!reg_r[3] & reg_r[2])) ) )

	.dataa(!reg_r[1]),
	.datab(!reg_r[3]),
	.datac(!reg_r[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reg_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX2_Driver|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX2_Driver|Mux2~0 .extended_lut = "off";
defparam \HEX2_Driver|Mux2~0 .lut_mask = 64'h08080808ECECECEC;
defparam \HEX2_Driver|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N15
cyclonev_lcell_comb \HEX2_Driver|Mux1~0 (
// Equation(s):
// \HEX2_Driver|Mux1~0_combout  = ( reg_r[0] & ( !reg_r[3] $ (((!reg_r[1] & reg_r[2]))) ) ) # ( !reg_r[0] & ( (reg_r[1] & (!reg_r[3] & !reg_r[2])) ) )

	.dataa(!reg_r[1]),
	.datab(!reg_r[3]),
	.datac(gnd),
	.datad(!reg_r[2]),
	.datae(gnd),
	.dataf(!reg_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX2_Driver|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX2_Driver|Mux1~0 .extended_lut = "off";
defparam \HEX2_Driver|Mux1~0 .lut_mask = 64'h44004400CC66CC66;
defparam \HEX2_Driver|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb \HEX2_Driver|Mux0~0 (
// Equation(s):
// \HEX2_Driver|Mux0~0_combout  = ( reg_r[0] & ( (!reg_r[1] $ (!reg_r[2])) # (reg_r[3]) ) ) # ( !reg_r[0] & ( (!reg_r[3] $ (!reg_r[2])) # (reg_r[1]) ) )

	.dataa(gnd),
	.datab(!reg_r[3]),
	.datac(!reg_r[1]),
	.datad(!reg_r[2]),
	.datae(gnd),
	.dataf(!reg_r[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX2_Driver|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX2_Driver|Mux0~0 .extended_lut = "off";
defparam \HEX2_Driver|Mux0~0 .lut_mask = 64'h3FCF3FCF3FF33FF3;
defparam \HEX2_Driver|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N51
cyclonev_lcell_comb \ULA|Mux14~3 (
// Equation(s):
// \ULA|Mux14~3_combout  = ( !\ULA|Mux14~2_combout  & ( (!\ULA|Add0~9_sumout ) # (!\ULA|Mux14~1_combout ) ) )

	.dataa(!\ULA|Add0~9_sumout ),
	.datab(!\ULA|Mux14~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux14~3 .extended_lut = "off";
defparam \ULA|Mux14~3 .lut_mask = 64'hEEEEEEEE00000000;
defparam \ULA|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N57
cyclonev_lcell_comb \ULA|Mux13~2 (
// Equation(s):
// \ULA|Mux13~2_combout  = ( \ULA|Mux14~1_combout  & ( (!\ULA|Mux13~1_combout  & !\ULA|Add0~13_sumout ) ) ) # ( !\ULA|Mux14~1_combout  & ( !\ULA|Mux13~1_combout  ) )

	.dataa(!\ULA|Mux13~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ULA|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\ULA|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux13~2 .extended_lut = "off";
defparam \ULA|Mux13~2 .lut_mask = 64'hAAAAAAAAAA00AA00;
defparam \ULA|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N36
cyclonev_lcell_comb \ULA|Mux16~1 (
// Equation(s):
// \ULA|Mux16~1_combout  = ( \ULA|Mux13~0_combout  & ( \ULA|Mux14~0_combout  & ( (!\ULA|Mux16~0_combout  & ((!reg_inter_2[0]) # (!reg_inter_1[0]))) ) ) ) # ( !\ULA|Mux13~0_combout  & ( \ULA|Mux14~0_combout  & ( (!\ULA|Add0~1_sumout  & !\ULA|Mux16~0_combout ) 
// ) ) ) # ( \ULA|Mux13~0_combout  & ( !\ULA|Mux14~0_combout  & ( !\ULA|Mux16~0_combout  ) ) ) # ( !\ULA|Mux13~0_combout  & ( !\ULA|Mux14~0_combout  & ( !\ULA|Mux16~0_combout  ) ) )

	.dataa(!\ULA|Add0~1_sumout ),
	.datab(!\ULA|Mux16~0_combout ),
	.datac(!reg_inter_2[0]),
	.datad(!reg_inter_1[0]),
	.datae(!\ULA|Mux13~0_combout ),
	.dataf(!\ULA|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux16~1 .extended_lut = "off";
defparam \ULA|Mux16~1 .lut_mask = 64'hCCCCCCCC8888CCC0;
defparam \ULA|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y3_N42
cyclonev_lcell_comb \ULA|Mux15~1 (
// Equation(s):
// \ULA|Mux15~1_combout  = ( \ULA|Mux13~0_combout  & ( reg_inter_1[1] & ( (!\ULA|Mux15~0_combout  & ((!\ULA|Mux14~0_combout ) # (!reg_inter_2[1]))) ) ) ) # ( !\ULA|Mux13~0_combout  & ( reg_inter_1[1] & ( (!\ULA|Mux15~0_combout  & ((!\ULA|Add0~5_sumout ) # 
// (!\ULA|Mux14~0_combout ))) ) ) ) # ( \ULA|Mux13~0_combout  & ( !reg_inter_1[1] & ( !\ULA|Mux15~0_combout  ) ) ) # ( !\ULA|Mux13~0_combout  & ( !reg_inter_1[1] & ( (!\ULA|Mux15~0_combout  & ((!\ULA|Add0~5_sumout ) # (!\ULA|Mux14~0_combout ))) ) ) )

	.dataa(!\ULA|Mux15~0_combout ),
	.datab(!\ULA|Add0~5_sumout ),
	.datac(!\ULA|Mux14~0_combout ),
	.datad(!reg_inter_2[1]),
	.datae(!\ULA|Mux13~0_combout ),
	.dataf(!reg_inter_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Mux15~1 .extended_lut = "off";
defparam \ULA|Mux15~1 .lut_mask = 64'hA8A8AAAAA8A8AAA0;
defparam \ULA|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N9
cyclonev_lcell_comb \HEX3_Driver|Mux6~0 (
// Equation(s):
// \HEX3_Driver|Mux6~0_combout  = ( \ULA|Mux15~1_combout  & ( (!\ULA|Mux14~3_combout  & (!\ULA|Mux13~2_combout  $ (\ULA|Mux16~1_combout ))) # (\ULA|Mux14~3_combout  & (\ULA|Mux13~2_combout  & !\ULA|Mux16~1_combout )) ) ) # ( !\ULA|Mux15~1_combout  & ( 
// (\ULA|Mux14~3_combout  & (!\ULA|Mux13~2_combout  & !\ULA|Mux16~1_combout )) ) )

	.dataa(!\ULA|Mux14~3_combout ),
	.datab(gnd),
	.datac(!\ULA|Mux13~2_combout ),
	.datad(!\ULA|Mux16~1_combout ),
	.datae(gnd),
	.dataf(!\ULA|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX3_Driver|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX3_Driver|Mux6~0 .extended_lut = "off";
defparam \HEX3_Driver|Mux6~0 .lut_mask = 64'h50005000A50AA50A;
defparam \HEX3_Driver|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \HEX3_Driver|Mux5~0 (
// Equation(s):
// \HEX3_Driver|Mux5~0_combout  = (!\ULA|Mux13~2_combout  & ((!\ULA|Mux16~1_combout  & ((!\ULA|Mux15~1_combout ))) # (\ULA|Mux16~1_combout  & (!\ULA|Mux14~3_combout )))) # (\ULA|Mux13~2_combout  & (!\ULA|Mux14~3_combout  & (!\ULA|Mux16~1_combout  $ 
// (!\ULA|Mux15~1_combout ))))

	.dataa(!\ULA|Mux14~3_combout ),
	.datab(!\ULA|Mux13~2_combout ),
	.datac(!\ULA|Mux16~1_combout ),
	.datad(!\ULA|Mux15~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX3_Driver|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX3_Driver|Mux5~0 .extended_lut = "off";
defparam \HEX3_Driver|Mux5~0 .lut_mask = 64'hCA28CA28CA28CA28;
defparam \HEX3_Driver|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N39
cyclonev_lcell_comb \HEX3_Driver|Mux4~0 (
// Equation(s):
// \HEX3_Driver|Mux4~0_combout  = (!\ULA|Mux14~3_combout  & (!\ULA|Mux13~2_combout  & ((!\ULA|Mux15~1_combout ) # (\ULA|Mux16~1_combout )))) # (\ULA|Mux14~3_combout  & (\ULA|Mux13~2_combout  & (!\ULA|Mux15~1_combout  & \ULA|Mux16~1_combout )))

	.dataa(!\ULA|Mux14~3_combout ),
	.datab(!\ULA|Mux13~2_combout ),
	.datac(!\ULA|Mux15~1_combout ),
	.datad(!\ULA|Mux16~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX3_Driver|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX3_Driver|Mux4~0 .extended_lut = "off";
defparam \HEX3_Driver|Mux4~0 .lut_mask = 64'h8098809880988098;
defparam \HEX3_Driver|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \HEX3_Driver|Mux3~0 (
// Equation(s):
// \HEX3_Driver|Mux3~0_combout  = (!\ULA|Mux15~1_combout  & ((!\ULA|Mux14~3_combout  & ((!\ULA|Mux16~1_combout ))) # (\ULA|Mux14~3_combout  & (!\ULA|Mux13~2_combout  & \ULA|Mux16~1_combout )))) # (\ULA|Mux15~1_combout  & (\ULA|Mux13~2_combout  & 
// (!\ULA|Mux14~3_combout  $ (!\ULA|Mux16~1_combout ))))

	.dataa(!\ULA|Mux14~3_combout ),
	.datab(!\ULA|Mux13~2_combout ),
	.datac(!\ULA|Mux16~1_combout ),
	.datad(!\ULA|Mux15~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX3_Driver|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX3_Driver|Mux3~0 .extended_lut = "off";
defparam \HEX3_Driver|Mux3~0 .lut_mask = 64'hA412A412A412A412;
defparam \HEX3_Driver|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N21
cyclonev_lcell_comb \HEX3_Driver|Mux2~0 (
// Equation(s):
// \HEX3_Driver|Mux2~0_combout  = (!\ULA|Mux15~1_combout  & (((\ULA|Mux13~2_combout  & !\ULA|Mux16~1_combout )))) # (\ULA|Mux15~1_combout  & ((!\ULA|Mux14~3_combout  & (\ULA|Mux13~2_combout )) # (\ULA|Mux14~3_combout  & ((!\ULA|Mux16~1_combout )))))

	.dataa(!\ULA|Mux14~3_combout ),
	.datab(!\ULA|Mux13~2_combout ),
	.datac(!\ULA|Mux15~1_combout ),
	.datad(!\ULA|Mux16~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX3_Driver|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX3_Driver|Mux2~0 .extended_lut = "off";
defparam \HEX3_Driver|Mux2~0 .lut_mask = 64'h3702370237023702;
defparam \HEX3_Driver|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \HEX3_Driver|Mux1~0 (
// Equation(s):
// \HEX3_Driver|Mux1~0_combout  = (!\ULA|Mux16~1_combout  & (!\ULA|Mux13~2_combout  $ (((!\ULA|Mux15~1_combout ) # (\ULA|Mux14~3_combout ))))) # (\ULA|Mux16~1_combout  & (\ULA|Mux13~2_combout  & (\ULA|Mux14~3_combout  & !\ULA|Mux15~1_combout )))

	.dataa(!\ULA|Mux16~1_combout ),
	.datab(!\ULA|Mux13~2_combout ),
	.datac(!\ULA|Mux14~3_combout ),
	.datad(!\ULA|Mux15~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX3_Driver|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX3_Driver|Mux1~0 .extended_lut = "off";
defparam \HEX3_Driver|Mux1~0 .lut_mask = 64'h2382238223822382;
defparam \HEX3_Driver|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N27
cyclonev_lcell_comb \HEX3_Driver|Mux0~0 (
// Equation(s):
// \HEX3_Driver|Mux0~0_combout  = ( \ULA|Mux14~3_combout  & ( (!\ULA|Mux13~2_combout ) # (!\ULA|Mux15~1_combout ) ) ) # ( !\ULA|Mux14~3_combout  & ( (!\ULA|Mux16~1_combout  & ((!\ULA|Mux13~2_combout ) # (\ULA|Mux15~1_combout ))) # (\ULA|Mux16~1_combout  & 
// ((!\ULA|Mux15~1_combout ) # (\ULA|Mux13~2_combout ))) ) )

	.dataa(!\ULA|Mux16~1_combout ),
	.datab(!\ULA|Mux13~2_combout ),
	.datac(!\ULA|Mux15~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX3_Driver|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX3_Driver|Mux0~0 .extended_lut = "off";
defparam \HEX3_Driver|Mux0~0 .lut_mask = 64'hDBDBDBDBFCFCFCFC;
defparam \HEX3_Driver|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N48
cyclonev_lcell_comb \HEX4_Driver|Mux6~0 (
// Equation(s):
// \HEX4_Driver|Mux6~0_combout  = ( reg_literal[2] & ( (!reg_literal[1] & (!reg_literal[3] $ (reg_literal[0]))) ) ) # ( !reg_literal[2] & ( (reg_literal[0] & (!reg_literal[3] $ (reg_literal[1]))) ) )

	.dataa(gnd),
	.datab(!reg_literal[3]),
	.datac(!reg_literal[0]),
	.datad(!reg_literal[1]),
	.datae(!reg_literal[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX4_Driver|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX4_Driver|Mux6~0 .extended_lut = "off";
defparam \HEX4_Driver|Mux6~0 .lut_mask = 64'h0C03C3000C03C300;
defparam \HEX4_Driver|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N57
cyclonev_lcell_comb \HEX4_Driver|Mux5~0 (
// Equation(s):
// \HEX4_Driver|Mux5~0_combout  = ( reg_literal[2] & ( (!reg_literal[0] & ((reg_literal[3]) # (reg_literal[1]))) # (reg_literal[0] & (!reg_literal[1] $ (reg_literal[3]))) ) ) # ( !reg_literal[2] & ( (reg_literal[0] & (reg_literal[1] & reg_literal[3])) ) )

	.dataa(!reg_literal[0]),
	.datab(!reg_literal[1]),
	.datac(!reg_literal[3]),
	.datad(gnd),
	.datae(!reg_literal[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX4_Driver|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX4_Driver|Mux5~0 .extended_lut = "off";
defparam \HEX4_Driver|Mux5~0 .lut_mask = 64'h01016B6B01016B6B;
defparam \HEX4_Driver|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N12
cyclonev_lcell_comb \HEX4_Driver|Mux4~0 (
// Equation(s):
// \HEX4_Driver|Mux4~0_combout  = ( reg_literal[2] & ( (reg_literal[3] & ((!reg_literal[0]) # (reg_literal[1]))) ) ) # ( !reg_literal[2] & ( (!reg_literal[3] & (!reg_literal[0] & reg_literal[1])) ) )

	.dataa(gnd),
	.datab(!reg_literal[3]),
	.datac(!reg_literal[0]),
	.datad(!reg_literal[1]),
	.datae(!reg_literal[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX4_Driver|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX4_Driver|Mux4~0 .extended_lut = "off";
defparam \HEX4_Driver|Mux4~0 .lut_mask = 64'h00C0303300C03033;
defparam \HEX4_Driver|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N33
cyclonev_lcell_comb \HEX4_Driver|Mux3~0 (
// Equation(s):
// \HEX4_Driver|Mux3~0_combout  = ( reg_literal[2] & ( (!reg_literal[0] & (!reg_literal[1] & !reg_literal[3])) # (reg_literal[0] & (reg_literal[1])) ) ) # ( !reg_literal[2] & ( (!reg_literal[0] & (reg_literal[1] & reg_literal[3])) # (reg_literal[0] & 
// (!reg_literal[1] & !reg_literal[3])) ) )

	.dataa(!reg_literal[0]),
	.datab(!reg_literal[1]),
	.datac(!reg_literal[3]),
	.datad(gnd),
	.datae(!reg_literal[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX4_Driver|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX4_Driver|Mux3~0 .extended_lut = "off";
defparam \HEX4_Driver|Mux3~0 .lut_mask = 64'h4242919142429191;
defparam \HEX4_Driver|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb \HEX4_Driver|Mux2~0 (
// Equation(s):
// \HEX4_Driver|Mux2~0_combout  = ( !reg_literal[3] & ( reg_literal[2] & ( (!reg_literal[1]) # (reg_literal[0]) ) ) ) # ( reg_literal[3] & ( !reg_literal[2] & ( (reg_literal[0] & !reg_literal[1]) ) ) ) # ( !reg_literal[3] & ( !reg_literal[2] & ( 
// reg_literal[0] ) ) )

	.dataa(!reg_literal[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!reg_literal[1]),
	.datae(!reg_literal[3]),
	.dataf(!reg_literal[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX4_Driver|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX4_Driver|Mux2~0 .extended_lut = "off";
defparam \HEX4_Driver|Mux2~0 .lut_mask = 64'h55555500FF550000;
defparam \HEX4_Driver|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N0
cyclonev_lcell_comb \HEX4_Driver|Mux1~0 (
// Equation(s):
// \HEX4_Driver|Mux1~0_combout  = ( reg_literal[3] & ( reg_literal[2] & ( (!reg_literal[1] & reg_literal[0]) ) ) ) # ( !reg_literal[3] & ( reg_literal[2] & ( (reg_literal[1] & reg_literal[0]) ) ) ) # ( !reg_literal[3] & ( !reg_literal[2] & ( (reg_literal[0]) 
// # (reg_literal[1]) ) ) )

	.dataa(!reg_literal[1]),
	.datab(gnd),
	.datac(!reg_literal[0]),
	.datad(gnd),
	.datae(!reg_literal[3]),
	.dataf(!reg_literal[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX4_Driver|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX4_Driver|Mux1~0 .extended_lut = "off";
defparam \HEX4_Driver|Mux1~0 .lut_mask = 64'h5F5F000005050A0A;
defparam \HEX4_Driver|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N36
cyclonev_lcell_comb \HEX4_Driver|Mux0~0 (
// Equation(s):
// \HEX4_Driver|Mux0~0_combout  = ( reg_literal[2] & ( (!reg_literal[3] & ((!reg_literal[0]) # (!reg_literal[1]))) # (reg_literal[3] & ((reg_literal[1]) # (reg_literal[0]))) ) ) # ( !reg_literal[2] & ( (reg_literal[1]) # (reg_literal[3]) ) )

	.dataa(gnd),
	.datab(!reg_literal[3]),
	.datac(!reg_literal[0]),
	.datad(!reg_literal[1]),
	.datae(!reg_literal[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX4_Driver|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX4_Driver|Mux0~0 .extended_lut = "off";
defparam \HEX4_Driver|Mux0~0 .lut_mask = 64'h33FFCFF333FFCFF3;
defparam \HEX4_Driver|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N3
cyclonev_lcell_comb \HEX5_Driver|Mux6~0 (
// Equation(s):
// \HEX5_Driver|Mux6~0_combout  = ( \PC|pc [3] & ( \PC|pc [2] & ( (\PC|pc [0] & !\PC|pc [1]) ) ) ) # ( !\PC|pc [3] & ( \PC|pc [2] & ( (!\PC|pc [0] & !\PC|pc [1]) ) ) ) # ( \PC|pc [3] & ( !\PC|pc [2] & ( (\PC|pc [0] & \PC|pc [1]) ) ) ) # ( !\PC|pc [3] & ( 
// !\PC|pc [2] & ( (\PC|pc [0] & !\PC|pc [1]) ) ) )

	.dataa(!\PC|pc [0]),
	.datab(gnd),
	.datac(!\PC|pc [1]),
	.datad(gnd),
	.datae(!\PC|pc [3]),
	.dataf(!\PC|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX5_Driver|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX5_Driver|Mux6~0 .extended_lut = "off";
defparam \HEX5_Driver|Mux6~0 .lut_mask = 64'h50500505A0A05050;
defparam \HEX5_Driver|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N12
cyclonev_lcell_comb \HEX5_Driver|Mux5~0 (
// Equation(s):
// \HEX5_Driver|Mux5~0_combout  = ( \PC|pc [2] & ( (!\PC|pc [0] & ((\PC|pc [1]) # (\PC|pc [3]))) # (\PC|pc [0] & (!\PC|pc [3] $ (\PC|pc [1]))) ) ) # ( !\PC|pc [2] & ( (\PC|pc [0] & (\PC|pc [3] & \PC|pc [1])) ) )

	.dataa(!\PC|pc [0]),
	.datab(!\PC|pc [3]),
	.datac(gnd),
	.datad(!\PC|pc [1]),
	.datae(gnd),
	.dataf(!\PC|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX5_Driver|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX5_Driver|Mux5~0 .extended_lut = "off";
defparam \HEX5_Driver|Mux5~0 .lut_mask = 64'h0011001166BB66BB;
defparam \HEX5_Driver|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N18
cyclonev_lcell_comb \HEX5_Driver|Mux4~0 (
// Equation(s):
// \HEX5_Driver|Mux4~0_combout  = ( \PC|pc [2] & ( (\PC|pc [3] & ((!\PC|pc [0]) # (\PC|pc [1]))) ) ) # ( !\PC|pc [2] & ( (!\PC|pc [3] & (!\PC|pc [0] & \PC|pc [1])) ) )

	.dataa(gnd),
	.datab(!\PC|pc [3]),
	.datac(!\PC|pc [0]),
	.datad(!\PC|pc [1]),
	.datae(gnd),
	.dataf(!\PC|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX5_Driver|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX5_Driver|Mux4~0 .extended_lut = "off";
defparam \HEX5_Driver|Mux4~0 .lut_mask = 64'h00C000C030333033;
defparam \HEX5_Driver|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N6
cyclonev_lcell_comb \HEX5_Driver|Mux3~0 (
// Equation(s):
// \HEX5_Driver|Mux3~0_combout  = ( \PC|pc [2] & ( (!\PC|pc [0] & (!\PC|pc [3] & !\PC|pc [1])) # (\PC|pc [0] & ((\PC|pc [1]))) ) ) # ( !\PC|pc [2] & ( (!\PC|pc [0] & (\PC|pc [3] & \PC|pc [1])) # (\PC|pc [0] & (!\PC|pc [3] & !\PC|pc [1])) ) )

	.dataa(!\PC|pc [0]),
	.datab(!\PC|pc [3]),
	.datac(gnd),
	.datad(!\PC|pc [1]),
	.datae(gnd),
	.dataf(!\PC|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX5_Driver|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX5_Driver|Mux3~0 .extended_lut = "off";
defparam \HEX5_Driver|Mux3~0 .lut_mask = 64'h4422442288558855;
defparam \HEX5_Driver|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N15
cyclonev_lcell_comb \HEX5_Driver|Mux2~0 (
// Equation(s):
// \HEX5_Driver|Mux2~0_combout  = ( \PC|pc [2] & ( (!\PC|pc [3] & ((!\PC|pc [1]) # (\PC|pc [0]))) ) ) # ( !\PC|pc [2] & ( (\PC|pc [0] & ((!\PC|pc [3]) # (!\PC|pc [1]))) ) )

	.dataa(!\PC|pc [0]),
	.datab(gnd),
	.datac(!\PC|pc [3]),
	.datad(!\PC|pc [1]),
	.datae(gnd),
	.dataf(!\PC|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX5_Driver|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX5_Driver|Mux2~0 .extended_lut = "off";
defparam \HEX5_Driver|Mux2~0 .lut_mask = 64'h55505550F050F050;
defparam \HEX5_Driver|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N54
cyclonev_lcell_comb \HEX5_Driver|Mux1~0 (
// Equation(s):
// \HEX5_Driver|Mux1~0_combout  = ( \PC|pc [2] & ( (\PC|pc [0] & (!\PC|pc [1] $ (!\PC|pc [3]))) ) ) # ( !\PC|pc [2] & ( (!\PC|pc [3] & ((\PC|pc [0]) # (\PC|pc [1]))) ) )

	.dataa(gnd),
	.datab(!\PC|pc [1]),
	.datac(!\PC|pc [0]),
	.datad(!\PC|pc [3]),
	.datae(gnd),
	.dataf(!\PC|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX5_Driver|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX5_Driver|Mux1~0 .extended_lut = "off";
defparam \HEX5_Driver|Mux1~0 .lut_mask = 64'h3F003F00030C030C;
defparam \HEX5_Driver|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N9
cyclonev_lcell_comb \HEX5_Driver|Mux0~0 (
// Equation(s):
// \HEX5_Driver|Mux0~0_combout  = ( \PC|pc [2] & ( (!\PC|pc [0] & ((!\PC|pc [3]) # (\PC|pc [1]))) # (\PC|pc [0] & ((!\PC|pc [1]) # (\PC|pc [3]))) ) ) # ( !\PC|pc [2] & ( (\PC|pc [1]) # (\PC|pc [3]) ) )

	.dataa(!\PC|pc [0]),
	.datab(gnd),
	.datac(!\PC|pc [3]),
	.datad(!\PC|pc [1]),
	.datae(gnd),
	.dataf(!\PC|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX5_Driver|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX5_Driver|Mux0~0 .extended_lut = "off";
defparam \HEX5_Driver|Mux0~0 .lut_mask = 64'h0FFF0FFFF5AFF5AF;
defparam \HEX5_Driver|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y23_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
