#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Dec 30 10:48:38 2023
# Process ID: 19296
# Current directory: E:/DATKLL/traffic_light/traffic_light.runs/synth_1
# Command line: vivado.exe -log manager.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source manager.tcl
# Log file: E:/DATKLL/traffic_light/traffic_light.runs/synth_1/manager.vds
# Journal file: E:/DATKLL/traffic_light/traffic_light.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source manager.tcl -notrace
Command: synth_design -top manager -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 368.457 ; gain = 99.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'manager' [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/manager.v:23]
	Parameter AUTO bound to: 1'b0 
	Parameter MANUAL bound to: 1'b1 
	Parameter RED_GREEN bound to: 2'b00 
	Parameter RED_YELLOW bound to: 2'b01 
	Parameter GREEN_RED bound to: 2'b10 
	Parameter YELLOW_RED bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'auto_mode' [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/auto_mode.v:23]
	Parameter RED bound to: 2'b01 
	Parameter YELLOW bound to: 2'b10 
	Parameter GREEN bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'auto_single' [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/auto_single.v:23]
	Parameter INIT bound to: 2'b00 
	Parameter RED bound to: 2'b01 
	Parameter YELLOW bound to: 2'b10 
	Parameter GREEN bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/auto_single.v:47]
INFO: [Synth 8-6155] done synthesizing module 'auto_single' (1#1) [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/auto_single.v:23]
INFO: [Synth 8-6155] done synthesizing module 'auto_mode' (2#1) [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/auto_mode.v:23]
INFO: [Synth 8-6157] synthesizing module 'manual_mode' [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/manual_mode.v:23]
	Parameter RED bound to: 2'b01 
	Parameter YELLOW bound to: 2'b10 
	Parameter GREEN bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'manual_single' [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/manual_single.v:23]
INFO: [Synth 8-6155] done synthesizing module 'manual_single' (3#1) [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/manual_single.v:23]
INFO: [Synth 8-6155] done synthesizing module 'manual_mode' (4#1) [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/manual_mode.v:23]
INFO: [Synth 8-6157] synthesizing module 'display7seg' [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/display7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display7seg' (5#1) [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/display7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'manager' (6#1) [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/manager.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 422.535 ; gain = 153.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 422.535 ; gain = 153.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 422.535 ; gain = 153.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/DATKLL/traffic_light/traffic_light.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [E:/DATKLL/traffic_light/traffic_light.srcs/constrs_1/imports/digilent-xdc-master/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 775.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 775.328 ; gain = 505.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 775.328 ; gain = 505.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 775.328 ; gain = 505.891
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/auto_single.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/DATKLL/traffic_light/traffic_light.srcs/sources_1/imports/new/auto_single.v:42]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'manual_state_reg' in module 'manager'
INFO: [Synth 8-5544] ROM "manual_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RED_GREEN |                             0001 |                               00
              RED_YELLOW |                             0010 |                               01
               GREEN_RED |                             0100 |                               10
              YELLOW_RED |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'manual_state_reg' using encoding 'one-hot' in module 'manager'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 775.328 ; gain = 505.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 8     
+---Registers : 
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 6     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module manager 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module auto_single 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
Module manual_single 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
Module manual_mode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 6     
	   3 Input      7 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "traffic_1/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "traffic_1/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "traffic_2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "traffic_2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "auto/traffic_1/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "auto/traffic_1/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "auto/traffic_2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "auto/traffic_2/state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 775.328 ; gain = 505.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 779.203 ; gain = 509.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 779.352 ; gain = 509.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 798.574 ; gain = 529.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 798.574 ; gain = 529.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 798.574 ; gain = 529.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 798.574 ; gain = 529.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 798.574 ; gain = 529.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 798.574 ; gain = 529.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 798.574 ; gain = 529.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |    26|
|5     |LUT3   |    39|
|6     |LUT4   |     8|
|7     |LUT5   |    38|
|8     |LUT6   |   122|
|9     |FDCE   |    14|
|10    |FDRE   |    18|
|11    |FD_1   |     4|
|12    |IBUF   |     5|
|13    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   309|
|2     |  auto               |auto_mode       |   120|
|3     |    traffic_1        |auto_single     |    59|
|4     |    traffic_2        |auto_single_1   |    61|
|5     |  manual             |manual_mode     |   156|
|6     |    manual_traffic_1 |manual_single   |    84|
|7     |    manual_traffic_2 |manual_single_0 |    72|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 798.574 ; gain = 529.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 798.574 ; gain = 176.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 798.574 ; gain = 529.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  FD_1 => FDRE (inverted pins: C): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 800.973 ; gain = 543.480
INFO: [Common 17-1381] The checkpoint 'E:/DATKLL/traffic_light/traffic_light.runs/synth_1/manager.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file manager_utilization_synth.rpt -pb manager_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 800.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 10:49:18 2023...
