library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity full_adder is
    Port ( A : in  STD_LOGIC_VECTOR (2 downto 0);
           S : out  STD_LOGIC;
           C : out  STD_LOGIC);
end full_adder;

architecture Behavioral of full_adder is

begin
S<=A(0) XOR A(1) XOR A(2);
C<=(A(0) AND A(1)) OR (A(2) AND (A(0) XOR A(1)));

end Behavioral;
