<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln17_fu_186_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17" VARIABLE="icmp_ln17" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_1_fu_219_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17" VARIABLE="add_ln17_1" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_7ns_7ns_9ns_17_4_1_U1" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17" VARIABLE="add_ln17" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_2_fu_231_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17" VARIABLE="add_ln17_2" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="am_addmul_7ns_7ns_9ns_17_4_1_U1" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19" VARIABLE="zext_ln19_1" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_7ns_7ns_9ns_17_4_1_U1" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:19" VARIABLE="mul_ln19" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_urem13_fu_203_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17" VARIABLE="next_urem13" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_fu_254_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17" VARIABLE="empty" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="idx_urem14_fu_259_p3" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:17" VARIABLE="idx_urem14" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_209_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20" VARIABLE="next_urem" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_11_fu_266_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20" VARIABLE="empty_11" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="idx_urem_fu_271_p3" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:20" VARIABLE="idx_urem" MODULE="main_Pipeline_VITIS_LOOP_17_1" LOOP="VITIS_LOOP_17_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_190_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15" VARIABLE="icmp_ln15" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_2_fu_196_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15" VARIABLE="add_ln15_2" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln14_fu_205_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14" VARIABLE="icmp_ln14" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_fu_211_p3" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:13" VARIABLE="select_ln13" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_3_fu_239_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15" VARIABLE="add_ln15_3" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_fu_245_p3" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm.cpp:15" VARIABLE="select_ln15" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_7ns_7ns_9ns_17_4_1_U13" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13" VARIABLE="add_ln13" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_9ns_15_3_1_U7" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13" VARIABLE="mul_ln13" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="10" OPTYPE="urem" PRAGMA="" RTLNAME="urem_7ns_3ns_2_11_1_U8" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:13" VARIABLE="urem_ln13" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U12" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15" VARIABLE="mul_ln15" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_14_4_1_U12" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15" VARIABLE="add_ln15" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U9" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15" VARIABLE="tmp" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_32s_32_5_1_U10" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15" VARIABLE="mul_ln15_1" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="am_addmul_7ns_7ns_9ns_17_4_1_U13" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15" VARIABLE="zext_ln15_3" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_7ns_7ns_9ns_17_4_1_U13" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15" VARIABLE="mul_ln15_2" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U11" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15" VARIABLE="tmp_1" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_361_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:15" VARIABLE="add_ln15_1" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_264_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/g.cpp:14" VARIABLE="add_ln14" MODULE="main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_15_1_VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data1_U" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14" VARIABLE="data1" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 200 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_189_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32" VARIABLE="icmp_ln32" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_258_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32" VARIABLE="add_ln32" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_204_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32" VARIABLE="add_ln32_1" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_1_fu_263_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32" VARIABLE="icmp_ln32_1" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_fu_268_p3" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32" VARIABLE="select_ln32" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_2_fu_210_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:32" VARIABLE="add_ln32_2" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_3_fu_237_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33" VARIABLE="add_ln33_3" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_243_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33" VARIABLE="add_ln33" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="auto" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U24" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33" VARIABLE="tmp_2" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_32s_32_5_1_U25" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33" VARIABLE="mul_ln33" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_303_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33" VARIABLE="add_ln33_1" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_2_fu_325_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:33" VARIABLE="add_ln33_2" MODULE="main_Pipeline_VITIS_LOOP_32_4" LOOP="VITIS_LOOP_32_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="data_U" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14" VARIABLE="data" MODULE="main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 67 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="data_1_U" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14" VARIABLE="data_1" MODULE="main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 67 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="data_2_U" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14" VARIABLE="data_2" MODULE="main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 67 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="az_U" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:14" VARIABLE="az" MODULE="main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="3 100 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_109_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29" VARIABLE="icmp_ln29" MODULE="main" LOOP="VITIS_LOOP_29_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_115_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:29" VARIABLE="add_ln29" MODULE="main" LOOP="VITIS_LOOP_29_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln31_fu_126_p2" SOURCE="benchmarks/jianyicheng/sparseMatrixPower/src/smm_tb.cpp:31" VARIABLE="icmp_ln31" MODULE="main" LOOP="VITIS_LOOP_29_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w_U" SOURCE="" VARIABLE="w" MODULE="main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="4 10000 1"/>
</BindInfo>
