Generated Registers
===================

Register demo
-------------

.. reggen:: regdemo


DDR3 control
------------

.. reggen:: ddr_ctrl


RISC-V timer
------------

.. reggen:: rv_timer