<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Muxb_1_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>dut_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.2080</total_area>
		<comb_area>8.2080</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>dut_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>64</reg_bits>
		<reg_count>8</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>64</count>
			<total_area>350.2080</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>353.6280</total_area>
		<comb_area>3.4200</comb_area>
		<seq_area>350.2080</seq_area>
		<total_bits>64</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>2</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Muxb_1_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.1066</delay>
			<module_name>dut_Xor_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>2.7360</unit_area>
			<comb_area>2.7360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2.7360</total_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>dut_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.6840</total_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<loop>
		<thread>thread1</thread>
		<id>22</id>
		<cycle>
			<cycle_id>18</cycle_id>
			<start_cycle>0</start_cycle>
			<extra_cycle/>
		</cycle>
	</loop>
	<cycle>
		<cycle_id>19</cycle_id>
		<start_cycle>0</start_cycle>
		<empty/>
	</cycle>
	<loop>
		<thread>thread1</thread>
		<id>22</id>
		<cycle>
			<cycle_id>20</cycle_id>
			<start_cycle>0</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>21</cycle_id>
			<start_cycle>1</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>22</cycle_id>
			<start_cycle>2</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>23</cycle_id>
			<start_cycle>3</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>24</cycle_id>
			<start_cycle>4</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>25</cycle_id>
			<start_cycle>5</start_cycle>
			<empty/>
		</cycle>
		<cycle>
			<cycle_id>26</cycle_id>
			<start_cycle>6</start_cycle>
			<empty/>
		</cycle>
	</loop>
	<reg_ops>
		<thread>thread1</thread>
	</reg_ops>
	<thread>
		<name>thread1</name>
		<resource>
			<latency>0</latency>
			<delay>2.9970</delay>
			<module_name>dut_Mul_33Ux32U_64U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>5675.8320</unit_area>
			<comb_area>5675.8320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5675.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>2.0726</delay>
			<module_name>dut_Mul_32Ux9U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>*</label>
			<unit_area>1269.1620</unit_area>
			<comb_area>1269.1620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>3807.4860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>8.7519</setup_time>
			<delay>8.9053</delay>
			<module_name>dut_Div_64Ux2U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>/</label>
			<unit_area>1421.6940</unit_area>
			<comb_area>1153.9080</comb_area>
			<seq_area>267.7860</seq_area>
			<reg_bits>36</reg_bits>
			<total_area>1421.6940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.5019</delay>
			<module_name>dut_Mul_8Ux8U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>*</label>
			<unit_area>443.2320</unit_area>
			<comb_area>443.2320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1329.6960</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.7234</delay>
			<module_name>dut_Mul_20Ux9U_29U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>1016.7660</unit_area>
			<comb_area>1016.7660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1016.7660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.6679</delay>
			<module_name>dut_Mul_10Ux10U_20U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>665.5320</unit_area>
			<comb_area>665.5320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>665.5320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.5801</delay>
			<module_name>dut_Add_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>269.8380</unit_area>
			<comb_area>269.8380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>269.8380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6417</delay>
			<module_name>dut_Add_8Ux8U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>+</label>
			<unit_area>56.0880</unit_area>
			<comb_area>56.0880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>224.3520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.6123</delay>
			<module_name>dut_Add_32Ux17U_33U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>207.9360</unit_area>
			<comb_area>207.9360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>207.9360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.6405</delay>
			<module_name>dut_Add_32Ux16U_33U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>197.6760</unit_area>
			<comb_area>197.6760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>197.6760</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>8</count>
			<label>MUX(2)</label>
			<unit_area>19.1520</unit_area>
			<comb_area>19.1520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>153.2160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9669</delay>
			<module_name>dut_Add_16Ux16U_17U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>134.0640</unit_area>
			<comb_area>134.0640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>134.0640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6732</delay>
			<module_name>dut_Add_9Ux8U_10U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>59.8500</unit_area>
			<comb_area>59.8500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>119.7000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>267</reg_bits>
		<reg_count>25</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>267</count>
			<total_area>1461.0240</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>25.7552</mux_area>
		<control_area>0.0000</control_area>
		<total_area>16710.5672</total_area>
		<comb_area>14981.7572</comb_area>
		<seq_area>1728.8100</seq_area>
		<total_bits>303</total_bits>
		<state_count>17</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>thread1</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>19</cycle_id>
			</value>
			<state_reg>
				<name>cycle6_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>3</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>26</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>cycle5_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>17</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>25</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>cycle4_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>16</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>24</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>cycle3_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>15</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>23</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>cycle2_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>14</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>22</cycle_id>
				</value>
			</state_reg>
			<state_reg>
				<name>cycle1_state</name>
				<value>
					<encoded>0</encoded>
					<cycle_id>2</cycle_id>
				</value>
				<value>
					<encoded>1</encoded>
					<cycle_id>21</cycle_id>
				</value>
			</state_reg>
		</state_reg>
	</state_encoding>
	<resource>
		<latency>0</latency>
		<delay>2.9970</delay>
		<module_name>dut_Mul_33Ux32U_64U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>5675.8320</unit_area>
		<comb_area>5675.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5675.8320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>2.0726</delay>
		<module_name>dut_Mul_32Ux9U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>1269.1620</unit_area>
		<comb_area>1269.1620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>3807.4860</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>8.7519</setup_time>
		<delay>8.9053</delay>
		<module_name>dut_Div_64Ux2U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<label>/</label>
		<unit_area>1421.6940</unit_area>
		<comb_area>1153.9080</comb_area>
		<seq_area>267.7860</seq_area>
		<reg_bits>36</reg_bits>
		<total_area>1421.6940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.5019</delay>
		<module_name>dut_Mul_8Ux8U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>443.2320</unit_area>
		<comb_area>443.2320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1329.6960</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.7234</delay>
		<module_name>dut_Mul_20Ux9U_29U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>1016.7660</unit_area>
		<comb_area>1016.7660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1016.7660</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.6679</delay>
		<module_name>dut_Mul_10Ux10U_20U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>665.5320</unit_area>
		<comb_area>665.5320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>665.5320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.5801</delay>
		<module_name>dut_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>269.8380</unit_area>
		<comb_area>269.8380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>269.8380</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6417</delay>
		<module_name>dut_Add_8Ux8U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>56.0880</unit_area>
		<comb_area>56.0880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>224.3520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.6123</delay>
		<module_name>dut_Add_32Ux17U_33U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>207.9360</unit_area>
		<comb_area>207.9360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>207.9360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.6405</delay>
		<module_name>dut_Add_32Ux16U_33U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>197.6760</unit_area>
		<comb_area>197.6760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>197.6760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Mux_8_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>8</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>19.1520</unit_area>
		<comb_area>19.1520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>153.2160</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9669</delay>
		<module_name>dut_Add_16Ux16U_17U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>134.0640</unit_area>
		<comb_area>134.0640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>134.0640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6732</delay>
		<module_name>dut_Add_9Ux8U_10U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>59.8500</unit_area>
		<comb_area>59.8500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>119.7000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>dut_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>dut_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>dut_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>dut_Xor_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Muxb_1_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>300</reg_bits>
	<reg_count>34</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>300</count>
		<total_area>2244.2040</total_area>
		<unit_area>7.4807</unit_area>
		<comb_area>0.0319</comb_area>
		<seq_area>7.4488</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>64.7726</mux_area>
	<control_area>43.0920</control_area>
	<total_area>17597.4026</total_area>
	<comb_area>15094.9886</comb_area>
	<seq_area>2502.4140</seq_area>
	<total_bits>336</total_bits>
	<state_count>39</state_count>
	<netlist>
		<module_name>dut</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>701</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>702</source_loc>
		</port>
		<source_loc>
			<id>6044</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>705,6023</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>din_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>6044</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>6917</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5965,5964,706,5949,6013,6407</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6917</source_loc>
		</port>
		<source_loc>
			<id>4928</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2612,2957,499</sub_loc>
		</source_loc>
		<source_loc>
			<id>5217</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4928,12069</sub_loc>
		</source_loc>
		<source_loc>
			<id>6866</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5217,14902,6229,6581</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_a</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6866</source_loc>
		</port>
		<source_loc>
			<id>4929</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2612,2957,500</sub_loc>
		</source_loc>
		<source_loc>
			<id>5219</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4929,12072</sub_loc>
		</source_loc>
		<source_loc>
			<id>6870</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5219,14901,6230,6582</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_b</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6870</source_loc>
		</port>
		<source_loc>
			<id>4930</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2612,2957,501</sub_loc>
		</source_loc>
		<source_loc>
			<id>5221</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4930,12075</sub_loc>
		</source_loc>
		<source_loc>
			<id>6882</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5221,14900,6231,6584</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_c</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6882</source_loc>
		</port>
		<source_loc>
			<id>4931</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2612,2957,502</sub_loc>
		</source_loc>
		<source_loc>
			<id>5223</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4931,12078</sub_loc>
		</source_loc>
		<source_loc>
			<id>6874</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5223,14899,6232,6586</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6874</source_loc>
		</port>
		<source_loc>
			<id>4932</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2612,2957,503</sub_loc>
		</source_loc>
		<source_loc>
			<id>5225</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4932,12081</sub_loc>
		</source_loc>
		<source_loc>
			<id>6878</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5225,14898,6233,6587</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_e</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6878</source_loc>
		</port>
		<source_loc>
			<id>4933</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2612,2957,504</sub_loc>
		</source_loc>
		<source_loc>
			<id>5232</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4933,12084</sub_loc>
		</source_loc>
		<source_loc>
			<id>6886</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5232,14897,6234,6590</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_f</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6886</source_loc>
		</port>
		<source_loc>
			<id>4934</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2612,2957,505</sub_loc>
		</source_loc>
		<source_loc>
			<id>5227</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4934,12087</sub_loc>
		</source_loc>
		<source_loc>
			<id>6890</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5227,14896,6235,6591</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_g</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6890</source_loc>
		</port>
		<source_loc>
			<id>4935</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2612,2957,506</sub_loc>
		</source_loc>
		<source_loc>
			<id>5229</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4935,12090</sub_loc>
		</source_loc>
		<source_loc>
			<id>6894</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5229,14895,6236,6594</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>din_data_h</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6894</source_loc>
		</port>
		<source_loc>
			<id>6471</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>708,6465</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dout_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>6471</source_loc>
		</port>
		<source_loc>
			<id>6937</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7835,709,6445,6463</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dout_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>6937</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>6664</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6646,6665</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dout_data</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6664</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</port>
		<source_loc>
			<id>5985</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15041,5982,5984</sub_loc>
		</source_loc>
		<source_loc>
			<id>5987</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5985,5988,5989,6427</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>5987</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
		</signal>
		<source_loc>
			<id>6432</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15024,6429,6443,6428</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Xor_1Ux1U_1U_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6432</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6448</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15025,6442,6478,6480</sub_loc>
		</source_loc>
		<source_loc>
			<id>6481</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6448,6482,6483</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6481</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
		</signal>
		<signal>
			<name>dut_Or_1Ux1U_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6444</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_12_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6379</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6226</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Not_1U_1U_4_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6225</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6227</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Muxb_1_2_1_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5950</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6042</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14953,6024,6222,6377,10538,6021</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Or_1Ux1U_1U_4_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6042</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_And_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6020</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Not_1U_1U_4_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6019</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6912</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10505,10525,6017</sub_loc>
		</source_loc>
		<signal>
			<name>dut_And_1Ux1U_1U_4_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6912</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6016</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6915</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15369,14998,5945,5946,5951,5959,5960,6015</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6915</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
		</signal>
		<source_loc>
			<id>6043</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>15000,6022,6406,6018</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Or_1Ux1U_1U_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6043</source_loc>
			<async/>
		</signal>
		<signal>
			<name>cycle4_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2608</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>cycle3_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2608</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>cycle2_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2608</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>cycle6_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2608</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6472</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14983,6467,6479,6649,6466</sub_loc>
		</source_loc>
		<signal>
			<name>dut_And_1Ux1U_1U_4_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6472</source_loc>
			<async/>
		</signal>
		<signal>
			<name>rdy_5</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>vld_5</name>
			<datatype W="1">sc_uint</datatype>
			<area>5.4720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
		</signal>
		<signal>
			<name>rdy_4</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>vld_4</name>
			<datatype W="1">sc_uint</datatype>
			<area>5.4720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
		</signal>
		<signal>
			<name>en_3</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>rdy_3</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>vld_3</name>
			<datatype W="1">sc_uint</datatype>
			<area>5.4720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
		</signal>
		<source_loc>
			<id>6045</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14952,6026,6576,6025</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Not_1U_1U_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6045</source_loc>
			<async/>
		</signal>
		<signal>
			<name>rdy_2</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>vld_2</name>
			<datatype W="1">sc_uint</datatype>
			<area>5.4720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
		</signal>
		<signal>
			<name>iostall_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6680</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>rdy_1</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>vld_1</name>
			<datatype W="1">sc_uint</datatype>
			<area>5.4720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
		</signal>
		<signal>
			<name>rdy_0</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>vld_0</name>
			<datatype W="1">sc_uint</datatype>
			<area>5.4720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
		</signal>
		<signal>
			<name>en_4</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>en_2</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>dut_Mul_33Ux32U_64U_4_45_out1</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>6673</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_32Ux32U_32U_4_44_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6638</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_32Ux9U_32U_4_43_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6634</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_32Ux16U_33U_4_42_out1</name>
			<datatype W="33">sc_uint</datatype>
			<source_loc>6640</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_8Ux8U_9U_4_38_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6630</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_32Ux9U_32U_4_36_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6626</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_16Ux16U_17U_4_35_out1</name>
			<datatype W="17">sc_uint</datatype>
			<source_loc>6625</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_8Ux8U_16U_4_34_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>6624</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_8Ux8U_16U_4_33_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>6623</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6845</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14803,14796,6622</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Mul_20Ux9U_29U_4_32_out1</name>
			<datatype W="29">sc_uint</datatype>
			<source_loc>6845</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Mul_10Ux10U_20U_4_31_out1</name>
			<datatype W="20">sc_uint</datatype>
			<source_loc>6621</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_8Ux8U_9U_4_30_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6620</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_9Ux8U_10U_4_29_out1</name>
			<datatype W="10">sc_uint</datatype>
			<source_loc>6619</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Add_9Ux8U_10U_4_28_out1</name>
			<datatype W="10">sc_uint</datatype>
			<source_loc>6618</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2101</id>
			<loc_kind>DECL</loc_kind>
			<label>input</label>
			<file_id>1</file_id>
			<line>53</line>
			<col>11</col>
		</source_loc>
		<source_loc>
			<id>4926</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2101,506</sub_loc>
		</source_loc>
		<source_loc>
			<id>2172</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>63</line>
			<col>43</col>
		</source_loc>
		<source_loc>
			<id>5243</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4926,2172</sub_loc>
		</source_loc>
		<source_loc>
			<id>2139</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>57</line>
			<col>23</col>
		</source_loc>
		<source_loc>
			<id>5230</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4926,2139</sub_loc>
		</source_loc>
		<source_loc>
			<id>6860</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5243,5230,6614</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_27_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6860</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6324</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14940,6213,6252</sub_loc>
		</source_loc>
		<source_loc>
			<id>6356</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6324,6357,6613</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_h</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6356</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>4925</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2101,505</sub_loc>
		</source_loc>
		<source_loc>
			<id>2171</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>63</line>
			<col>33</col>
		</source_loc>
		<source_loc>
			<id>5244</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4925,2171</sub_loc>
		</source_loc>
		<source_loc>
			<id>2138</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>57</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>5231</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4925,2138</sub_loc>
		</source_loc>
		<source_loc>
			<id>6862</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5244,5231,6612</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_26_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6862</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6323</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14941,6212,6251</sub_loc>
		</source_loc>
		<source_loc>
			<id>6354</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6323,6355,6611</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_g</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6354</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>dut_Add_8Ux8U_9U_4_24_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6616</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_N_Mux_8_2_0_4_23_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6615</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6322</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14942,6211,6250</sub_loc>
		</source_loc>
		<source_loc>
			<id>6352</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6322,6353,6610</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_f</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6352</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>4922</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2101,501</sub_loc>
		</source_loc>
		<source_loc>
			<id>2147</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>59</line>
			<col>41</col>
		</source_loc>
		<source_loc>
			<id>5240</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4922,2147</sub_loc>
		</source_loc>
		<source_loc>
			<id>2130</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>55</line>
			<col>37</col>
		</source_loc>
		<source_loc>
			<id>5235</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4922,2130</sub_loc>
		</source_loc>
		<source_loc>
			<id>2160</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>61</line>
			<col>48</col>
		</source_loc>
		<source_loc>
			<id>5246</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4922,2160</sub_loc>
		</source_loc>
		<source_loc>
			<id>6854</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5240,5235,5246,6604</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_22_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6854</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6319</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14945,6208,6247</sub_loc>
		</source_loc>
		<source_loc>
			<id>6346</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6319,6347,6603</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_c</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6346</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>4924</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2101,503</sub_loc>
		</source_loc>
		<source_loc>
			<id>2151</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>59</line>
			<col>65</col>
		</source_loc>
		<source_loc>
			<id>5238</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4924,2151</sub_loc>
		</source_loc>
		<source_loc>
			<id>2133</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>56</line>
			<col>23</col>
		</source_loc>
		<source_loc>
			<id>5233</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4924,2133</sub_loc>
		</source_loc>
		<source_loc>
			<id>6838</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5238,5233,6608</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_21_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6838</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6321</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14943,6210,6249</sub_loc>
		</source_loc>
		<source_loc>
			<id>6350</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6321,6351,6607</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_e</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6350</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>4923</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2101,502</sub_loc>
		</source_loc>
		<source_loc>
			<id>2148</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>59</line>
			<col>51</col>
		</source_loc>
		<source_loc>
			<id>5239</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4923,2148</sub_loc>
		</source_loc>
		<source_loc>
			<id>2161</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>61</line>
			<col>58</col>
		</source_loc>
		<source_loc>
			<id>5245</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4923,2161</sub_loc>
		</source_loc>
		<source_loc>
			<id>2132</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>56</line>
			<col>13</col>
		</source_loc>
		<source_loc>
			<id>5234</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4923,2132</sub_loc>
		</source_loc>
		<source_loc>
			<id>6852</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5239,5245,5234,6606</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_20_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6852</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6320</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14944,6209,6248</sub_loc>
		</source_loc>
		<source_loc>
			<id>6348</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6320,6349,6605</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_d</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6348</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>4921</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2101,500</sub_loc>
		</source_loc>
		<source_loc>
			<id>2145</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>59</line>
			<col>27</col>
		</source_loc>
		<source_loc>
			<id>5241</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4921,2145</sub_loc>
		</source_loc>
		<source_loc>
			<id>2156</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>61</line>
			<col>27</col>
		</source_loc>
		<source_loc>
			<id>5247</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4921,2156</sub_loc>
		</source_loc>
		<source_loc>
			<id>6856</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5241,5247,6602</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_19_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6856</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6318</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14946,6207,6246</sub_loc>
		</source_loc>
		<source_loc>
			<id>6344</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6318,6345,6599</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_b</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6344</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>4920</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2101,499</sub_loc>
		</source_loc>
		<source_loc>
			<id>2144</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>59</line>
			<col>17</col>
		</source_loc>
		<source_loc>
			<id>5242</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4920,2144</sub_loc>
		</source_loc>
		<source_loc>
			<id>2155</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>61</line>
			<col>17</col>
		</source_loc>
		<source_loc>
			<id>5248</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4920,2155</sub_loc>
		</source_loc>
		<source_loc>
			<id>6858</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5242,5248,6598</sub_loc>
		</source_loc>
		<signal>
			<name>dut_N_Mux_8_2_0_4_18_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6858</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6910</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10508,10531,14963,6011,6224,6376,6380,6384,6385,6579</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<source_loc>6910</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
		</signal>
		<source_loc>
			<id>6317</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14947,6206,6245</sub_loc>
		</source_loc>
		<source_loc>
			<id>6342</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6317,6343,6595</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stall_reg_a</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>6342</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>dut_Add_32Ux17U_33U_4_37_out1</name>
			<datatype W="33">sc_uint</datatype>
			<source_loc>6677</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6848</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14806,14812,6677,6678</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_9</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6848</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>dut_Mul_8Ux8U_16U_4_41_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>6675</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_12</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>6675</source_loc>
			<area>120.3840</area>
			<comb_area>0.0000</comb_area>
			<seq_area>120.3840</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>dut_Mul_32Ux9U_32U_4_40_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6672</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6710</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6672,6673</sub_loc>
		</source_loc>
		<source_loc>
			<id>6964</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>trimmed</loc_map_kind>
			<opcode>32</opcode>
			<bits_trimmed_kind>lead_zeros</bits_trimmed_kind>
			<sub_loc>6672,6673</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_11_slice</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6964</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6832</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5862,6670</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Add_8Ux8U_9U_4_39_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6832</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_10</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6670</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>6495</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14995,6492,6647,6491</sub_loc>
		</source_loc>
		<signal>
			<name>dut_Not_1U_1U_4_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6495</source_loc>
			<async/>
		</signal>
		<signal>
			<name>cycle5_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2608</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<source_loc>
			<id>5986</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14929,5983,6426,6490,6574,6648</sub_loc>
		</source_loc>
		<source_loc>
			<id>6666</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5986,6667,6668</sub_loc>
		</source_loc>
		<signal>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>6666</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
		</signal>
		<source_loc>
			<id>6333</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14928,6223,6378,6573</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_stalling</name>
			<datatype W="1">bool</datatype>
			<source_loc>6333</source_loc>
			<async/>
		</signal>
		<signal>
			<name>en_0</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>cycle1_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2608</source_loc>
			<state_reg/>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>en_1</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2692</source_loc>
			<state_reg/>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
		</signal>
		<source_loc>
			<id>5956</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14924,5948,6014,6572,6575,6578</sub_loc>
		</source_loc>
		<source_loc>
			<id>6660</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5956,6661,6662,6663</sub_loc>
		</source_loc>
		<signal>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>6660</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
		</signal>
		<source_loc>
			<id>6711</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6677,6678</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_9_stage4</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6711</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>en_5</name>
			<datatype W="1">sc_uint</datatype>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>s_reg_11_stage2</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>6710</source_loc>
			<area>481.5360</area>
			<comb_area>0.0000</comb_area>
			<seq_area>481.5360</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
		</signal>
		<signal>
			<name>dut_Div_64Ux2U_32U_4_46_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2681</source_loc>
			<async/>
		</signal>
		<signal>
			<name>dut_Div_64Ux2U_32U_4_46_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>6678</source_loc>
		</signal>
		<source_loc>
			<id>6659</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6577,6650</sub_loc>
		</source_loc>
		<source_loc>
			<id>6679</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6659,6680,6681</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6679</source_loc>
			<async/>
			<stall/>
		</signal>
		<source_loc>
			<id>6709</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6678</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Div_64Ux2U_32U_4</module_name>
			<name>dut_Div_64Ux2U_32U_4_46</name>
			<instance_name>dut_Div_64Ux2U_32U_4_46</instance_name>
			<thread>thread1</thread>
			<port_conn>in2,s_reg_11_stage2</port_conn>
			<port_conn>in1,dut_Div_64Ux2U_32U_4_46_in1</port_conn>
			<port_conn>out1,dut_Div_64Ux2U_32U_4_46_out1</port_conn>
			<port_conn>clk,clk</port_conn>
			<port_conn>stall,stall0</port_conn>
			<source_loc>6709</source_loc>
		</module_inst>
		<assign>
			<lhs>
				<name>stall0</name>
			</lhs>
			<value>0</value>
		</assign>
		<source_loc>
			<id>2089</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>58</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>5169</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>702,2089</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dout_data</name>
			<stall>
				<async>1</async>
				<name>en_5</name>
			</stall>
			<rhs>
				<name>s_reg_9_stage4</name>
			</rhs>
			<lhs>
				<name>dout_data</name>
			</lhs>
			<cond>
				<name>en_5</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_din_m_busy_req_0</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>din_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>en_1</name>
				<name>cycle1_state</name>
				<name>en_0</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_din_m_stalling</name>
			<async/>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>din_m_stalling</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>en_0</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_dout_m_req_m_trig_req</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>dout_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>dut_Not_1U_1U_4_17_out1</name>
			</rhs>
			<cond>
				<name>rst</name>
				<name>global_state</name>
				<name>en_5</name>
				<name>cycle5_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_10</name>
			<stall>
				<async>1</async>
				<name>en_1</name>
			</stall>
			<rhs>
				<name>dut_Add_8Ux8U_9U_4_39_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_10</name>
			</lhs>
			<cond>
				<name>en_1</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_11</name>
			<stall>
				<async>1</async>
				<name>en_1</name>
			</stall>
			<rhs>
				<name>dut_Mul_32Ux9U_32U_4_40_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_11_slice</name>
			</lhs>
			<cond>
				<name>en_1</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_12</name>
			<stall>
				<async>1</async>
				<name>en_1</name>
			</stall>
			<rhs>
				<name>dut_Mul_8Ux8U_16U_4_41_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_12</name>
			</lhs>
			<cond>
				<name>en_1</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_9</name>
			<stall>
				<async>1</async>
				<name>en_1</name>
			</stall>
			<rhs>
				<name>dut_Add_32Ux17U_33U_4_37_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_9</name>
			</lhs>
			<cond>
				<name>en_1</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_18</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_18</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_a</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_18_out1</name>
			</lhs>
			<rhs>
				<name>din_data_a</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15845</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_19</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_19</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_b</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_19_out1</name>
			</lhs>
			<rhs>
				<name>din_data_b</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15845</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_20</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_20</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_d</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_20_out1</name>
			</lhs>
			<rhs>
				<name>din_data_d</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15845</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_21</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_21</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_e</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_21_out1</name>
			</lhs>
			<rhs>
				<name>din_data_e</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15845</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_22</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_22</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_c</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_22_out1</name>
			</lhs>
			<rhs>
				<name>din_data_c</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15845</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_23</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_23</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_f</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_23_out1</name>
			</lhs>
			<rhs>
				<name>din_data_f</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15845</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_8Ux8U_9U_4_24</name>
			<dissolved_from>dut_Add_8Ux8U_9U_4_24</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_21_out1</name>
			</rhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_20_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_8Ux8U_9U_4_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2632</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_8Ux8U_9U_4_39</name>
			<dissolved_from>dut_Add_8Ux8U_9U_4_39</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_19_out1</name>
			</rhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_18_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_8Ux8U_9U_4_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2632</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_26</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_26</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_g</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_26_out1</name>
			</lhs>
			<rhs>
				<name>din_data_g</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15845</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_N_Mux_8_2_0_4_27</name>
			<dissolved_from>dut_N_Mux_8_2_0_4_27</dissolved_from>
			<async/>
			<mux_area>19.1520</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_stall_reg_h</name>
			</rhs>
			<lhs>
				<name>dut_N_Mux_8_2_0_4_27_out1</name>
			</lhs>
			<rhs>
				<name>din_data_h</name>
			</rhs>
			<cond>
				<name>din_m_stall_reg_full</name>
			</cond>
			<source_loc>15845</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_9Ux8U_10U_4_28</name>
			<dissolved_from>dut_Add_9Ux8U_10U_4_28</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_23_out1</name>
			</rhs>
			<rhs>
				<name>dut_Add_8Ux8U_9U_4_24_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_9Ux8U_10U_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2628</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_9Ux8U_10U_4_29</name>
			<dissolved_from>dut_Add_9Ux8U_10U_4_29</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_22_out1</name>
			</rhs>
			<rhs>
				<name>dut_Add_8Ux8U_9U_4_39_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_9Ux8U_10U_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2628</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_8Ux8U_9U_4_30</name>
			<dissolved_from>dut_Add_8Ux8U_9U_4_30</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_27_out1</name>
			</rhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_26_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_8Ux8U_9U_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2632</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_10Ux10U_20U_4_31</name>
			<dissolved_from>dut_Mul_10Ux10U_20U_4_31</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Add_9Ux8U_10U_4_28_out1</name>
			</rhs>
			<rhs>
				<name>dut_Add_9Ux8U_10U_4_29_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_10Ux10U_20U_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2631</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_20Ux9U_29U_4_32</name>
			<dissolved_from>dut_Mul_20Ux9U_29U_4_32</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Add_8Ux8U_9U_4_30_out1</name>
			</rhs>
			<rhs>
				<name>dut_Mul_10Ux10U_20U_4_31_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_20Ux9U_29U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>15773</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_8Ux8U_16U_4_33</name>
			<dissolved_from>dut_Mul_8Ux8U_16U_4_33</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_20_out1</name>
			</rhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_22_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_8Ux8U_16U_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2644</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_8Ux8U_16U_4_34</name>
			<dissolved_from>dut_Mul_8Ux8U_16U_4_34</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_19_out1</name>
			</rhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_18_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_8Ux8U_16U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2644</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_16Ux16U_17U_4_35</name>
			<dissolved_from>dut_Add_16Ux16U_17U_4_35</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Mul_8Ux8U_16U_4_33_out1</name>
			</rhs>
			<rhs>
				<name>dut_Mul_8Ux8U_16U_4_34_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_16Ux16U_17U_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2649</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_32Ux9U_32U_4_36</name>
			<dissolved_from>dut_Mul_32Ux9U_32U_4_36</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_21_out1</name>
			</rhs>
			<rhs>
				<name>dut_Mul_20Ux9U_29U_4_32_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_32Ux9U_32U_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2661</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_32Ux17U_33U_4_37</name>
			<dissolved_from>dut_Add_32Ux17U_33U_4_37</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Add_16Ux16U_17U_4_35_out1</name>
			</rhs>
			<rhs>
				<name>dut_Mul_32Ux9U_32U_4_36_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_32Ux17U_33U_4_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2654</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_8Ux8U_9U_4_38</name>
			<dissolved_from>dut_Add_8Ux8U_9U_4_38</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_22_out1</name>
			</rhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_20_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_8Ux8U_9U_4_38_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2632</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_32Ux9U_32U_4_40</name>
			<dissolved_from>dut_Mul_32Ux9U_32U_4_40</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Add_8Ux8U_9U_4_38_out1</name>
			</rhs>
			<rhs>
				<name>dut_Mul_20Ux9U_29U_4_32_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_32Ux9U_32U_4_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2661</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_8Ux8U_16U_4_41</name>
			<dissolved_from>dut_Mul_8Ux8U_16U_4_41</dissolved_from>
			<async/>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_27_out1</name>
			</rhs>
			<rhs>
				<name>dut_N_Mux_8_2_0_4_26_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_8Ux8U_16U_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2644</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_32Ux16U_33U_4_42</name>
			<dissolved_from>dut_Add_32Ux16U_33U_4_42</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<lhs>
				<name>dut_Add_32Ux16U_33U_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2674</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_32Ux9U_32U_4_43</name>
			<dissolved_from>dut_Mul_32Ux9U_32U_4_43</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<lhs>
				<name>dut_Mul_32Ux9U_32U_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2661</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Add_32Ux32U_32U_4_44</name>
			<dissolved_from>dut_Add_32Ux32U_32U_4_44</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_11_slice</name>
			</rhs>
			<rhs>
				<name>dut_Mul_32Ux9U_32U_4_43_out1</name>
			</rhs>
			<lhs>
				<name>dut_Add_32Ux32U_32U_4_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2670</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>dut_Mul_33Ux32U_64U_4_45</name>
			<dissolved_from>dut_Mul_33Ux32U_64U_4_45</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Add_32Ux32U_32U_4_44_out1</name>
			</rhs>
			<rhs>
				<name>dut_Add_32Ux16U_33U_4_42_out1</name>
			</rhs>
			<lhs>
				<name>dut_Mul_33Ux32U_64U_4_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2672</source_loc>
			<thread>thread1</thread>
		</thread>
		<assign>
			<lhs>
				<name>dut_Div_64Ux2U_32U_4_46_in1</name>
			</lhs>
			<value>3</value>
		</assign>
		<thread>
			<name>drive_s_reg_11_stage2</name>
			<stall>
				<async>1</async>
				<name>en_2</name>
			</stall>
			<rhs>
				<name>dut_Mul_33Ux32U_64U_4_45_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_11_stage2</name>
			</lhs>
			<cond>
				<name>en_2</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_9_stage4</name>
			<stall>
				<async>1</async>
				<name>en_4</name>
			</stall>
			<rhs>
				<name>dut_Div_64Ux2U_32U_4_46_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_9_stage4</name>
			</lhs>
			<cond>
				<name>en_4</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_en_0</name>
			<async/>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>rdy_0</name>
			</rhs>
			<rhs>
				<name>vld_0</name>
			</rhs>
			<lhs>
				<name>en_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_vld_0</name>
			<rhs>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>vld_0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_rdy_0</name>
			<async/>
			<rhs>
				<name>iostall_1</name>
			</rhs>
			<rhs>
				<name>rdy_1</name>
			</rhs>
			<rhs>
				<name>vld_1</name>
			</rhs>
			<lhs>
				<name>rdy_0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_en_1</name>
			<async/>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>vld_0</name>
			</rhs>
			<rhs>
				<name>iostall_1</name>
			</rhs>
			<rhs>
				<name>rdy_1</name>
			</rhs>
			<rhs>
				<name>vld_1</name>
			</rhs>
			<lhs>
				<name>en_1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_vld_1</name>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>rdy_1</name>
			</rhs>
			<rhs>
				<name>vld_1</name>
			</rhs>
			<rhs>
				<name>vld_0</name>
			</rhs>
			<rhs>
				<name>iostall_1</name>
			</rhs>
			<lhs>
				<name>vld_1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_rdy_1</name>
			<async/>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>rdy_2</name>
			</rhs>
			<rhs>
				<name>vld_2</name>
			</rhs>
			<lhs>
				<name>rdy_1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_iostall_1</name>
			<async/>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>iostall_1</name>
			</lhs>
			<rhs>
				<name>dut_Not_1U_1U_4_8_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>cycle1_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_en_2</name>
			<async/>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>vld_1</name>
			</rhs>
			<rhs>
				<name>rdy_2</name>
			</rhs>
			<rhs>
				<name>vld_2</name>
			</rhs>
			<lhs>
				<name>en_2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_vld_2</name>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>rdy_2</name>
			</rhs>
			<rhs>
				<name>vld_2</name>
			</rhs>
			<rhs>
				<name>vld_1</name>
			</rhs>
			<lhs>
				<name>vld_2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_rdy_2</name>
			<async/>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>rdy_3</name>
			</rhs>
			<rhs>
				<name>vld_3</name>
			</rhs>
			<lhs>
				<name>rdy_2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_en_3</name>
			<async/>
			<rhs>
				<name>vld_2</name>
			</rhs>
			<rhs>
				<name>rdy_3</name>
			</rhs>
			<rhs>
				<name>vld_3</name>
			</rhs>
			<lhs>
				<name>en_3</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_vld_3</name>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>rdy_3</name>
			</rhs>
			<rhs>
				<name>vld_3</name>
			</rhs>
			<rhs>
				<name>vld_2</name>
			</rhs>
			<lhs>
				<name>vld_3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_rdy_3</name>
			<async/>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>rdy_4</name>
			</rhs>
			<rhs>
				<name>vld_4</name>
			</rhs>
			<lhs>
				<name>rdy_3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_en_4</name>
			<async/>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>vld_3</name>
			</rhs>
			<rhs>
				<name>rdy_4</name>
			</rhs>
			<rhs>
				<name>vld_4</name>
			</rhs>
			<lhs>
				<name>en_4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_vld_4</name>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>rdy_4</name>
			</rhs>
			<rhs>
				<name>vld_4</name>
			</rhs>
			<rhs>
				<name>vld_3</name>
			</rhs>
			<lhs>
				<name>vld_4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_rdy_4</name>
			<async/>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>rdy_5</name>
			</rhs>
			<rhs>
				<name>vld_5</name>
			</rhs>
			<lhs>
				<name>rdy_4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_en_5</name>
			<async/>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>vld_4</name>
			</rhs>
			<rhs>
				<name>rdy_5</name>
			</rhs>
			<rhs>
				<name>vld_5</name>
			</rhs>
			<lhs>
				<name>en_5</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_vld_5</name>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>rdy_5</name>
			</rhs>
			<rhs>
				<name>vld_5</name>
			</rhs>
			<rhs>
				<name>vld_4</name>
			</rhs>
			<lhs>
				<name>vld_5</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_rdy_5</name>
			<async/>
			<mux_area>3.4585</mux_area>
			<mux_delay>0.1168</mux_delay>
			<control_delay>0.1199</control_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>rdy_5</name>
			</lhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_16_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>cycle6_state</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_cycle1_state</name>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>cycle1_state</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>en_0</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_cycle2_state</name>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>cycle1_state</name>
			</rhs>
			<lhs>
				<name>cycle2_state</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>en_1</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_cycle3_state</name>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>cycle2_state</name>
			</rhs>
			<lhs>
				<name>cycle3_state</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>en_2</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_cycle4_state</name>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>cycle3_state</name>
			</rhs>
			<lhs>
				<name>cycle4_state</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>en_3</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_cycle5_state</name>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>cycle4_state</name>
			</rhs>
			<lhs>
				<name>cycle5_state</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>en_4</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_cycle6_state</name>
			<mux_area>2.6658</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<rhs>
				<name>cycle5_state</name>
			</rhs>
			<lhs>
				<name>cycle6_state</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>en_5</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>rst</name>
			</cond>
			<source_loc>5169</source_loc>
			<thread>thread1</thread>
		</thread>
		<assign>
			<lhs>
				<name>din_busy</name>
			</lhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_7_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>dut_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>dut_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<rhs>
				<name>din_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>dut_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10496</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_3</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_3</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_busy_req_0</name>
			</rhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10497</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>dut_Not_1U_1U_4_4</name>
			<dissolved_from>dut_Not_1U_1U_4_4</dissolved_from>
			<async/>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_3_out1</name>
			</rhs>
			<lhs>
				<name>dut_Not_1U_1U_4_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10526</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_5</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<rhs>
				<name>dut_Not_1U_1U_4_4_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10497</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>dut_Or_1Ux1U_1U_4_6</name>
			<dissolved_from>dut_Or_1Ux1U_1U_4_6</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stall_reg_full</name>
			</rhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_5_out1</name>
			</rhs>
			<lhs>
				<name>dut_Or_1Ux1U_1U_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10496</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>dut_Or_1Ux1U_1U_4_7</name>
			<dissolved_from>dut_Or_1Ux1U_1U_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stall_reg_full</name>
			</rhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_3_out1</name>
			</rhs>
			<lhs>
				<name>dut_Or_1Ux1U_1U_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10496</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>dut_Not_1U_1U_4_8</name>
			<dissolved_from>dut_Not_1U_1U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_6_out1</name>
			</rhs>
			<lhs>
				<name>dut_Not_1U_1U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10526</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_unvalidated_req</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>din_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>dut_N_Muxb_1_2_1_4_1_out1</name>
			</rhs>
			<cond>
				<name>rst</name>
			</cond>
			<source_loc>10270</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<thread>
			<name>dut_N_Muxb_1_2_1_4_1</name>
			<dissolved_from>dut_N_Muxb_1_2_1_4_1</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>din_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>dut_N_Muxb_1_2_1_4_1_out1</name>
			</lhs>
			<rhs>
				<name>din_vld</name>
			</rhs>
			<cond>
				<name>din_m_busy_req_0</name>
			</cond>
			<source_loc>15869</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_h</name>
			<rhs>
				<name>din_data_h</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_h</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9751</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_g</name>
			<rhs>
				<name>din_data_g</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_g</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9751</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_f</name>
			<rhs>
				<name>din_data_f</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_f</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9751</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_e</name>
			<rhs>
				<name>din_data_e</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_e</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9751</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_d</name>
			<rhs>
				<name>din_data_d</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_d</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9751</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_c</name>
			<rhs>
				<name>din_data_c</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_c</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9751</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_b</name>
			<rhs>
				<name>din_data_b</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_b</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9751</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_a</name>
			<rhs>
				<name>din_data_a</name>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_a</name>
			</lhs>
			<cond>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>9751</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>dut_Not_1U_1U_4_9</name>
			<dissolved_from>dut_Not_1U_1U_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stall_reg_full</name>
			</rhs>
			<lhs>
				<name>dut_Not_1U_1U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10526</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_10</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_10</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stalling</name>
			</rhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_6_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10497</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_11</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_11</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Not_1U_1U_4_9_out1</name>
			</rhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_10_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10497</source_loc>
			<thread>gen_do_stall_reg_0</thread>
		</thread>
		<thread>
			<name>drive_din_m_stall_reg_full</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>din_m_stall_reg_full</name>
			</lhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_12_out1</name>
			</rhs>
			<cond>
				<name>rst</name>
			</cond>
			<source_loc>9311</source_loc>
			<thread>gen_do_stall_reg_full_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_12</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>din_m_stalling</name>
			</rhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_6_out1</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10497</source_loc>
			<thread>gen_do_stall_reg_full_0</thread>
		</thread>
		<assign>
			<lhs>
				<name>dout_vld</name>
			</lhs>
			<rhs>
				<name>dut_Or_1Ux1U_1U_4_15_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>dut_Or_1Ux1U_1U_4_15</name>
			<dissolved_from>dut_Or_1Ux1U_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<name>dut_Xor_1Ux1U_1U_4_14_out1</name>
			</rhs>
			<rhs>
				<name>dout_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>dut_Or_1Ux1U_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10496</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_dout_m_unacked_req</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>dout_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>dut_And_1Ux1U_1U_4_16_out1</name>
			</rhs>
			<cond>
				<name>rst</name>
			</cond>
			<source_loc>8176</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>dut_And_1Ux1U_1U_4_16</name>
			<dissolved_from>dut_And_1Ux1U_1U_4_16</dissolved_from>
			<async/>
			<rhs>
				<name>dout_vld</name>
			</rhs>
			<rhs>
				<name>dout_busy</name>
			</rhs>
			<lhs>
				<name>dut_And_1Ux1U_1U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10497</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>dut_Xor_1Ux1U_1U_4_14</name>
			<dissolved_from>dut_Xor_1Ux1U_1U_4_14</dissolved_from>
			<async/>
			<rhs>
				<name>dout_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>dut_Xor_1Ux1U_1U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>7684</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_dout_m_req_m_prev_trig_req</name>
			<reset>
				<name>rst</name>
				<polarity>0</polarity>
			</reset>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>dout_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<cond>
				<name>rst</name>
			</cond>
			<source_loc>7556</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>dut_Not_1U_1U_4_17</name>
			<dissolved_from>dut_Not_1U_1U_4_17</dissolved_from>
			<async/>
			<rhs>
				<name>dout_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>dut_Not_1U_1U_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10526</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<source_loc>
			<id>6686</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6619</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_9Ux8U_10U_4</module_name>
			<name>dut_Add_9Ux8U_10U_4_29</name>
			<instance_name>dut_Add_9Ux8U_10U_4_29</instance_name>
			<source_loc>6686</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_9Ux8U_10U_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6692</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6621</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_10Ux10U_20U_4</module_name>
			<name>dut_Mul_10Ux10U_20U_4_31</name>
			<instance_name>dut_Mul_10Ux10U_20U_4_31</instance_name>
			<source_loc>6692</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_10Ux10U_20U_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6696</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6622</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_20Ux9U_29U_4</module_name>
			<name>dut_Mul_20Ux9U_29U_4_32</name>
			<instance_name>dut_Mul_20Ux9U_29U_4_32</instance_name>
			<source_loc>6696</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_20Ux9U_29U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6697</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6626</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_32Ux9U_32U_4</module_name>
			<name>dut_Mul_32Ux9U_32U_4_36</name>
			<instance_name>dut_Mul_32Ux9U_32U_4_36</instance_name>
			<source_loc>6697</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_32Ux9U_32U_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6703</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6672</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_32Ux9U_32U_4</module_name>
			<name>dut_Mul_32Ux9U_32U_4_40</name>
			<instance_name>dut_Mul_32Ux9U_32U_4_40</instance_name>
			<source_loc>6703</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_32Ux9U_32U_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6706</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6634</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_32Ux9U_32U_4</module_name>
			<name>dut_Mul_32Ux9U_32U_4_43</name>
			<instance_name>dut_Mul_32Ux9U_32U_4_43</instance_name>
			<source_loc>6706</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_32Ux9U_32U_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6691</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6618</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_9Ux8U_10U_4</module_name>
			<name>dut_Add_9Ux8U_10U_4_28</name>
			<instance_name>dut_Add_9Ux8U_10U_4_28</instance_name>
			<source_loc>6691</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_9Ux8U_10U_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6708</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6673</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_33Ux32U_64U_4</module_name>
			<name>dut_Mul_33Ux32U_64U_4_45</name>
			<instance_name>dut_Mul_33Ux32U_64U_4_45</instance_name>
			<source_loc>6708</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_33Ux32U_64U_4_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6705</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6640</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_32Ux16U_33U_4</module_name>
			<name>dut_Add_32Ux16U_33U_4_42</name>
			<instance_name>dut_Add_32Ux16U_33U_4_42</instance_name>
			<source_loc>6705</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_32Ux16U_33U_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6684</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6617,6670</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_8Ux8U_9U_4</module_name>
			<name>dut_Add_8Ux8U_9U_4_39</name>
			<instance_name>dut_Add_8Ux8U_9U_4_39</instance_name>
			<source_loc>6684</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_8Ux8U_9U_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6702</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6630</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_8Ux8U_9U_4</module_name>
			<name>dut_Add_8Ux8U_9U_4_38</name>
			<instance_name>dut_Add_8Ux8U_9U_4_38</instance_name>
			<source_loc>6702</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_8Ux8U_9U_4_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6695</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6620</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_8Ux8U_9U_4</module_name>
			<name>dut_Add_8Ux8U_9U_4_30</name>
			<instance_name>dut_Add_8Ux8U_9U_4_30</instance_name>
			<source_loc>6695</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_8Ux8U_9U_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6689</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6616</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_8Ux8U_9U_4</module_name>
			<name>dut_Add_8Ux8U_9U_4_24</name>
			<instance_name>dut_Add_8Ux8U_9U_4_24</instance_name>
			<source_loc>6689</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_8Ux8U_9U_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6707</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6638</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_32Ux32U_32U_4</module_name>
			<name>dut_Add_32Ux32U_32U_4_44</name>
			<instance_name>dut_Add_32Ux32U_32U_4_44</instance_name>
			<source_loc>6707</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_32Ux32U_32U_4_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6701</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6677</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_32Ux17U_33U_4</module_name>
			<name>dut_Add_32Ux17U_33U_4_37</name>
			<instance_name>dut_Add_32Ux17U_33U_4_37</instance_name>
			<source_loc>6701</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_32Ux17U_33U_4_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6700</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6625</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Add_16Ux16U_17U_4</module_name>
			<name>dut_Add_16Ux16U_17U_4_35</name>
			<instance_name>dut_Add_16Ux16U_17U_4_35</instance_name>
			<source_loc>6700</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Add_16Ux16U_17U_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6699</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6623</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_8Ux8U_16U_4</module_name>
			<name>dut_Mul_8Ux8U_16U_4_33</name>
			<instance_name>dut_Mul_8Ux8U_16U_4_33</instance_name>
			<source_loc>6699</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_8Ux8U_16U_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6698</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6624</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_8Ux8U_16U_4</module_name>
			<name>dut_Mul_8Ux8U_16U_4_34</name>
			<instance_name>dut_Mul_8Ux8U_16U_4_34</instance_name>
			<source_loc>6698</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_8Ux8U_16U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6704</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6675</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Mul_8Ux8U_16U_4</module_name>
			<name>dut_Mul_8Ux8U_16U_4_41</name>
			<instance_name>dut_Mul_8Ux8U_16U_4_41</instance_name>
			<source_loc>6704</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_Mul_8Ux8U_16U_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6682</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6598</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_18</name>
			<instance_name>dut_N_Mux_8_2_0_4_18</instance_name>
			<source_loc>6682</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6683</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6602</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_19</name>
			<instance_name>dut_N_Mux_8_2_0_4_19</instance_name>
			<source_loc>6683</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6687</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6606</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_20</name>
			<instance_name>dut_N_Mux_8_2_0_4_20</instance_name>
			<source_loc>6687</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6688</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6608</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_21</name>
			<instance_name>dut_N_Mux_8_2_0_4_21</instance_name>
			<source_loc>6688</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6685</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6604</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_22</name>
			<instance_name>dut_N_Mux_8_2_0_4_22</instance_name>
			<source_loc>6685</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6690</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6615</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_23</name>
			<instance_name>dut_N_Mux_8_2_0_4_23</instance_name>
			<source_loc>6690</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6693</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6612</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_26</name>
			<instance_name>dut_N_Mux_8_2_0_4_26</instance_name>
			<source_loc>6693</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6694</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6614</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Mux_8_2_0_4</module_name>
			<name>dut_N_Mux_8_2_0_4_27</name>
			<instance_name>dut_N_Mux_8_2_0_4_27</instance_name>
			<source_loc>6694</source_loc>
			<thread>thread1</thread>
			<dissolved_to>dut_N_Mux_8_2_0_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5961</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5950</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_N_Muxb_1_2_1_4</module_name>
			<name>dut_N_Muxb_1_2_1_4_1</name>
			<instance_name>dut_N_Muxb_1_2_1_4_1</instance_name>
			<source_loc>5961</source_loc>
			<thread>gen_unvalidated_req_0</thread>
			<dissolved_to>dut_N_Muxb_1_2_1_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6047</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6017</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_3</name>
			<instance_name>dut_And_1Ux1U_1U_4_3</instance_name>
			<source_loc>6047</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6049</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6020</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_5</name>
			<instance_name>dut_And_1Ux1U_1U_4_5</instance_name>
			<source_loc>6049</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6048</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6019</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Not_1U_1U_4</module_name>
			<name>dut_Not_1U_1U_4_4</name>
			<instance_name>dut_Not_1U_1U_4_4</instance_name>
			<source_loc>6048</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_Not_1U_1U_4_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6052</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6025</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Not_1U_1U_4</module_name>
			<name>dut_Not_1U_1U_4_8</name>
			<instance_name>dut_Not_1U_1U_4_8</instance_name>
			<source_loc>6052</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_Not_1U_1U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6046</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6016</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<name>dut_Or_1Ux1U_1U_4_2</name>
			<instance_name>dut_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>6046</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6050</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6021</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<name>dut_Or_1Ux1U_1U_4_6</name>
			<instance_name>dut_Or_1Ux1U_1U_4_6</instance_name>
			<source_loc>6050</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_Or_1Ux1U_1U_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6051</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6018</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<name>dut_Or_1Ux1U_1U_4_7</name>
			<instance_name>dut_Or_1Ux1U_1U_4_7</instance_name>
			<source_loc>6051</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>dut_Or_1Ux1U_1U_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6358</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6226</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_10</name>
			<instance_name>dut_And_1Ux1U_1U_4_10</instance_name>
			<source_loc>6358</source_loc>
			<thread>gen_do_stall_reg_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6360</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6227</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_11</name>
			<instance_name>dut_And_1Ux1U_1U_4_11</instance_name>
			<source_loc>6360</source_loc>
			<thread>gen_do_stall_reg_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6359</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6225</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Not_1U_1U_4</module_name>
			<name>dut_Not_1U_1U_4_9</name>
			<instance_name>dut_Not_1U_1U_4_9</instance_name>
			<source_loc>6359</source_loc>
			<thread>gen_do_stall_reg_0</thread>
			<dissolved_to>dut_Not_1U_1U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6386</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6379</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_12</name>
			<instance_name>dut_And_1Ux1U_1U_4_12</instance_name>
			<source_loc>6386</source_loc>
			<thread>gen_do_stall_reg_full_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6433</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6428</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Xor_1Ux1U_1U_4</module_name>
			<name>dut_Xor_1Ux1U_1U_4_14</name>
			<instance_name>dut_Xor_1Ux1U_1U_4_14</instance_name>
			<source_loc>6433</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>dut_Xor_1Ux1U_1U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6450</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6444</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Or_1Ux1U_1U_4</module_name>
			<name>dut_Or_1Ux1U_1U_4_15</name>
			<instance_name>dut_Or_1Ux1U_1U_4_15</instance_name>
			<source_loc>6450</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>dut_Or_1Ux1U_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6473</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6466</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_And_1Ux1U_1U_4</module_name>
			<name>dut_And_1Ux1U_1U_4_16</name>
			<instance_name>dut_And_1Ux1U_1U_4_16</instance_name>
			<source_loc>6473</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>dut_And_1Ux1U_1U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>6496</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6491</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>dut_Not_1U_1U_4</module_name>
			<name>dut_Not_1U_1U_4_17</name>
			<instance_name>dut_Not_1U_1U_4_17</instance_name>
			<source_loc>6496</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>dut_Not_1U_1U_4_17</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 1 warnings, area=17597, bits=336</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>2847</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1144</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>102</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>35</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1155</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1158</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1159</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1161</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1169</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1251</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>53</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>50</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
	</message_counts>
	<end_time>Thu Nov 19 00:05:12 2020</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>6</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>11</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>3</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>6</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>31</real_time>
			<cpu_time>4</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>31</real_time>
			<cpu_time>15</cpu_time>
		</phase>
	</timers>
	<footprint>503432</footprint>
	<subprocess_footprint>695032</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
