TimeQuest Timing Analyzer report for ov5640_rgb565_lcd
Fri Dec 20 09:29:48 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'cam1_pclk'
 15. Slow 1200mV 85C Model Setup: 'cam0_pclk'
 16. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'cam1_pclk'
 18. Slow 1200mV 85C Model Hold: 'cam0_pclk'
 19. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Recovery: 'cam1_pclk'
 22. Slow 1200mV 85C Model Recovery: 'cam0_pclk'
 23. Slow 1200mV 85C Model Removal: 'cam0_pclk'
 24. Slow 1200mV 85C Model Removal: 'cam1_pclk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'cam1_pclk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'cam0_pclk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Slow 1200mV 85C Model Metastability Report
 39. Slow 1200mV 0C Model Fmax Summary
 40. Slow 1200mV 0C Model Setup Summary
 41. Slow 1200mV 0C Model Hold Summary
 42. Slow 1200mV 0C Model Recovery Summary
 43. Slow 1200mV 0C Model Removal Summary
 44. Slow 1200mV 0C Model Minimum Pulse Width Summary
 45. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Setup: 'cam1_pclk'
 47. Slow 1200mV 0C Model Setup: 'cam0_pclk'
 48. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 49. Slow 1200mV 0C Model Hold: 'cam1_pclk'
 50. Slow 1200mV 0C Model Hold: 'cam0_pclk'
 51. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 53. Slow 1200mV 0C Model Recovery: 'cam1_pclk'
 54. Slow 1200mV 0C Model Recovery: 'cam0_pclk'
 55. Slow 1200mV 0C Model Removal: 'cam0_pclk'
 56. Slow 1200mV 0C Model Removal: 'cam1_pclk'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. Slow 1200mV 0C Model Metastability Report
 71. Fast 1200mV 0C Model Setup Summary
 72. Fast 1200mV 0C Model Hold Summary
 73. Fast 1200mV 0C Model Recovery Summary
 74. Fast 1200mV 0C Model Removal Summary
 75. Fast 1200mV 0C Model Minimum Pulse Width Summary
 76. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Setup: 'cam1_pclk'
 78. Fast 1200mV 0C Model Setup: 'cam0_pclk'
 79. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 80. Fast 1200mV 0C Model Hold: 'cam1_pclk'
 81. Fast 1200mV 0C Model Hold: 'cam0_pclk'
 82. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 84. Fast 1200mV 0C Model Recovery: 'cam1_pclk'
 85. Fast 1200mV 0C Model Recovery: 'cam0_pclk'
 86. Fast 1200mV 0C Model Removal: 'cam0_pclk'
 87. Fast 1200mV 0C Model Removal: 'cam1_pclk'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 93. Setup Times
 94. Hold Times
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Output Enable Times
 98. Minimum Output Enable Times
 99. Output Disable Times
100. Minimum Output Disable Times
101. Fast 1200mV 0C Model Metastability Report
102. Multicorner Timing Analysis Summary
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Board Trace Model Assignments
108. Input Transition Times
109. Signal Integrity Metrics (Slow 1200mv 0c Model)
110. Signal Integrity Metrics (Slow 1200mv 85c Model)
111. Signal Integrity Metrics (Fast 1200mv 0c Model)
112. Setup Transfers
113. Hold Transfers
114. Recovery Transfers
115. Removal Transfers
116. Report TCCS
117. Report RSKM
118. Unconstrained Paths
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; ov5640_rgb565_lcd                                   ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; ov5640_rgb565_lcd.out.sdc ; OK     ; Fri Dec 20 09:29:45 2019 ;
+---------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; cam0_pclk                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { cam0_pclk }                                         ;
; cam1_pclk                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { cam1_pclk }                                         ;
; sys_clk                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { sys_clk }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 113.58 MHz ; 113.58 MHz      ; cam1_pclk                                         ;      ;
; 113.73 MHz ; 113.73 MHz      ; cam0_pclk                                         ;      ;
; 123.23 MHz ; 123.23 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 278.63 MHz ; 278.63 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.677 ; 0.000         ;
; cam1_pclk                                         ; 3.869 ; 0.000         ;
; cam0_pclk                                         ; 5.510 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 6.411 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; cam1_pclk                                         ; 0.265 ; 0.000         ;
; cam0_pclk                                         ; 0.300 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.414 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-----------+-------+--------------------+
; Clock     ; Slack ; End Point TNS      ;
+-----------+-------+--------------------+
; cam1_pclk ; 5.387 ; 0.000              ;
; cam0_pclk ; 5.809 ; 0.000              ;
+-----------+-------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; cam0_pclk ; 1.918 ; 0.000             ;
; cam1_pclk ; 2.262 ; 0.000             ;
+-----------+-------+-------------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.715 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.718 ; 0.000         ;
; cam1_pclk                                         ; 9.607 ; 0.000         ;
; cam0_pclk                                         ; 9.652 ; 0.000         ;
; sys_clk                                           ; 9.934 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.677 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.165      ;
; 1.729 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 8.113      ;
; 1.885 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.053      ;
; 1.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 8.021      ;
; 1.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 8.011      ;
; 1.940 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.998      ;
; 1.958 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.979      ;
; 1.965 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.973      ;
; 1.978 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.960      ;
; 1.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.956      ;
; 1.997 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.941      ;
; 1.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.939      ;
; 1.999 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.938      ;
; 2.001 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.936      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.928      ;
; 2.020 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.918      ;
; 2.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.905      ;
; 2.035 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.807      ;
; 2.042 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.800      ;
; 2.043 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.799      ;
; 2.044 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.798      ;
; 2.045 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.797      ;
; 2.045 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.797      ;
; 2.046 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.796      ;
; 2.059 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 7.771      ;
; 2.077 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 7.753      ;
; 2.081 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[23]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 7.749      ;
; 2.090 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.825      ;
; 2.094 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.748      ;
; 2.095 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.747      ;
; 2.096 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.746      ;
; 2.097 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.745      ;
; 2.097 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.745      ;
; 2.098 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 7.744      ;
; 2.103 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.835      ;
; 2.111 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 7.719      ;
; 2.120 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[14]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 7.710      ;
; 2.121 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 7.815      ;
; 2.122 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.793      ;
; 2.122 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 7.814      ;
; 2.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 7.812      ;
; 2.129 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 7.701      ;
; 2.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 7.697      ;
; 2.133 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[23]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 7.697      ;
; 2.135 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.803      ;
; 2.137 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.800      ;
; 2.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.799      ;
; 2.140 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.797      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.770      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[16]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[13]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[14]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[15]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[17]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.150 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[23]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.678      ;
; 2.153 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 7.672      ;
; 2.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 7.780      ;
; 2.169 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 7.656      ;
; 2.172 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[14]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 7.658      ;
; 2.185 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 7.645      ;
; 2.198 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.739      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.738      ;
; 2.201 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.736      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[16]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[13]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[14]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[15]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[17]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.202 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[23]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.173     ; 7.626      ;
; 2.215 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 7.610      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.716      ;
; 2.227 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 7.598      ;
; 2.240 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 7.585      ;
; 2.242 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 7.583      ;
; 2.244 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 7.581      ;
; 2.247 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.690      ;
; 2.248 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.689      ;
; 2.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.687      ;
; 2.251 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[17]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 7.574      ;
; 2.252 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 7.573      ;
; 2.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.684      ;
; 2.254 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 7.571      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 3.869  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.714      ; 8.866      ;
; 5.892  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.402      ; 6.531      ;
; 5.960  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.402      ; 6.463      ;
; 6.156  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.716      ; 6.581      ;
; 6.178  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.716      ; 6.559      ;
; 6.231  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.402      ; 6.192      ;
; 6.245  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.402      ; 6.178      ;
; 6.337  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.402      ; 6.086      ;
; 6.341  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.402      ; 6.082      ;
; 6.459  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.716      ; 6.278      ;
; 6.613  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.716      ; 6.124      ;
; 6.623  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.716      ; 6.114      ;
; 11.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.053     ; 8.772      ;
; 11.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.214      ; 9.029      ;
; 11.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.424     ; 8.086      ;
; 11.622 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.056     ; 8.343      ;
; 12.056 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.257      ; 8.222      ;
; 12.326 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.642      ; 8.337      ;
; 12.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.041      ; 7.706      ;
; 12.556 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.504     ; 6.961      ;
; 12.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.504     ; 6.934      ;
; 12.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.504     ; 6.907      ;
; 12.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.178     ; 7.218      ;
; 12.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.178     ; 7.191      ;
; 12.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.178     ; 7.164      ;
; 12.700 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.330      ; 7.651      ;
; 12.725 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.041      ; 7.337      ;
; 12.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.056     ; 7.233      ;
; 12.892 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.056     ; 7.073      ;
; 12.954 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.504     ; 6.563      ;
; 12.984 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.041      ; 7.078      ;
; 13.023 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.178     ; 6.820      ;
; 13.043 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.271     ; 6.707      ;
; 13.120 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.214      ; 7.115      ;
; 13.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.257      ; 7.087      ;
; 13.231 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.698      ; 7.488      ;
; 13.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.048     ; 6.722      ;
; 13.346 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.048     ; 6.627      ;
; 13.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.271     ; 6.384      ;
; 13.367 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.041      ; 6.695      ;
; 13.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.048     ; 6.587      ;
; 13.523 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.048     ; 6.450      ;
; 13.605 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.386      ; 6.802      ;
; 13.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.214      ; 6.463      ;
; 13.777 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.282      ; 6.526      ;
; 13.790 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.030     ; 6.201      ;
; 13.804 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.282      ; 6.499      ;
; 13.819 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.030     ; 6.172      ;
; 13.831 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.282      ; 6.472      ;
; 13.871 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.424     ; 5.726      ;
; 13.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.424     ; 5.698      ;
; 13.982 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.056     ; 5.983      ;
; 14.010 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.056     ; 5.955      ;
; 14.175 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.282      ; 6.128      ;
; 14.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.424     ; 5.389      ;
; 14.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.474     ; 5.312      ;
; 14.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.474     ; 5.312      ;
; 14.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.056     ; 5.646      ;
; 14.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.132     ; 5.569      ;
; 14.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.132     ; 5.569      ;
; 14.406 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.127     ; 5.535      ;
; 14.406 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.127     ; 5.535      ;
; 14.407 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.120     ; 5.541      ;
; 14.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.127     ; 5.487      ;
; 14.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.127     ; 5.487      ;
; 14.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.120     ; 5.493      ;
; 14.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.199      ; 5.792      ;
; 14.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.199      ; 5.792      ;
; 14.476 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.206      ; 5.798      ;
; 14.523 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.199      ; 5.744      ;
; 14.523 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.199      ; 5.744      ;
; 14.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.206      ; 5.750      ;
; 14.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.424     ; 4.973      ;
; 14.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.424     ; 4.971      ;
; 14.650 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.306      ; 5.677      ;
; 14.677 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.306      ; 5.650      ;
; 14.704 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.306      ; 5.623      ;
; 14.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.056     ; 5.230      ;
; 14.737 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.056     ; 5.228      ;
; 14.855 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.297      ; 5.510      ;
; 14.857 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.297      ; 5.508      ;
; 14.858 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.304      ; 5.514      ;
; 14.886 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.102     ; 5.080      ;
; 14.886 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.102     ; 5.080      ;
; 14.887 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.095     ; 5.086      ;
; 14.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.623      ; 5.767      ;
; 14.926 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.623      ; 5.765      ;
; 14.927 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.630      ; 5.771      ;
; 14.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.224      ; 5.337      ;
; 14.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.224      ; 5.337      ;
; 14.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.231      ; 5.343      ;
; 14.960 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.331     ; 4.730      ;
; 15.008 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.465     ; 4.548      ;
; 15.008 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.465     ; 4.548      ;
; 15.008 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.465     ; 4.548      ;
; 15.008 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.465     ; 4.548      ;
; 15.008 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.465     ; 4.548      ;
; 15.029 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.005     ; 4.987      ;
; 15.048 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.306      ; 5.279      ;
; 15.060 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.330      ; 5.291      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.510  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.038      ; 6.439      ;
; 5.530  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.928      ; 6.309      ;
; 5.734  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.037      ; 6.214      ;
; 5.803  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.928      ; 6.036      ;
; 5.882  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.928      ; 5.957      ;
; 5.948  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.928      ; 5.891      ;
; 5.997  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.928      ; 5.842      ;
; 6.118  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.029      ; 5.822      ;
; 6.230  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.029      ; 5.710      ;
; 6.262  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.928      ; 5.577      ;
; 6.325  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.029      ; 5.615      ;
; 6.391  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.029      ; 5.549      ;
; 11.207 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.135     ; 8.679      ;
; 11.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.053     ; 8.368      ;
; 11.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.204     ; 8.174      ;
; 11.887 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.543     ; 7.591      ;
; 11.974 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.475     ; 7.572      ;
; 12.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.543     ; 7.155      ;
; 12.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.166     ; 7.459      ;
; 12.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.543     ; 7.023      ;
; 12.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.502     ; 7.001      ;
; 12.715 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.166     ; 7.140      ;
; 13.077 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.053     ; 6.891      ;
; 13.497 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.003      ; 6.527      ;
; 13.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.053     ; 6.358      ;
; 13.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.054     ; 6.326      ;
; 13.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.028     ; 6.335      ;
; 13.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.502     ; 5.853      ;
; 13.671 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.543     ; 5.807      ;
; 13.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.054     ; 6.222      ;
; 13.759 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.502     ; 5.760      ;
; 13.778 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.247     ; 5.996      ;
; 13.790 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.247     ; 5.984      ;
; 13.802 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.028     ; 6.191      ;
; 13.902 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.355     ; 5.764      ;
; 13.914 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.247     ; 5.860      ;
; 13.934 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.028     ; 6.059      ;
; 13.951 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.247     ; 5.823      ;
; 14.200 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.502     ; 5.319      ;
; 14.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.028     ; 5.722      ;
; 14.390 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.053     ; 5.578      ;
; 14.463 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.273      ; 5.831      ;
; 14.464 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.273      ; 5.830      ;
; 14.493 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.273      ; 5.801      ;
; 14.749 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.273      ; 5.545      ;
; 14.848 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.135     ; 5.038      ;
; 14.883 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.329      ; 5.467      ;
; 14.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.329      ; 5.466      ;
; 14.913 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.329      ; 5.437      ;
; 14.997 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.242      ; 5.266      ;
; 14.998 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.242      ; 5.265      ;
; 15.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.242      ; 5.236      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.108 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.089     ; 4.824      ;
; 15.149 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.135     ; 4.737      ;
; 15.169 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.329      ; 5.181      ;
; 15.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.242      ; 4.980      ;
; 15.288 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.029     ; 4.704      ;
; 15.289 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.029     ; 4.703      ;
; 15.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.053     ; 4.674      ;
; 15.318 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.029     ; 4.674      ;
; 15.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.204     ; 4.473      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.033     ; 4.460      ;
; 15.574 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.029     ; 4.418      ;
; 15.588 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.242      ; 4.675      ;
; 15.589 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.242      ; 4.674      ;
; 15.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.053     ; 4.373      ;
; 15.618 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.242      ; 4.645      ;
; 15.635 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.475     ; 3.911      ;
; 15.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.204     ; 4.172      ;
; 15.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.280      ; 4.643      ;
; 15.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.280      ; 4.642      ;
; 15.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.102     ; 4.259      ;
; 15.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.102     ; 4.259      ;
; 15.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.102     ; 4.259      ;
; 15.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.102     ; 4.259      ;
; 15.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.102     ; 4.259      ;
; 15.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.102     ; 4.259      ;
; 15.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.102     ; 4.259      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.411 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.509      ;
; 6.478 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.442      ;
; 6.525 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.395      ;
; 6.591 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.329      ;
; 6.620 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.300      ;
; 6.697 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.223      ;
; 6.723 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.197      ;
; 6.756 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.164      ;
; 6.770 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.150      ;
; 6.815 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.105      ;
; 6.831 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.089      ;
; 6.896 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.024      ;
; 6.897 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.023      ;
; 6.897 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.023      ;
; 6.904 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 3.016      ;
; 6.942 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.978      ;
; 6.972 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.948      ;
; 7.001 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.919      ;
; 7.002 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.918      ;
; 7.003 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.917      ;
; 7.010 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.910      ;
; 7.012 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.908      ;
; 7.043 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.877      ;
; 7.049 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.871      ;
; 7.050 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.870      ;
; 7.057 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.863      ;
; 7.058 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.862      ;
; 7.060 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.860      ;
; 7.107 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.813      ;
; 7.108 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.812      ;
; 7.115 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.805      ;
; 7.135 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.785      ;
; 7.142 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.778      ;
; 7.142 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.778      ;
; 7.221 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.699      ;
; 7.222 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.698      ;
; 7.229 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.691      ;
; 7.280 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.640      ;
; 7.281 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.639      ;
; 7.288 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.632      ;
; 7.294 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.626      ;
; 7.340 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.580      ;
; 7.359 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.561      ;
; 7.421 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.499      ;
; 7.422 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.498      ;
; 7.429 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.491      ;
; 7.443 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.477      ;
; 7.483 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.437      ;
; 7.513 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.407      ;
; 7.543 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.377      ;
; 7.578 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.342      ;
; 7.589 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.331      ;
; 7.611 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.309      ;
; 7.612 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.308      ;
; 7.614 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.306      ;
; 7.629 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.291      ;
; 7.659 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.261      ;
; 7.660 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.260      ;
; 7.689 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.231      ;
; 7.690 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.230      ;
; 7.758 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.162      ;
; 7.760 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.160      ;
; 7.778 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.142      ;
; 7.804 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.116      ;
; 7.806 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.114      ;
; 7.834 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.086      ;
; 7.836 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.084      ;
; 7.856 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.064      ;
; 7.881 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.039      ;
; 7.896 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.024      ;
; 7.897 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.023      ;
; 7.920 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 2.000      ;
; 7.921 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.999      ;
; 7.924 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.996      ;
; 7.950 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.970      ;
; 7.951 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.969      ;
; 7.954 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.966      ;
; 7.980 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.940      ;
; 7.981 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.939      ;
; 7.984 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.936      ;
; 8.042 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.878      ;
; 8.049 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.871      ;
; 8.050 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.870      ;
; 8.066 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.854      ;
; 8.066 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.854      ;
; 8.084 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.832      ;
; 8.084 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.832      ;
; 8.084 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 1.832      ;
; 8.491 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.429      ;
; 8.618 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.302      ;
; 8.623 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.297      ;
; 8.626 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.294      ;
; 8.630 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.290      ;
; 8.634 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.286      ;
; 8.634 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.286      ;
; 8.635 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.285      ;
; 8.645 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.080     ; 1.276      ;
; 8.651 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.269      ;
; 8.652 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.268      ;
; 8.695 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 1.225      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.714      ; 1.233      ;
; 0.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.714      ; 1.278      ;
; 0.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.905      ; 1.553      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.905      ; 1.559      ;
; 0.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.905      ; 1.567      ;
; 0.446 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.489      ; 1.189      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.489      ; 1.196      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.489      ; 1.235      ;
; 0.497 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.758      ;
; 0.532 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.057      ; 0.801      ;
; 0.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.271      ; 1.027      ;
; 0.550 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.056      ; 0.818      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.714      ; 1.523      ;
; 0.565 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.714      ; 1.533      ;
; 0.569 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.057      ; 0.838      ;
; 0.576 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.056      ; 0.844      ;
; 0.582 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.818      ;
; 0.588 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.714      ; 1.556      ;
; 0.599 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.835      ;
; 0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.861      ;
; 0.629 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.347      ; 2.230      ;
; 0.634 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.298      ; 1.186      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.110      ; 0.962      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.057      ; 0.918      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.298      ; 1.207      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.298      ; 1.212      ;
; 0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.272      ; 1.199      ;
; 0.675 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.104      ; 0.991      ;
; 0.675 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.104      ; 0.991      ;
; 0.676 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.104      ; 0.992      ;
; 0.676 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.104      ; 0.992      ;
; 0.676 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.105      ; 0.993      ;
; 0.677 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.104      ; 0.993      ;
; 0.686 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.272      ; 1.212      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.298      ; 1.239      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.914      ; 1.865      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.126      ; 1.038      ;
; 0.706 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.298      ; 1.258      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.298      ; 1.259      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.110      ; 1.034      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.905      ; 1.874      ;
; 0.719 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.110      ; 1.041      ;
; 0.725 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.056      ; 0.993      ;
; 0.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.272      ; 1.254      ;
; 0.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.974      ;
; 0.741 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.056      ; 1.009      ;
; 0.745 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.056      ; 1.013      ;
; 0.753 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.056      ; 1.021      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.312      ; 1.277      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.914      ; 1.928      ;
; 0.765 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.015      ; 0.992      ;
; 0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.110      ; 1.088      ;
; 0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.057      ; 1.035      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.053      ; 1.034      ;
; 0.770 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.053      ; 1.035      ;
; 0.771 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.053      ; 1.036      ;
; 0.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.463      ; 1.489      ;
; 0.775 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.056      ; 1.043      ;
; 0.795 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.452      ; 1.501      ;
; 0.798 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.271      ; 1.281      ;
; 0.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.472      ; 1.533      ;
; 0.809 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.463      ; 1.526      ;
; 0.814 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 1.050      ;
; 0.817 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.463      ; 1.534      ;
; 0.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.463      ; 1.544      ;
; 0.828 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.056      ; 1.096      ;
; 0.836 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.056      ; 1.104      ;
; 0.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.026      ; 1.079      ;
; 0.848 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.056      ; 1.116      ;
; 0.849 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.057      ; 1.118      ;
; 0.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 1.100      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.463      ; 1.583      ;
; 0.870 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.472      ; 1.596      ;
; 0.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.026      ; 1.112      ;
; 0.901 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.323      ; 2.478      ;
; 0.904 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.323      ; 2.481      ;
; 0.915 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.098      ; 1.225      ;
; 0.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.465      ; 1.595      ;
; 0.949 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                           ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.056      ; 1.217      ;
; 0.960 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                           ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 1.226      ;
; 0.969 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.015      ; 1.196      ;
; 0.973 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.905      ; 2.132      ;
; 0.978 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.907      ; 2.139      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.604      ; 1.158      ;
; 0.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.604      ; 1.165      ;
; 0.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.604      ; 1.165      ;
; 0.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.604      ; 1.202      ;
; 0.381 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.604      ; 1.239      ;
; 0.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.604      ; 1.247      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.758      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.052      ; 0.778      ;
; 0.525 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.364      ; 1.143      ;
; 0.535 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.364      ; 1.153      ;
; 0.537 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.054      ; 0.803      ;
; 0.547 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.052      ; 0.811      ;
; 0.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.052      ; 0.836      ;
; 0.581 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.307      ; 1.142      ;
; 0.588 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.307      ; 1.149      ;
; 0.592 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.307      ; 1.153      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.640      ; 1.490      ;
; 0.599 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.634      ; 1.487      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.634      ; 1.503      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.634      ; 1.512      ;
; 0.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.640      ; 1.530      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.634      ; 1.530      ;
; 0.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.312      ; 1.209      ;
; 0.648 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.640      ; 1.542      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.640      ; 1.543      ;
; 0.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.052      ; 0.918      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.634      ; 1.543      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.634      ; 1.554      ;
; 0.672 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.640      ; 1.566      ;
; 0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.634      ; 1.561      ;
; 0.676 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.104      ; 0.992      ;
; 0.676 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.104      ; 0.992      ;
; 0.677 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.104      ; 0.993      ;
; 0.678 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.104      ; 0.994      ;
; 0.716 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.054      ; 0.982      ;
; 0.719 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.640      ; 1.613      ;
; 0.741 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                           ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.054      ; 1.007      ;
; 0.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.979      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.054      ; 1.019      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.054      ; 1.023      ;
; 0.766 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.014      ; 0.992      ;
; 0.766 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.014      ; 0.992      ;
; 0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.102      ; 1.087      ;
; 0.785 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.102      ; 1.099      ;
; 0.789 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.054      ; 1.055      ;
; 0.793 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.054      ; 1.059      ;
; 0.804 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 1.040      ;
; 0.812 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.054      ; 1.078      ;
; 0.813 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.052      ; 1.077      ;
; 0.822 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 1.058      ;
; 0.829 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.400      ; 1.483      ;
; 0.831 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.052      ; 1.095      ;
; 0.834 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.054      ; 1.100      ;
; 0.837 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.052      ; 1.101      ;
; 0.840 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.052      ; 1.104      ;
; 0.844 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.054      ; 1.110      ;
; 0.873 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.307      ; 1.434      ;
; 0.880 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.053      ; 1.145      ;
; 0.882 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.634      ; 1.770      ;
; 0.883 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.277      ; 1.414      ;
; 0.884 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.104      ; 1.200      ;
; 0.887 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.307      ; 1.448      ;
; 0.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.105      ; 1.206      ;
; 0.895 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.307      ; 1.456      ;
; 0.905 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.313      ; 1.472      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 1.152      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.028      ; 1.162      ;
; 0.922 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.313      ; 1.489      ;
; 0.928 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; -0.111     ; 1.029      ;
; 0.928 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.054      ; 1.194      ;
; 0.937 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.277      ; 1.468      ;
; 0.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.282      ; 1.473      ;
; 0.938 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.313      ; 1.505      ;
; 0.938 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.640      ; 1.832      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.052      ; 1.205      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.312      ; 1.515      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.391      ; 1.553      ;
; 0.954 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.391      ; 1.557      ;
; 0.958 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.634      ; 1.846      ;
; 0.958 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.634      ; 1.846      ;
; 0.966 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.640      ; 1.860      ;
; 0.971 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.014      ; 1.197      ;
; 0.989 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 1.225      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.152      ;
; 0.420 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.158      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.174      ;
; 0.440 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.167      ;
; 0.446 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.177      ;
; 0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[8]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.181      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.185      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[8]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state.st_sdram_done                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state.st_sdram_done                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.191      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[20]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[20]                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[9]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.198      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.204      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.208      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.207      ;
; 0.475 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.210      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.776      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[5]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.200      ;
; 0.487 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[0]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.780      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[5]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.785      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[6]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.786      ;
; 0.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.152      ;
; 0.497 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.224      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.504 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.239      ;
; 0.504 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.231      ;
; 0.505 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.237      ;
; 0.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.800      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.512 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.227      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.246      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp|dffe10a[1]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.811      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp|dffe10a[5]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.453 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.492 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.785      ;
; 0.494 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.787      ;
; 0.501 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.503 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.795      ;
; 0.708 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.001      ;
; 0.755 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.050      ;
; 0.758 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.051      ;
; 0.763 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.776 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.069      ;
; 0.777 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.069      ;
; 0.782 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.075      ;
; 0.788 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.081      ;
; 0.943 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.236      ;
; 1.118 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.412      ;
; 1.127 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.429      ;
; 1.249 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.543      ;
; 1.257 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.550      ;
; 1.259 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.552      ;
; 1.265 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.560      ;
; 1.274 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.567      ;
; 1.284 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.577      ;
; 1.362 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.655      ;
; 1.369 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.662      ;
; 1.370 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.663      ;
; 1.388 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.681      ;
; 1.390 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.683      ;
; 1.397 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.690      ;
; 1.398 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.691      ;
; 1.405 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.698      ;
; 1.415 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.708      ;
; 1.451 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.744      ;
; 1.452 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.745      ;
; 1.453 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.746      ;
; 1.528 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.821      ;
; 1.529 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.822      ;
; 1.538 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.831      ;
; 1.546 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.839      ;
; 1.555 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.848      ;
; 1.564 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.857      ;
; 1.581 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.869      ;
; 1.581 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.869      ;
; 1.581 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.869      ;
; 1.593 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.886      ;
; 1.638 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.931      ;
; 1.645 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.938      ;
; 1.645 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.938      ;
; 1.669 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.962      ;
; 1.686 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.979      ;
; 1.704 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.997      ;
; 1.792 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.085      ;
; 1.804 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.097      ;
; 1.812 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.105      ;
; 1.935 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.228      ;
; 1.992 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.285      ;
; 2.000 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.293      ;
; 2.070 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.363      ;
; 2.077 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.370      ;
; 2.078 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.371      ;
; 2.082 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.375      ;
; 2.083 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.376      ;
; 2.089 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.382      ;
; 2.217 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.510      ;
; 2.224 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.517      ;
; 2.224 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.517      ;
; 2.254 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.547      ;
; 2.255 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.548      ;
; 2.307 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.600      ;
; 2.376 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.669      ;
; 2.383 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.676      ;
; 2.383 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.676      ;
; 2.384 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.677      ;
; 2.429 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.722      ;
; 2.500 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.793      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.387 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.576      ;
; 5.387 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.576      ;
; 5.387 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.576      ;
; 5.387 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.576      ;
; 5.387 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.576      ;
; 5.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.576      ;
; 5.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.576      ;
; 5.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.576      ;
; 5.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.576      ;
; 5.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.576      ;
; 5.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.576      ;
; 5.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.576      ;
; 5.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.576      ;
; 5.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.576      ;
; 5.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.576      ;
; 5.441 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.537      ;
; 5.441 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.537      ;
; 5.441 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.537      ;
; 5.441 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.537      ;
; 5.441 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.537      ;
; 5.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.537      ;
; 5.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.537      ;
; 5.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.537      ;
; 5.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.537      ;
; 5.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.537      ;
; 5.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.537      ;
; 5.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.537      ;
; 5.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.537      ;
; 5.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.537      ;
; 5.643 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.968      ; 6.346      ;
; 5.643 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.968      ; 6.346      ;
; 5.751 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.212      ;
; 5.751 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.212      ;
; 5.751 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.212      ;
; 5.751 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.212      ;
; 5.751 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.212      ;
; 5.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.192      ;
; 5.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.192      ;
; 5.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.192      ;
; 5.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.192      ;
; 5.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.942      ; 6.192      ;
; 5.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.212      ;
; 5.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.212      ;
; 5.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.212      ;
; 5.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.212      ;
; 5.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.212      ;
; 5.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.212      ;
; 5.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.212      ;
; 5.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.212      ;
; 5.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.212      ;
; 5.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.212      ;
; 5.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.173      ;
; 5.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.173      ;
; 5.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.173      ;
; 5.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.173      ;
; 5.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.173      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.192      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.192      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.192      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.192      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.192      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.192      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.192      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.192      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.192      ;
; 5.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.981      ; 6.192      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.153      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.153      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.153      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.153      ;
; 5.825 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.957      ; 6.153      ;
; 5.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.173      ;
; 5.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.173      ;
; 5.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.173      ;
; 5.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.173      ;
; 5.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.173      ;
; 5.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.173      ;
; 5.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.173      ;
; 5.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.173      ;
; 5.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.173      ;
; 5.874 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.153      ;
; 5.874 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.153      ;
; 5.874 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.153      ;
; 5.874 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.153      ;
; 5.874 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.153      ;
; 5.874 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.153      ;
; 5.874 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.153      ;
; 5.874 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.153      ;
; 5.874 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.006      ; 6.153      ;
; 6.004 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.968      ; 5.985      ;
; 6.004 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.968      ; 5.985      ;
; 6.027 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.968      ; 5.962      ;
; 6.027 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.968      ; 5.962      ;
; 6.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.396      ; 6.070      ;
; 6.387 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.436      ; 6.070      ;
; 6.705 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.396      ; 5.712      ;
; 6.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.396      ; 5.686      ;
; 6.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.436      ; 5.712      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.436      ; 5.686      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 6.107      ;
; 5.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 6.107      ;
; 5.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 6.107      ;
; 5.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 6.107      ;
; 5.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 6.107      ;
; 5.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 6.107      ;
; 5.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 6.107      ;
; 5.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 6.357      ;
; 5.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 6.357      ;
; 5.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 6.357      ;
; 5.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 6.357      ;
; 5.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 6.357      ;
; 5.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 6.357      ;
; 5.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 6.357      ;
; 5.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 6.357      ;
; 5.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 6.357      ;
; 5.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 6.357      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.762      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.762      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.762      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.762      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.762      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.762      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.762      ;
; 6.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 5.993      ;
; 6.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 5.993      ;
; 6.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 5.993      ;
; 6.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 5.993      ;
; 6.181 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 5.993      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.730      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.730      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.730      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.730      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.730      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.730      ;
; 6.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.005      ; 5.730      ;
; 6.201 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 5.973      ;
; 6.201 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 5.973      ;
; 6.201 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 5.973      ;
; 6.201 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 5.973      ;
; 6.201 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.263      ; 5.973      ;
; 6.231 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 5.993      ;
; 6.231 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 5.993      ;
; 6.231 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 5.993      ;
; 6.231 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 5.993      ;
; 6.231 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 5.993      ;
; 6.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 5.973      ;
; 6.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 5.973      ;
; 6.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 5.973      ;
; 6.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 5.973      ;
; 6.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.313      ; 5.973      ;
; 6.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.696      ;
; 6.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.696      ;
; 6.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.696      ;
; 6.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.696      ;
; 6.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.696      ;
; 6.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.696      ;
; 6.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.696      ;
; 6.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.696      ;
; 6.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.696      ;
; 6.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.696      ;
; 6.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.696      ;
; 6.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.696      ;
; 6.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.696      ;
; 6.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.696      ;
; 6.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.696      ;
; 6.565 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.696      ;
; 6.841 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.380      ;
; 6.841 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.380      ;
; 6.841 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.380      ;
; 6.841 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.380      ;
; 6.841 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.380      ;
; 6.873 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.348      ;
; 6.873 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.348      ;
; 6.873 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.348      ;
; 6.873 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.348      ;
; 6.873 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.310      ; 5.348      ;
; 6.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.380      ;
; 6.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.380      ;
; 6.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.380      ;
; 6.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.380      ;
; 6.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.380      ;
; 6.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.380      ;
; 6.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.380      ;
; 6.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.380      ;
; 6.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.380      ;
; 6.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.380      ;
; 6.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.380      ;
; 6.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.348      ;
; 6.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.348      ;
; 6.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.348      ;
; 6.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.348      ;
; 6.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.348      ;
; 6.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.348      ;
; 6.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.348      ;
; 6.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.348      ;
; 6.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.348      ;
; 6.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.348      ;
; 6.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.350      ; 5.348      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.101      ;
; 1.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.101      ;
; 1.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.101      ;
; 1.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.101      ;
; 1.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.101      ;
; 1.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.101      ;
; 1.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.101      ;
; 1.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.101      ;
; 1.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.101      ;
; 1.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.101      ;
; 1.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.101      ;
; 1.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.119      ;
; 1.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.119      ;
; 1.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.119      ;
; 1.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.119      ;
; 1.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.119      ;
; 1.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.119      ;
; 1.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.119      ;
; 1.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.119      ;
; 1.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.119      ;
; 1.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.119      ;
; 1.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.119      ;
; 1.959 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.101      ;
; 1.959 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.101      ;
; 1.959 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.101      ;
; 1.959 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.101      ;
; 1.959 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.101      ;
; 1.977 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.119      ;
; 1.977 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.119      ;
; 1.977 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.119      ;
; 1.977 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.119      ;
; 1.977 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.119      ;
; 2.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.417      ;
; 2.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.417      ;
; 2.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.417      ;
; 2.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.417      ;
; 2.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.417      ;
; 2.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.417      ;
; 2.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.417      ;
; 2.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.417      ;
; 2.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.417      ;
; 2.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.417      ;
; 2.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.891      ; 5.417      ;
; 2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.417      ;
; 2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.417      ;
; 2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.417      ;
; 2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.417      ;
; 2.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.850      ; 5.417      ;
; 2.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.669      ;
; 2.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.669      ;
; 2.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.669      ;
; 2.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.669      ;
; 2.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.669      ;
; 2.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.700      ;
; 2.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.700      ;
; 2.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.700      ;
; 2.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.700      ;
; 2.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.700      ;
; 2.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.669      ;
; 2.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.669      ;
; 2.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.669      ;
; 2.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.669      ;
; 2.576 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.669      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.700      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.700      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.700      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.700      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.700      ;
; 2.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.496      ;
; 2.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.496      ;
; 2.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.496      ;
; 2.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.496      ;
; 2.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.496      ;
; 2.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.496      ;
; 2.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.496      ;
; 2.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.514      ;
; 2.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.514      ;
; 2.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.514      ;
; 2.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.514      ;
; 2.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.514      ;
; 2.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.514      ;
; 2.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.514      ;
; 2.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.954      ;
; 2.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.954      ;
; 2.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.954      ;
; 2.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.954      ;
; 2.810 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.852      ; 5.954      ;
; 2.861 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.954      ;
; 2.861 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.954      ;
; 2.861 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.954      ;
; 2.861 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.954      ;
; 2.861 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.801      ; 5.954      ;
; 2.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.784      ;
; 2.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.784      ;
; 2.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.784      ;
; 2.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.784      ;
; 2.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.784      ;
; 2.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.784      ;
; 2.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.531      ; 5.784      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 2.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.977      ; 5.451      ;
; 2.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.977      ; 5.478      ;
; 2.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.935      ; 5.451      ;
; 2.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.935      ; 5.478      ;
; 2.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.977      ; 5.736      ;
; 2.589 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.935      ; 5.736      ;
; 3.012 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.489      ; 5.713      ;
; 3.012 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.489      ; 5.713      ;
; 3.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.489      ; 5.744      ;
; 3.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.489      ; 5.744      ;
; 3.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.833      ;
; 3.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.833      ;
; 3.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.833      ;
; 3.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.833      ;
; 3.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.833      ;
; 3.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.833      ;
; 3.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.833      ;
; 3.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.833      ;
; 3.092 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.833      ;
; 3.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.864      ;
; 3.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.864      ;
; 3.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.864      ;
; 3.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.864      ;
; 3.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.864      ;
; 3.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.864      ;
; 3.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.864      ;
; 3.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.864      ;
; 3.123 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 5.864      ;
; 3.143 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 5.833      ;
; 3.143 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 5.833      ;
; 3.143 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 5.833      ;
; 3.143 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 5.833      ;
; 3.143 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 5.833      ;
; 3.171 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.886      ;
; 3.171 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.886      ;
; 3.171 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.886      ;
; 3.171 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.886      ;
; 3.171 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.886      ;
; 3.171 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.886      ;
; 3.171 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.886      ;
; 3.171 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.886      ;
; 3.171 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.886      ;
; 3.171 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.886      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 5.864      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 5.864      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 5.864      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 5.864      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 5.864      ;
; 3.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.917      ;
; 3.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.917      ;
; 3.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.917      ;
; 3.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.917      ;
; 3.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.917      ;
; 3.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.917      ;
; 3.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.917      ;
; 3.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.917      ;
; 3.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.917      ;
; 3.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 5.917      ;
; 3.212 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 5.886      ;
; 3.212 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 5.886      ;
; 3.212 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 5.886      ;
; 3.212 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 5.886      ;
; 3.212 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 5.886      ;
; 3.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 5.917      ;
; 3.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 5.917      ;
; 3.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 5.917      ;
; 3.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 5.917      ;
; 3.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 5.917      ;
; 3.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.489      ; 5.998      ;
; 3.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.489      ; 5.998      ;
; 3.377 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 6.118      ;
; 3.377 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 6.118      ;
; 3.377 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 6.118      ;
; 3.377 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 6.118      ;
; 3.377 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 6.118      ;
; 3.377 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 6.118      ;
; 3.377 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 6.118      ;
; 3.377 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 6.118      ;
; 3.377 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.529      ; 6.118      ;
; 3.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 6.118      ;
; 3.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 6.118      ;
; 3.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 6.118      ;
; 3.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 6.118      ;
; 3.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.478      ; 6.118      ;
; 3.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 6.171      ;
; 3.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 6.171      ;
; 3.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 6.171      ;
; 3.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 6.171      ;
; 3.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 6.171      ;
; 3.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 6.171      ;
; 3.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 6.171      ;
; 3.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 6.171      ;
; 3.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 6.171      ;
; 3.456 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.503      ; 6.171      ;
; 3.497 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 6.171      ;
; 3.497 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 6.171      ;
; 3.497 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 6.171      ;
; 3.497 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 6.171      ;
; 3.497 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.462      ; 6.171      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                       ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                       ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                      ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                       ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                       ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                       ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                       ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                       ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                       ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                       ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                       ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                          ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]                  ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]                  ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]                  ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[1]    ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[4]    ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                   ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                   ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                          ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                          ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                          ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                          ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                          ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                           ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                           ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                           ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                           ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                           ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                           ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                           ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                           ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                           ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                        ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                        ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[20]                                                                                                               ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[23]                                                                                                               ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                        ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[13]                                                                                                               ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[14]                                                                                                               ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[15]                                                                                                               ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[16]                                                                                                               ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[17]                                                                                                               ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[22]                                                                                                               ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                                   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[10] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[11] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[8]  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[9]  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[0]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[1]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[2]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[3]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[4]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[10]                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[8]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[9]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.779 ; 4.967        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.779 ; 4.967        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.812 ; 5.032        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.812 ; 5.032        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.871 ; 5.059        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.872 ; 5.060        ; 0.188          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.967 ; 4.967        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[8]|clk                                   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[9]|clk                                   ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u1_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 4.987 ; 4.987        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[8]|clk                                   ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[9]|clk                                   ;
; 5.012 ; 5.012        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.663 ; 9.883        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                         ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                         ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                         ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                         ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ;
; 9.667 ; 9.902        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.668 ; 9.888        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                         ;
; 9.668 ; 9.888        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                         ;
; 9.668 ; 9.888        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                         ;
; 9.668 ; 9.888        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                         ;
; 9.668 ; 9.888        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                         ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.670 ; 9.905        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.670 ; 9.905        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                         ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                         ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                         ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                           ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                           ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.675 ; 9.895        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                           ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                         ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                         ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                         ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                         ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                         ;
; 9.683 ; 9.903        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.705 ; 9.940        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.708 ; 9.943        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.708 ; 9.943        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.708 ; 9.943        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.709 ; 9.944        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.711 ; 9.946        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.711 ; 9.946        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.712 ; 9.947        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.712 ; 9.947        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.804 ; 10.039       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.804 ; 10.039       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.805 ; 10.040       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.805 ; 10.040       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.806 ; 10.041       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.807 ; 10.042       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.808 ; 10.043       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.808 ; 10.043       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.810 ; 10.045       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.848 ; 10.083       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.848 ; 10.083       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.850 ; 10.085       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.871 ; 9.871        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a4|clk0                                                                                    ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.652 ; 9.872        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.652 ; 9.872        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.652 ; 9.872        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.655 ; 9.875        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.660 ; 9.880        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                         ;
; 9.660 ; 9.880        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                         ;
; 9.660 ; 9.880        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                         ;
; 9.660 ; 9.880        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                         ;
; 9.660 ; 9.880        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                         ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                         ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                         ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                         ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                           ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                         ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                         ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                         ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                         ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                         ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                         ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                         ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                         ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                         ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.669 ; 9.889        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.673 ; 9.908        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.676 ; 9.911        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.676 ; 9.911        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.681 ; 9.916        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.682 ; 9.917        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.684 ; 9.919        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.684 ; 9.919        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.685 ; 9.920        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.685 ; 9.920        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.685 ; 9.920        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.688 ; 9.923        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.688 ; 9.923        ; 0.235          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                           ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                           ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.830 ; 10.065       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.830 ; 10.065       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.832 ; 10.067       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.832 ; 10.067       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.832 ; 10.067       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.834 ; 10.069       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.834 ; 10.069       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.834 ; 10.069       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.836 ; 10.071       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.843 ; 10.078       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.843 ; 10.078       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.845 ; 10.080       ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.856 ; 10.044       ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 2.655 ; 2.886 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; 2.508 ; 2.774 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; 2.655 ; 2.886 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; 2.523 ; 2.752 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; 2.220 ; 2.489 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; 2.217 ; 2.488 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; 2.193 ; 2.448 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; 2.312 ; 2.554 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; 2.281 ; 2.517 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; 5.253 ; 5.393 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; 2.842 ; 3.095 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; 2.940 ; 3.116 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; 2.185 ; 2.454 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; 2.165 ; 2.434 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; 2.522 ; 2.714 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; 2.484 ; 2.694 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; 2.508 ; 2.702 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; 2.497 ; 2.700 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; 2.940 ; 3.116 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; 2.073 ; 2.314 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; 4.216 ; 4.203 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; 2.327 ; 2.551 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; 5.431 ; 5.733 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.431 ; 5.733 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.308 ; 5.520 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.147 ; 5.326 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.315 ; 5.519 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.744 ; 4.953 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.730 ; 4.933 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.290 ; 5.543 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.288 ; 5.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.175 ; 5.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.742 ; 4.912 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.693 ; 4.871 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.718 ; 4.919 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.738 ; 4.906 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.808 ; 5.014 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.785 ; 5.002 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.763 ; 4.978 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 3.302 ; 3.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 5.872 ; 6.183 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 5.872 ; 6.183 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 5.415 ; 5.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 5.154 ; 5.387 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -1.586 ; -1.823 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; -1.864 ; -2.116 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; -2.074 ; -2.270 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; -1.907 ; -2.119 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; -1.616 ; -1.858 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; -1.607 ; -1.859 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; -1.586 ; -1.823 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; -1.733 ; -1.952 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; -1.675 ; -1.886 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; -2.025 ; -2.305 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; -2.361 ; -2.604 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; -1.608 ; -1.820 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; -1.628 ; -1.893 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; -1.612 ; -1.876 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; -2.049 ; -2.220 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; -2.011 ; -2.200 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; -2.034 ; -2.207 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; -2.023 ; -2.206 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; -1.608 ; -1.820 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; -1.612 ; -1.834 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; -1.446 ; -1.686 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; -1.870 ; -2.085 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; -3.899 ; -4.054 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -4.619 ; -4.909 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.506 ; -4.706 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -4.334 ; -4.491 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.512 ; -4.704 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.947 ; -4.134 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.934 ; -4.114 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.484 ; -4.727 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.487 ; -4.669 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.362 ; -4.526 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.946 ; -4.094 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.899 ; -4.054 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.922 ; -4.100 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.942 ; -4.088 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -4.025 ; -4.220 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.987 ; -4.181 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.966 ; -4.158 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.551 ; -2.697 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -4.353 ; -4.577 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -5.043 ; -5.341 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -4.604 ; -4.893 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -4.353 ; -4.577 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 7.027  ; 7.145  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 5.197  ; 5.350  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.488  ; 5.641  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.506  ; 5.655  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.275  ; 5.438  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.672  ; 5.896  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 5.231  ; 5.393  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.106  ; 5.224  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.427  ; 5.596  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 6.178  ; 6.337  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.210  ; 5.308  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 7.027  ; 7.145  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 5.449  ; 5.616  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.383  ; 5.537  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.238  ; 5.407  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.238  ; 5.407  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 5.223  ; 5.302  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 6.856  ; 7.037  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.297  ; 4.278  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.398  ; 4.503  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 7.743  ; 7.663  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.617  ; 6.331  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.120  ; 6.021  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 7.008  ; 6.904  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.786  ; 6.559  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.434  ; 6.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.743  ; 7.663  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 7.225  ; 6.932  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 7.331  ; 7.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.566  ; 5.406  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.157  ; 6.016  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.393  ; 6.181  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.786  ; 5.685  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.793  ; 5.718  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.172  ; 6.081  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.835  ; 6.651  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.738  ; 5.663  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.728  ; 5.870  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 6.805  ; 6.988  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 14.823 ; 14.606 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 8.232  ; 8.111  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 13.509 ; 13.276 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 13.076 ; 12.867 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 12.891 ; 12.691 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 13.004 ; 12.844 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 13.509 ; 13.276 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 13.178 ; 12.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 13.196 ; 13.006 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 12.588 ; 12.419 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 12.828 ; 12.653 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 13.160 ; 13.073 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 13.089 ; 13.001 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 13.324 ; 13.062 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 13.490 ; 13.246 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 13.269 ; 13.023 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 13.215 ; 12.970 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 12.395 ; 12.163 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 12.977 ; 12.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 6.249  ; 6.170  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.517 ; 4.632 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.609 ; 4.759 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.887 ; 5.036 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.905 ; 5.049 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.683 ; 4.842 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.065 ; 5.282 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.643 ; 4.800 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.517 ; 4.632 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.828 ; 4.992 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.551 ; 5.705 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.620 ; 4.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.423 ; 6.533 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.850 ; 5.011 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.786 ; 4.935 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.630 ; 4.707 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.644 ; 4.807 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.630 ; 4.707 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 6.201 ; 6.376 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.745 ; 3.726 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 3.842 ; 3.945 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 4.963 ; 4.809 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.974 ; 5.697 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.491 ; 5.394 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 6.343 ; 6.242 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.130 ; 5.910 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.792 ; 5.573 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.107 ; 7.032 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.557 ; 6.273 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.654 ; 6.530 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.963 ; 4.809 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.527 ; 5.389 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.757 ; 5.553 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.174 ; 5.076 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.181 ; 5.108 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.545 ; 5.456 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.181 ; 6.003 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.129 ; 5.056 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.113 ; 5.250 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 6.147 ; 6.325 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.725 ;       ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.620 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 9.164 ; 8.814 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 5.471 ; 5.433 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 8.477 ; 8.244 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 9.151 ; 8.971 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.972 ; 8.804 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 9.083 ; 8.950 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 9.533 ; 9.356 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.246 ; 9.038 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 9.227 ; 9.048 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.679 ; 8.542 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.873 ; 8.756 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 9.235 ; 9.058 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 9.167 ; 8.992 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 9.387 ; 9.160 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 9.508 ; 9.281 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 9.335 ; 9.120 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 9.283 ; 9.069 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.477 ; 8.244 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 9.056 ; 8.885 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 5.621 ; 5.541 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 6.355  ; 6.278  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 7.251  ; 7.137  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 7.409  ; 7.311  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 7.818  ; 7.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 7.412  ; 7.314  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 8.245  ; 8.147  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 9.320  ; 9.322  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 7.251  ; 7.137  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 7.412  ; 7.314  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 6.355  ; 6.278  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 8.272  ; 8.174  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 8.361  ; 8.284  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 8.336  ; 8.259  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 8.361  ; 8.284  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 8.361  ; 8.284  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 8.334  ; 8.257  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 8.334  ; 8.257  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 14.074 ; 13.960 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 15.222 ; 15.108 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 14.905 ; 14.791 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 14.905 ; 14.791 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 14.893 ; 14.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 14.893 ; 14.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 14.893 ; 14.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 14.882 ; 14.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 14.882 ; 14.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 15.222 ; 15.108 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 14.897 ; 14.783 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 15.222 ; 15.108 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 14.651 ; 14.537 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 14.651 ; 14.537 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 14.074 ; 13.960 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 14.074 ; 13.960 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 14.893 ; 14.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.736 ; 5.659 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.557 ; 6.443 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.744 ; 6.646 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 7.137 ; 7.039 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.747 ; 6.649 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 7.546 ; 7.448 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.637 ; 8.639 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.557 ; 6.443 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.747 ; 6.649 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.736 ; 5.659 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 7.572 ; 7.474 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 7.661 ; 7.584 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 7.638 ; 7.561 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 7.661 ; 7.584 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 7.661 ; 7.584 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 7.635 ; 7.558 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 7.635 ; 7.558 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 8.418 ; 8.304 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 9.520 ; 9.406 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 9.216 ; 9.102 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 9.216 ; 9.102 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 9.204 ; 9.090 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 9.204 ; 9.090 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 9.205 ; 9.091 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 9.194 ; 9.080 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 9.194 ; 9.080 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 9.520 ; 9.406 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 9.208 ; 9.094 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 9.520 ; 9.406 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.972 ; 8.858 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.972 ; 8.858 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.418 ; 8.304 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.418 ; 8.304 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 9.205 ; 9.091 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 6.054     ; 6.131     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.896     ; 7.010     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 7.020     ; 7.118     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 7.389     ; 7.487     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 7.022     ; 7.120     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 7.790     ; 7.888     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.991     ; 8.989     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.896     ; 7.010     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 7.022     ; 7.120     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 6.054     ; 6.131     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 7.816     ; 7.914     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 7.926     ; 8.003     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 7.905     ; 7.982     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 7.926     ; 8.003     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 7.926     ; 8.003     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 7.900     ; 7.977     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 7.900     ; 7.977     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 13.809    ; 13.923    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 14.891    ; 15.005    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 14.628    ; 14.742    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 14.628    ; 14.742    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 14.613    ; 14.727    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 14.613    ; 14.727    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 14.604    ; 14.718    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 14.540    ; 14.654    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 14.540    ; 14.654    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 14.891    ; 15.005    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 14.618    ; 14.732    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 14.891    ; 15.005    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 14.279    ; 14.393    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 14.279    ; 14.393    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 13.809    ; 13.923    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 13.809    ; 13.923    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 14.604    ; 14.718    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.444     ; 5.521     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.211     ; 6.325     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.367     ; 6.465     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 6.721     ; 6.819     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.369     ; 6.467     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 7.106     ; 7.204     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.321     ; 8.319     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.211     ; 6.325     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.369     ; 6.467     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.444     ; 5.521     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 7.131     ; 7.229     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 7.241     ; 7.318     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 7.221     ; 7.298     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 7.241     ; 7.318     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 7.241     ; 7.318     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 7.216     ; 7.293     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 7.216     ; 7.293     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 8.019     ; 8.133     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 9.058     ; 9.172     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.806     ; 8.920     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.806     ; 8.920     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 8.791     ; 8.905     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.791     ; 8.905     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 8.782     ; 8.896     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.721     ; 8.835     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.721     ; 8.835     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 9.058     ; 9.172     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.796     ; 8.910     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 9.058     ; 9.172     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.471     ; 8.585     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.471     ; 8.585     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.019     ; 8.133     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 8.019     ; 8.133     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.782     ; 8.896     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 120.03 MHz ; 120.03 MHz      ; cam1_pclk                                         ;      ;
; 121.68 MHz ; 121.68 MHz      ; cam0_pclk                                         ;      ;
; 129.95 MHz ; 129.95 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 300.66 MHz ; 300.66 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.105 ; 0.000         ;
; cam1_pclk                                         ; 3.959 ; 0.000         ;
; cam0_pclk                                         ; 5.538 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 6.674 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; cam1_pclk                                         ; 0.254 ; 0.000         ;
; cam0_pclk                                         ; 0.285 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.394 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; cam1_pclk ; 5.661 ; 0.000             ;
; cam0_pclk ; 6.074 ; 0.000             ;
+-----------+-------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; cam0_pclk ; 1.814 ; 0.000            ;
; cam1_pclk ; 2.137 ; 0.000            ;
+-----------+-------+------------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.715 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.716 ; 0.000         ;
; cam1_pclk                                         ; 9.488 ; 0.000         ;
; cam0_pclk                                         ; 9.557 ; 0.000         ;
; sys_clk                                           ; 9.943 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.105 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.756      ;
; 2.193 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.668      ;
; 2.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.642      ;
; 2.341 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.606      ;
; 2.344 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.605      ;
; 2.357 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.590      ;
; 2.380 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.569      ;
; 2.396 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.553      ;
; 2.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.531      ;
; 2.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.531      ;
; 2.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.529      ;
; 2.437 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.424      ;
; 2.438 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.423      ;
; 2.438 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.423      ;
; 2.439 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.422      ;
; 2.440 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.421      ;
; 2.440 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.421      ;
; 2.448 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.501      ;
; 2.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.488      ;
; 2.464 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.397      ;
; 2.467 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 7.382      ;
; 2.468 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.382      ;
; 2.478 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[23]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 7.371      ;
; 2.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.465      ;
; 2.497 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.452      ;
; 2.500 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.449      ;
; 2.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.436      ;
; 2.523 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[14]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.327      ;
; 2.525 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.336      ;
; 2.526 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.335      ;
; 2.526 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.335      ;
; 2.527 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.334      ;
; 2.528 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.333      ;
; 2.528 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 7.333      ;
; 2.539 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.311      ;
; 2.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.402      ;
; 2.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.402      ;
; 2.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.400      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[16]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[13]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[14]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[15]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[17]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.546 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[23]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.304      ;
; 2.555 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.372      ;
; 2.555 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 7.294      ;
; 2.556 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.294      ;
; 2.566 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[23]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 7.283      ;
; 2.567 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.382      ;
; 2.571 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.373      ;
; 2.571 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.373      ;
; 2.573 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.371      ;
; 2.591 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.336      ;
; 2.602 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.344      ;
; 2.602 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.344      ;
; 2.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.346      ;
; 2.604 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.342      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.320      ;
; 2.611 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[14]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.239      ;
; 2.619 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.330      ;
; 2.627 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.223      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[16]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[13]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[14]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[15]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[17]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.634 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[23]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.216      ;
; 2.656 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.291      ;
; 2.660 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 7.187      ;
; 2.671 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[13]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.179      ;
; 2.672 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[17]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.178      ;
; 2.692 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.255      ;
; 2.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.246      ;
; 2.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.246      ;
; 2.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.244      ;
; 2.703 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.224      ;
; 2.708 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.239      ;
; 2.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 7.214      ;
; 2.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.188      ;
; 2.744 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 7.103      ;
; 2.744 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 7.103      ;
; 2.746 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 7.101      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 3.959  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.491      ; 8.554      ;
; 5.984  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.188      ; 6.226      ;
; 6.051  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.188      ; 6.159      ;
; 6.249  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.495      ; 6.268      ;
; 6.280  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.495      ; 6.237      ;
; 6.285  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.188      ; 5.925      ;
; 6.305  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.188      ; 5.905      ;
; 6.375  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.188      ; 5.835      ;
; 6.385  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.188      ; 5.825      ;
; 6.503  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.495      ; 6.014      ;
; 6.661  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.495      ; 5.856      ;
; 6.681  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.495      ; 5.836      ;
; 11.669 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.047     ; 8.306      ;
; 11.696 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.212      ; 8.538      ;
; 11.974 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.407     ; 7.641      ;
; 12.098 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.051     ; 7.873      ;
; 12.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.255      ; 7.906      ;
; 12.623 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.616      ; 8.015      ;
; 12.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.053      ; 7.396      ;
; 12.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.486     ; 6.556      ;
; 12.985 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.313      ; 7.350      ;
; 13.002 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.486     ; 6.534      ;
; 13.007 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.051     ; 6.964      ;
; 13.033 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.486     ; 6.503      ;
; 13.064 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.170     ; 6.788      ;
; 13.079 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.053      ; 6.996      ;
; 13.086 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.170     ; 6.766      ;
; 13.117 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.170     ; 6.735      ;
; 13.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.051     ; 6.794      ;
; 13.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.053      ; 6.788      ;
; 13.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.250     ; 6.417      ;
; 13.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.486     ; 6.178      ;
; 13.441 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.212      ; 6.793      ;
; 13.442 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.170     ; 6.410      ;
; 13.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.255      ; 6.808      ;
; 13.525 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.674      ; 7.171      ;
; 13.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.040     ; 6.431      ;
; 13.605 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.040     ; 6.377      ;
; 13.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.250     ; 6.151      ;
; 13.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.040     ; 6.337      ;
; 13.648 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.053      ; 6.427      ;
; 13.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.040     ; 6.149      ;
; 13.887 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.371      ; 6.506      ;
; 14.021 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.264      ; 6.265      ;
; 14.042 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.212      ; 6.192      ;
; 14.043 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.264      ; 6.243      ;
; 14.074 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.264      ; 6.212      ;
; 14.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.025     ; 5.833      ;
; 14.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.025     ; 5.801      ;
; 14.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.407     ; 5.356      ;
; 14.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.407     ; 5.337      ;
; 14.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.051     ; 5.588      ;
; 14.399 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.264      ; 5.887      ;
; 14.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.051     ; 5.569      ;
; 14.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.407     ; 5.047      ;
; 14.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.457     ; 4.957      ;
; 14.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.457     ; 4.957      ;
; 14.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.051     ; 5.279      ;
; 14.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.126     ; 5.189      ;
; 14.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.126     ; 5.189      ;
; 14.785 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.160     ; 5.114      ;
; 14.786 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.165     ; 5.108      ;
; 14.786 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.165     ; 5.108      ;
; 14.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.161     ; 5.065      ;
; 14.834 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.166     ; 5.059      ;
; 14.834 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.166     ; 5.059      ;
; 14.869 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.156      ; 5.346      ;
; 14.870 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.151      ; 5.340      ;
; 14.870 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.151      ; 5.340      ;
; 14.893 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.292      ; 5.421      ;
; 14.915 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.292      ; 5.399      ;
; 14.917 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.155      ; 5.297      ;
; 14.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.150      ; 5.291      ;
; 14.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.150      ; 5.291      ;
; 14.946 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.292      ; 5.368      ;
; 14.963 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.407     ; 4.652      ;
; 14.965 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.407     ; 4.650      ;
; 15.087 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.051     ; 4.884      ;
; 15.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.051     ; 4.882      ;
; 15.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.242      ; 5.141      ;
; 15.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.247      ; 5.086      ;
; 15.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.242      ; 5.080      ;
; 15.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.135     ; 4.681      ;
; 15.244 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.140     ; 4.675      ;
; 15.244 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.140     ; 4.675      ;
; 15.244 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.558      ; 5.373      ;
; 15.270 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.313      ; 5.065      ;
; 15.271 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.292      ; 5.043      ;
; 15.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.326     ; 4.411      ;
; 15.289 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.313      ; 5.046      ;
; 15.304 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.563      ; 5.318      ;
; 15.305 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.558      ; 5.312      ;
; 15.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.181      ; 4.913      ;
; 15.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.176      ; 4.907      ;
; 15.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.176      ; 4.907      ;
; 15.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.449     ; 4.239      ;
; 15.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.449     ; 4.239      ;
; 15.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.449     ; 4.239      ;
; 15.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.449     ; 4.239      ;
; 15.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.449     ; 4.239      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.538  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.828      ; 6.202      ;
; 5.578  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.724      ; 6.058      ;
; 5.749  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.826      ; 5.989      ;
; 5.858  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.724      ; 5.778      ;
; 5.943  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.724      ; 5.693      ;
; 6.033  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.724      ; 5.603      ;
; 6.105  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.724      ; 5.531      ;
; 6.145  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.819      ; 5.586      ;
; 6.271  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.724      ; 5.365      ;
; 6.277  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.819      ; 5.454      ;
; 6.355  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.819      ; 5.376      ;
; 6.416  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.819      ; 5.315      ;
; 11.782 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.135     ; 8.105      ;
; 12.155 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.049     ; 7.818      ;
; 12.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.518     ; 7.344      ;
; 12.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.188     ; 7.630      ;
; 12.547 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.453     ; 7.022      ;
; 12.598 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.518     ; 6.906      ;
; 12.713 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.518     ; 6.791      ;
; 12.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.150     ; 7.140      ;
; 12.845 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.475     ; 6.702      ;
; 13.046 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.150     ; 6.826      ;
; 13.337 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.057     ; 6.628      ;
; 13.842 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.005      ; 6.185      ;
; 13.873 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.049     ; 6.100      ;
; 13.905 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.518     ; 5.599      ;
; 13.932 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.022     ; 6.068      ;
; 13.966 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.048     ; 6.008      ;
; 14.004 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.475     ; 5.543      ;
; 14.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.022     ; 5.953      ;
; 14.052 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.048     ; 5.922      ;
; 14.054 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.475     ; 5.493      ;
; 14.075 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.234     ; 5.713      ;
; 14.087 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.234     ; 5.701      ;
; 14.169 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.341     ; 5.512      ;
; 14.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.234     ; 5.577      ;
; 14.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.234     ; 5.538      ;
; 14.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.022     ; 5.740      ;
; 14.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.475     ; 5.092      ;
; 14.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.022     ; 5.379      ;
; 14.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.049     ; 5.326      ;
; 14.693 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.259      ; 5.588      ;
; 14.694 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.259      ; 5.587      ;
; 14.719 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.259      ; 5.562      ;
; 14.980 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.259      ; 5.301      ;
; 15.076 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.135     ; 4.811      ;
; 15.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.321      ; 5.145      ;
; 15.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.321      ; 5.144      ;
; 15.224 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.321      ; 5.119      ;
; 15.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.240      ; 4.968      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.094     ; 4.633      ;
; 15.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.240      ; 4.967      ;
; 15.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.240      ; 4.942      ;
; 15.368 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.135     ; 4.519      ;
; 15.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.321      ; 4.858      ;
; 15.525 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.025     ; 4.472      ;
; 15.526 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.025     ; 4.471      ;
; 15.551 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.025     ; 4.446      ;
; 15.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.240      ; 4.681      ;
; 15.605 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.049     ; 4.368      ;
; 15.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.188     ; 4.191      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.032     ; 4.190      ;
; 15.812 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.025     ; 4.185      ;
; 15.824 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.057     ; 4.141      ;
; 15.867 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.278      ; 4.433      ;
; 15.868 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.278      ; 4.432      ;
; 15.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.240      ; 4.390      ;
; 15.873 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.240      ; 4.389      ;
; 15.874 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.453     ; 3.695      ;
; 15.889 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.218      ; 4.351      ;
; 15.889 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.218      ; 4.351      ;
; 15.889 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.218      ; 4.351      ;
; 15.889 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.218      ; 4.351      ;
; 15.889 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.218      ; 4.351      ;
; 15.893 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.278      ; 4.407      ;
; 15.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.049     ; 4.076      ;
; 15.898 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.240      ; 4.364      ;
; 15.912 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.097     ; 4.013      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.674 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 3.256      ;
; 6.703 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 3.227      ;
; 6.722 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 3.208      ;
; 6.856 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 3.074      ;
; 6.859 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 3.071      ;
; 6.867 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 3.063      ;
; 6.945 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.985      ;
; 6.964 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.966      ;
; 7.000 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.930      ;
; 7.026 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.904      ;
; 7.066 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.864      ;
; 7.109 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.821      ;
; 7.130 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.800      ;
; 7.131 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.799      ;
; 7.131 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.799      ;
; 7.138 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.792      ;
; 7.195 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.735      ;
; 7.195 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.735      ;
; 7.202 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.728      ;
; 7.214 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.716      ;
; 7.214 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.716      ;
; 7.216 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.714      ;
; 7.221 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.709      ;
; 7.233 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.697      ;
; 7.268 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.662      ;
; 7.281 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.649      ;
; 7.326 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.604      ;
; 7.340 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.590      ;
; 7.341 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.589      ;
; 7.348 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.582      ;
; 7.359 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.571      ;
; 7.359 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.571      ;
; 7.366 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.564      ;
; 7.370 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.560      ;
; 7.373 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.557      ;
; 7.386 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.544      ;
; 7.418 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.512      ;
; 7.492 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.438      ;
; 7.492 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.438      ;
; 7.499 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.431      ;
; 7.518 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.412      ;
; 7.519 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.411      ;
; 7.531 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.399      ;
; 7.623 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.307      ;
; 7.623 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.307      ;
; 7.630 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.300      ;
; 7.670 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.260      ;
; 7.735 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.195      ;
; 7.761 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.169      ;
; 7.780 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.150      ;
; 7.796 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.134      ;
; 7.798 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.132      ;
; 7.819 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.111      ;
; 7.835 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.095      ;
; 7.861 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.069      ;
; 7.872 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.058      ;
; 7.906 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.024      ;
; 7.907 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.023      ;
; 7.945 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.985      ;
; 7.946 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.984      ;
; 7.961 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.969      ;
; 7.991 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.939      ;
; 7.998 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.932      ;
; 8.032 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.898      ;
; 8.033 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.897      ;
; 8.040 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.890      ;
; 8.048 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.882      ;
; 8.071 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.859      ;
; 8.072 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.858      ;
; 8.073 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.857      ;
; 8.112 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.818      ;
; 8.113 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.817      ;
; 8.116 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.814      ;
; 8.117 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.813      ;
; 8.158 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.772      ;
; 8.158 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.772      ;
; 8.162 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.768      ;
; 8.187 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.740      ;
; 8.187 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.740      ;
; 8.187 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.075     ; 1.740      ;
; 8.197 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.733      ;
; 8.197 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.733      ;
; 8.201 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.729      ;
; 8.238 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.692      ;
; 8.238 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.692      ;
; 8.242 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.688      ;
; 8.248 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.682      ;
; 8.250 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.680      ;
; 8.633 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.297      ;
; 8.754 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.176      ;
; 8.760 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.170      ;
; 8.764 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.166      ;
; 8.767 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.163      ;
; 8.768 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.162      ;
; 8.769 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.161      ;
; 8.770 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.160      ;
; 8.782 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.148      ;
; 8.783 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.147      ;
; 8.783 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 1.150      ;
; 8.827 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 1.103      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.641      ; 1.125      ;
; 0.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.641      ; 1.161      ;
; 0.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.821      ; 1.412      ;
; 0.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.821      ; 1.417      ;
; 0.369 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.821      ; 1.420      ;
; 0.428 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.424      ; 1.082      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.424      ; 1.091      ;
; 0.445 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.044      ; 0.684      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.424      ; 1.125      ;
; 0.474 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.250      ; 0.919      ;
; 0.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 0.742      ;
; 0.507 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 0.753      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.641      ; 1.385      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.641      ; 1.391      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 0.771      ;
; 0.532 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 0.778      ;
; 0.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.018      ; 0.750      ;
; 0.541 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 1.238      ; 2.009      ;
; 0.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.641      ; 1.414      ;
; 0.563 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.018      ; 0.776      ;
; 0.587 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.105      ; 0.887      ;
; 0.588 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.018      ; 0.801      ;
; 0.601 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 0.847      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.244      ; 1.083      ;
; 0.612 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.119      ; 0.926      ;
; 0.617 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.101      ; 0.913      ;
; 0.617 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.101      ; 0.913      ;
; 0.617 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.101      ; 0.913      ;
; 0.618 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.101      ; 0.914      ;
; 0.618 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.101      ; 0.914      ;
; 0.618 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.102      ; 0.915      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.829      ; 1.686      ;
; 0.629 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.244      ; 1.103      ;
; 0.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.244      ; 1.107      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.217      ; 1.089      ;
; 0.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.105      ; 0.952      ;
; 0.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.821      ; 1.703      ;
; 0.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.292      ; 1.139      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.218      ; 1.103      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.244      ; 1.132      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.105      ; 0.960      ;
; 0.660 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 0.906      ;
; 0.668 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 0.914      ;
; 0.669 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 0.915      ;
; 0.672 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 0.918      ;
; 0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.244      ; 1.147      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.244      ; 1.149      ;
; 0.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.018      ; 0.897      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.218      ; 1.140      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.938      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.939      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 0.939      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 0.946      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.829      ; 1.762      ;
; 0.708 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.105      ; 1.008      ;
; 0.710 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.009      ; 0.914      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 0.958      ;
; 0.718 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.250      ; 1.163      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.397      ; 1.354      ;
; 0.745 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.387      ; 1.362      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.405      ; 1.386      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.018      ; 0.965      ;
; 0.762 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.398      ; 1.390      ;
; 0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.397      ; 1.393      ;
; 0.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 1.018      ;
; 0.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.397      ; 1.403      ;
; 0.778 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 1.024      ;
; 0.782 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 1.028      ;
; 0.783 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 1.218      ; 2.231      ;
; 0.785 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 1.218      ; 2.233      ;
; 0.790 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.051      ; 1.036      ;
; 0.792 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.020      ; 1.007      ;
; 0.804 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.449      ; 1.448      ;
; 0.806 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.018      ; 1.019      ;
; 0.811 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.398      ; 1.439      ;
; 0.817 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.020      ; 1.032      ;
; 0.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.405      ; 1.462      ;
; 0.843 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.989      ; 4.027      ;
; 0.850 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.090      ; 1.135      ;
; 0.873 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.821      ; 1.924      ;
; 0.874 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.815      ; 1.919      ;
; 0.881 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                           ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.049      ; 1.125      ;
; 0.889 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 0.000        ; 0.814      ; 1.933      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.541      ; 1.056      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.541      ; 1.062      ;
; 0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.541      ; 1.064      ;
; 0.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.541      ; 1.098      ;
; 0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.541      ; 1.129      ;
; 0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.541      ; 1.135      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.684      ;
; 0.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.047      ; 0.717      ;
; 0.496 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.051      ; 0.742      ;
; 0.503 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.305      ; 1.038      ;
; 0.505 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.047      ; 0.747      ;
; 0.511 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.305      ; 1.046      ;
; 0.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.048      ; 0.774      ;
; 0.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.347      ;
; 0.544 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.264      ; 1.038      ;
; 0.547 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.356      ;
; 0.549 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.264      ; 1.043      ;
; 0.552 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.264      ; 1.046      ;
; 0.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.367      ;
; 0.563 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.372      ;
; 0.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.387      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.388      ;
; 0.590 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.399      ;
; 0.591 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.400      ;
; 0.592 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.401      ;
; 0.601 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.410      ;
; 0.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.047      ; 0.846      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.267      ; 1.105      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.417      ;
; 0.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.420      ;
; 0.616 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.102      ; 0.913      ;
; 0.617 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.102      ; 0.914      ;
; 0.618 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.102      ; 0.915      ;
; 0.618 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.102      ; 0.915      ;
; 0.642 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.051      ; 0.888      ;
; 0.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.463      ;
; 0.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.017      ; 0.891      ;
; 0.684 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                           ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.051      ; 0.930      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.936      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 0.941      ;
; 0.706 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.012      ; 0.913      ;
; 0.706 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.012      ; 0.913      ;
; 0.717 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.097      ; 1.009      ;
; 0.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.017      ; 0.941      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.097      ; 1.022      ;
; 0.734 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.051      ; 0.980      ;
; 0.738 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.051      ; 0.984      ;
; 0.756 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.047      ; 0.998      ;
; 0.757 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.051      ; 1.003      ;
; 0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.017      ; 0.978      ;
; 0.770 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.343      ; 1.343      ;
; 0.772 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.051      ; 1.018      ;
; 0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.048      ; 1.016      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.047      ; 1.023      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.048      ; 1.024      ;
; 0.781 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.051      ; 1.027      ;
; 0.786 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.595      ;
; 0.800 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.264      ; 1.294      ;
; 0.807 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.102      ; 1.104      ;
; 0.813 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.049      ; 1.057      ;
; 0.814 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.264      ; 1.308      ;
; 0.815 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.101      ; 1.111      ;
; 0.822 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.264      ; 1.316      ;
; 0.825 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.226      ; 1.281      ;
; 0.835 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.378      ; 1.408      ;
; 0.837 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.264      ; 1.331      ;
; 0.843 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 1.060      ;
; 0.843 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.378      ; 1.416      ;
; 0.848 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; -0.113     ; 0.930      ;
; 0.850 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.017      ; 1.062      ;
; 0.852 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.264      ; 1.346      ;
; 0.856 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.665      ;
; 0.858 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.048      ; 1.101      ;
; 0.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.670      ;
; 0.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.673      ;
; 0.867 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.264      ; 1.361      ;
; 0.868 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.051      ; 1.114      ;
; 0.870 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.226      ; 1.326      ;
; 0.875 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.229      ; 1.334      ;
; 0.876 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.579      ; 1.685      ;
; 0.877 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.267      ; 1.374      ;
; 0.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.271      ; 1.350      ;
; 0.897 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.012      ; 1.104      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.394 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.053      ;
; 0.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.058      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state.st_sdram_done                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state.st_sdram_done                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[8]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.070      ;
; 0.416 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[20]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[20]                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.063      ;
; 0.423 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.075      ;
; 0.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[8]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.077      ;
; 0.426 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.080      ;
; 0.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.089      ;
; 0.440 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.096      ;
; 0.440 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[9]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.092      ;
; 0.441 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.099      ;
; 0.444 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.101      ;
; 0.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.715      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[5]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.105      ;
; 0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[0]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.718      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[5]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.723      ;
; 0.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[6]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.724      ;
; 0.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.729      ;
; 0.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.096      ;
; 0.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.048      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.735      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.116      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.126      ;
; 0.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.129      ;
; 0.476 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.121      ;
; 0.478 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp|dffe10a[5]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp|dffe10a[1]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp|dffe10a[6]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.135      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                       ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.402 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.420 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.684      ;
; 0.420 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.684      ;
; 0.455 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.722      ;
; 0.457 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.724      ;
; 0.470 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.474 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.738      ;
; 0.659 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.926      ;
; 0.706 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.713 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.727 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.991      ;
; 0.731 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.998      ;
; 0.735 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.002      ;
; 0.736 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.003      ;
; 0.854 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.121      ;
; 1.029 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.298      ;
; 1.034 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.301      ;
; 1.042 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.309      ;
; 1.045 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.312      ;
; 1.047 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.314      ;
; 1.123 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.390      ;
; 1.129 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.396      ;
; 1.130 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.397      ;
; 1.149 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.420      ;
; 1.155 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.422      ;
; 1.156 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.423      ;
; 1.164 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.431      ;
; 1.250 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.517      ;
; 1.252 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.519      ;
; 1.263 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.530      ;
; 1.270 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.537      ;
; 1.271 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.538      ;
; 1.271 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.538      ;
; 1.277 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.544      ;
; 1.278 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.545      ;
; 1.289 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.556      ;
; 1.351 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.618      ;
; 1.351 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.618      ;
; 1.354 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.621      ;
; 1.372 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.639      ;
; 1.373 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.640      ;
; 1.394 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.661      ;
; 1.395 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.662      ;
; 1.400 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.667      ;
; 1.411 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.678      ;
; 1.433 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.699      ;
; 1.433 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.699      ;
; 1.433 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.699      ;
; 1.473 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.740      ;
; 1.495 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.762      ;
; 1.501 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.768      ;
; 1.508 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.775      ;
; 1.509 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.776      ;
; 1.516 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.783      ;
; 1.517 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.784      ;
; 1.648 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.915      ;
; 1.670 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.937      ;
; 1.681 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.948      ;
; 1.761 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.028      ;
; 1.855 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.122      ;
; 1.866 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.133      ;
; 1.902 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.169      ;
; 1.904 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.171      ;
; 1.909 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.176      ;
; 1.910 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.177      ;
; 1.911 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.178      ;
; 1.919 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.186      ;
; 2.016 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.283      ;
; 2.017 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.284      ;
; 2.044 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.311      ;
; 2.051 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.318      ;
; 2.052 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.319      ;
; 2.093 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.360      ;
; 2.132 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.399      ;
; 2.186 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.453      ;
; 2.193 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.460      ;
; 2.193 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.460      ;
; 2.225 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.492      ;
; 2.320 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.587      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 6.103      ;
; 5.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 6.103      ;
; 5.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 6.103      ;
; 5.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 6.103      ;
; 5.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 6.103      ;
; 5.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 6.103      ;
; 5.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 6.103      ;
; 5.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 6.103      ;
; 5.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 6.103      ;
; 5.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 6.103      ;
; 5.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 6.103      ;
; 5.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 6.103      ;
; 5.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 6.103      ;
; 5.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 6.103      ;
; 5.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 6.103      ;
; 5.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 6.058      ;
; 5.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 6.058      ;
; 5.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 6.058      ;
; 5.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 6.058      ;
; 5.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 6.058      ;
; 5.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 6.058      ;
; 5.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 6.058      ;
; 5.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 6.058      ;
; 5.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 6.058      ;
; 5.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 6.058      ;
; 5.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 6.058      ;
; 5.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 6.058      ;
; 5.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 6.058      ;
; 5.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 6.058      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.772      ; 5.883      ;
; 5.911 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.772      ; 5.883      ;
; 5.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 5.773      ;
; 5.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 5.773      ;
; 5.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 5.773      ;
; 5.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 5.773      ;
; 5.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 5.773      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 5.752      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 5.752      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 5.752      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 5.752      ;
; 6.012 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.742      ; 5.752      ;
; 6.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.773      ;
; 6.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.773      ;
; 6.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.773      ;
; 6.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.773      ;
; 6.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.773      ;
; 6.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.773      ;
; 6.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.773      ;
; 6.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.773      ;
; 6.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.773      ;
; 6.032 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.773      ;
; 6.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.752      ;
; 6.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.752      ;
; 6.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.752      ;
; 6.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.752      ;
; 6.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.752      ;
; 6.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.752      ;
; 6.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.752      ;
; 6.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.752      ;
; 6.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.752      ;
; 6.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.783      ; 5.752      ;
; 6.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 5.728      ;
; 6.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 5.728      ;
; 6.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 5.728      ;
; 6.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 5.728      ;
; 6.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 5.728      ;
; 6.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 5.707      ;
; 6.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 5.707      ;
; 6.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 5.707      ;
; 6.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 5.707      ;
; 6.078 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.763      ; 5.707      ;
; 6.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.728      ;
; 6.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.728      ;
; 6.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.728      ;
; 6.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.728      ;
; 6.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.728      ;
; 6.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.728      ;
; 6.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.728      ;
; 6.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.728      ;
; 6.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.728      ;
; 6.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.707      ;
; 6.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.707      ;
; 6.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.707      ;
; 6.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.707      ;
; 6.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.707      ;
; 6.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.707      ;
; 6.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.707      ;
; 6.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.707      ;
; 6.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.814      ; 5.707      ;
; 6.241 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.772      ; 5.553      ;
; 6.241 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.772      ; 5.553      ;
; 6.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.772      ; 5.532      ;
; 6.262 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.772      ; 5.532      ;
; 6.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.176      ; 5.591      ;
; 6.648 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.217      ; 5.591      ;
; 6.897 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.176      ; 5.301      ;
; 6.928 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.176      ; 5.270      ;
; 6.938 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.217      ; 5.301      ;
; 6.969 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 2.217      ; 5.270      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 6.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.884      ;
; 6.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.884      ;
; 6.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.884      ;
; 6.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.884      ;
; 6.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.884      ;
; 6.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.638      ;
; 6.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.638      ;
; 6.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.638      ;
; 6.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.638      ;
; 6.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.638      ;
; 6.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.638      ;
; 6.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.638      ;
; 6.122 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.884      ;
; 6.122 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.884      ;
; 6.122 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.884      ;
; 6.122 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.884      ;
; 6.122 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.884      ;
; 6.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.339      ;
; 6.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.339      ;
; 6.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.339      ;
; 6.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.339      ;
; 6.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.339      ;
; 6.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.339      ;
; 6.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.339      ;
; 6.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.554      ;
; 6.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.554      ;
; 6.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.554      ;
; 6.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.554      ;
; 6.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.554      ;
; 6.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.308      ;
; 6.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.308      ;
; 6.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.308      ;
; 6.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.308      ;
; 6.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.308      ;
; 6.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.308      ;
; 6.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.806      ; 5.308      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.533      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.533      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.533      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.533      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.046      ; 5.533      ;
; 6.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.554      ;
; 6.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.554      ;
; 6.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.554      ;
; 6.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.554      ;
; 6.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.554      ;
; 6.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.533      ;
; 6.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.533      ;
; 6.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.533      ;
; 6.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.533      ;
; 6.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.094      ; 5.533      ;
; 6.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 5.242      ;
; 6.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 5.242      ;
; 6.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 5.242      ;
; 6.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 5.242      ;
; 6.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 5.242      ;
; 6.795 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.242      ;
; 6.795 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.242      ;
; 6.795 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.242      ;
; 6.795 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.242      ;
; 6.795 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.242      ;
; 6.795 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.242      ;
; 6.795 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.242      ;
; 6.795 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.242      ;
; 6.795 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.242      ;
; 6.795 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.242      ;
; 6.795 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.242      ;
; 6.996 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 5.000      ;
; 6.996 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 5.000      ;
; 6.996 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 5.000      ;
; 6.996 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 5.000      ;
; 6.996 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 5.000      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 4.969      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 4.969      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 4.969      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 4.969      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.084      ; 4.969      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.000      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.000      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.000      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.000      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.000      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.000      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.000      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.000      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.000      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.000      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 5.000      ;
; 7.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 4.969      ;
; 7.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 4.969      ;
; 7.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 4.969      ;
; 7.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 4.969      ;
; 7.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 4.969      ;
; 7.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 4.969      ;
; 7.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 4.969      ;
; 7.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 4.969      ;
; 7.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 4.969      ;
; 7.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 4.969      ;
; 7.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 2.125      ; 4.969      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.695      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.695      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.695      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.695      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.695      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.695      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.695      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.695      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.695      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.695      ;
; 1.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.695      ;
; 1.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.715      ;
; 1.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.715      ;
; 1.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.715      ;
; 1.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.715      ;
; 1.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.715      ;
; 1.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.715      ;
; 1.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.715      ;
; 1.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.715      ;
; 1.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.715      ;
; 1.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.715      ;
; 1.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 4.715      ;
; 1.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 4.695      ;
; 1.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 4.695      ;
; 1.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 4.695      ;
; 1.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 4.695      ;
; 1.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 4.695      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 4.715      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 4.715      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 4.715      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 4.715      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 4.715      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 5.028      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 5.028      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 5.028      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 5.028      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 5.028      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 5.028      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 5.028      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 5.028      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 5.028      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 5.028      ;
; 2.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.606      ; 5.028      ;
; 2.190 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 5.028      ;
; 2.190 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 5.028      ;
; 2.190 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 5.028      ;
; 2.190 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 5.028      ;
; 2.190 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.563      ; 5.028      ;
; 2.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.254      ;
; 2.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.254      ;
; 2.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.254      ;
; 2.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.254      ;
; 2.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.254      ;
; 2.435 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.284      ;
; 2.435 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.284      ;
; 2.435 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.284      ;
; 2.435 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.284      ;
; 2.435 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.284      ;
; 2.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.254      ;
; 2.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.254      ;
; 2.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.254      ;
; 2.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.254      ;
; 2.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.254      ;
; 2.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.284      ;
; 2.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.284      ;
; 2.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.284      ;
; 2.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.284      ;
; 2.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.284      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.076      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.076      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.076      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.076      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.076      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.076      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.076      ;
; 2.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.096      ;
; 2.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.096      ;
; 2.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.096      ;
; 2.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.096      ;
; 2.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.096      ;
; 2.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.096      ;
; 2.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.096      ;
; 2.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.512      ;
; 2.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.512      ;
; 2.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.512      ;
; 2.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.512      ;
; 2.663 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.574      ; 5.512      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.512      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.512      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.512      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.512      ;
; 2.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.524      ; 5.512      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.353      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.353      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.353      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.353      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.353      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.353      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 2.273      ; 5.353      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 2.137 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.699      ; 5.031      ;
; 2.157 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.699      ; 5.051      ;
; 2.180 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.656      ; 5.031      ;
; 2.200 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.656      ; 5.051      ;
; 2.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.699      ; 5.317      ;
; 2.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.656      ; 5.317      ;
; 2.851 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.235      ; 5.281      ;
; 2.851 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.235      ; 5.281      ;
; 2.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.235      ; 5.311      ;
; 2.881 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.235      ; 5.311      ;
; 2.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.389      ;
; 2.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.389      ;
; 2.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.389      ;
; 2.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.389      ;
; 2.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.389      ;
; 2.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.389      ;
; 2.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.389      ;
; 2.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.389      ;
; 2.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.389      ;
; 2.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.419      ;
; 2.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.419      ;
; 2.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.419      ;
; 2.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.419      ;
; 2.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.419      ;
; 2.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.419      ;
; 2.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.419      ;
; 2.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.419      ;
; 2.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.419      ;
; 2.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.389      ;
; 2.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.389      ;
; 2.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.389      ;
; 2.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.389      ;
; 2.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.389      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.435      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.435      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.435      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.435      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.435      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.435      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.435      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.435      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.435      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.435      ;
; 2.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.419      ;
; 2.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.419      ;
; 2.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.419      ;
; 2.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.419      ;
; 2.998 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.419      ;
; 3.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.465      ;
; 3.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.465      ;
; 3.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.465      ;
; 3.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.465      ;
; 3.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.465      ;
; 3.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.465      ;
; 3.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.465      ;
; 3.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.465      ;
; 3.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.465      ;
; 3.023 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.465      ;
; 3.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.435      ;
; 3.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.435      ;
; 3.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.435      ;
; 3.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.435      ;
; 3.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.435      ;
; 3.066 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.465      ;
; 3.066 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.465      ;
; 3.066 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.465      ;
; 3.066 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.465      ;
; 3.066 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.465      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.235      ; 5.539      ;
; 3.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.235      ; 5.539      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.647      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.647      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.647      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.647      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.647      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.647      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.647      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.647      ;
; 3.174 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.278      ; 5.647      ;
; 3.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.647      ;
; 3.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.647      ;
; 3.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.647      ;
; 3.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.647      ;
; 3.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.226      ; 5.647      ;
; 3.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.693      ;
; 3.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.693      ;
; 3.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.693      ;
; 3.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.693      ;
; 3.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.693      ;
; 3.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.693      ;
; 3.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.693      ;
; 3.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.693      ;
; 3.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.693      ;
; 3.251 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.247      ; 5.693      ;
; 3.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.693      ;
; 3.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.693      ;
; 3.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.693      ;
; 3.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.693      ;
; 3.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 2.204      ; 5.693      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                     ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                      ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                      ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                      ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                      ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[1]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[4]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                       ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[20]                                                                                                              ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[23]                                                                                                              ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                    ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[10]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[11]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[5]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[6]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[7]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[8]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a[9]   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp|dffe10a[10]                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp|dffe10a[5]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp|dffe10a[6]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp|dffe10a[7]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp|dffe10a[8]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_brp|dffe10a[9]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp|dffe10a[5]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp|dffe10a[6]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp|dffe10a[7]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[13]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[14]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[15]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[16]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[17]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[22]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[1]                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[2]                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[0] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[1] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[2] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[3] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[4] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[5] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[6] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[7] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[10]                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[5]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[6]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[7]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[8]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[9]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[0]                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.762 ; 4.946        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.762 ; 4.946        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.834 ; 5.050        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.834 ; 5.050        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.877 ; 5.061        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.878 ; 5.062        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.880 ; 5.064        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.965 ; 4.965        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.986 ; 4.986        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[8]|clk                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[9]|clk                                   ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u1_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[8]|clk                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[9]|clk                                   ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u1_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.013 ; 5.013        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.488 ; 9.704        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.488 ; 9.704        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.488 ; 9.704        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.488 ; 9.704        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.488 ; 9.704        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.488 ; 9.704        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.488 ; 9.704        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.555 ; 9.771        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.567 ; 9.783        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.567 ; 9.783        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.567 ; 9.783        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.567 ; 9.783        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.567 ; 9.783        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.567 ; 9.783        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.573 ; 9.789        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.573 ; 9.789        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.573 ; 9.789        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.573 ; 9.789        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.573 ; 9.789        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.578 ; 9.794        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.578 ; 9.794        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.578 ; 9.794        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.578 ; 9.794        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.578 ; 9.794        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.578 ; 9.794        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.578 ; 9.794        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.578 ; 9.794        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.578 ; 9.794        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                         ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.581 ; 9.797        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.585 ; 9.801        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                         ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                         ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                           ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                           ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                         ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                         ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                         ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                         ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ;
; 9.588 ; 9.804        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.595 ; 9.825        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.595 ; 9.825        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.599 ; 9.815        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                         ;
; 9.599 ; 9.815        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                         ;
; 9.599 ; 9.815        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                         ;
; 9.599 ; 9.815        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                         ;
; 9.599 ; 9.815        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                         ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                           ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                         ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                         ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                         ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                         ;
; 9.600 ; 9.816        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                         ;
; 9.649 ; 9.879        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.650 ; 9.880        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.650 ; 9.880        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.657 ; 9.887        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.657 ; 9.887        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.658 ; 9.888        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.658 ; 9.888        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.658 ; 9.888        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.658 ; 9.888        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.758 ; 9.758        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]|clk                                                                                        ;
; 9.758 ; 9.758        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]|clk                                                                                        ;
; 9.758 ; 9.758        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]|clk                                                                                        ;
; 9.758 ; 9.758        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]|clk                                                                                        ;
; 9.758 ; 9.758        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]|clk                                                                                        ;
; 9.758 ; 9.758        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]|clk                                                                                        ;
; 9.758 ; 9.758        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg|clk                                                                                ;
; 9.773 ; 9.773        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a4|clk0                                                                                    ;
; 9.825 ; 9.825        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]|clk                                                                                       ;
; 9.830 ; 9.830        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a12|clk0                                                                                   ;
; 9.837 ; 9.837        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg|clk                                                                                ;
; 9.837 ; 9.837        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3|clk                                                                                      ;
; 9.837 ; 9.837        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4|clk                                                                                      ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                           ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                         ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                         ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                         ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.571 ; 9.787        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.571 ; 9.787        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.571 ; 9.787        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.571 ; 9.787        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.571 ; 9.787        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.571 ; 9.787        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.575 ; 9.791        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                         ;
; 9.575 ; 9.791        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                         ;
; 9.575 ; 9.791        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                         ;
; 9.575 ; 9.791        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                         ;
; 9.575 ; 9.791        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                         ;
; 9.577 ; 9.793        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                         ;
; 9.577 ; 9.793        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ;
; 9.577 ; 9.793        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ;
; 9.577 ; 9.793        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ;
; 9.577 ; 9.793        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ;
; 9.577 ; 9.793        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ;
; 9.577 ; 9.793        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                         ;
; 9.577 ; 9.793        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                         ;
; 9.577 ; 9.793        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                         ;
; 9.577 ; 9.793        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                         ;
; 9.577 ; 9.793        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                         ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                         ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                         ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                         ;
; 9.579 ; 9.795        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                           ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                           ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.624 ; 9.840        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.624 ; 9.840        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.627 ; 9.843        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.630 ; 9.860        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.631 ; 9.861        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.631 ; 9.861        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.631 ; 9.861        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.632 ; 9.862        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.632 ; 9.862        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.632 ; 9.862        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.633 ; 9.863        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.633 ; 9.863        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.646 ; 9.876        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.647 ; 9.877        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.647 ; 9.877        ; 0.230          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.808 ; 9.808        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a12|clk0                                                                                   ;
; 9.810 ; 9.810        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0|clk0                                                                                    ;
; 9.810 ; 9.810        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a4|clk0                                                                                    ;
; 9.824 ; 9.824        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a8|clk0                                                                                    ;
; 9.827 ; 9.827        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]|clk                                                                                        ;
; 9.827 ; 9.827        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]|clk                                                                                        ;
; 9.827 ; 9.827        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]|clk                                                                                        ;
; 9.840 ; 9.840        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|byte_flag_d0|clk                                                                                                                                    ;
; 9.840 ; 9.840        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|byte_flag|clk                                                                                                                                       ;
; 9.840 ; 9.840        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cam_data_d0[0]|clk                                                                                                                                  ;
; 9.840 ; 9.840        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cam_data_d0[1]|clk                                                                                                                                  ;
; 9.840 ; 9.840        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cam_data_d0[6]|clk                                                                                                                                  ;
; 9.840 ; 9.840        ; 0.000          ; High Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]|clk                                                                                        ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 2.302 ; 2.343 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; 2.165 ; 2.258 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; 2.302 ; 2.343 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; 2.192 ; 2.229 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; 1.892 ; 1.995 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; 1.890 ; 1.991 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; 1.866 ; 1.955 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; 1.974 ; 2.045 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; 1.955 ; 2.017 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; 4.784 ; 4.625 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; 2.484 ; 2.561 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; 2.573 ; 2.578 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; 1.829 ; 1.984 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; 1.810 ; 1.972 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; 2.186 ; 2.219 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; 2.147 ; 2.193 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; 2.171 ; 2.206 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; 2.167 ; 2.200 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; 2.573 ; 2.578 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; 1.746 ; 1.851 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; 3.795 ; 3.527 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; 1.969 ; 2.062 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; 4.803 ; 4.924 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.803 ; 4.924 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.683 ; 4.741 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.545 ; 4.542 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.694 ; 4.736 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.159 ; 4.209 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.149 ; 4.189 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.687 ; 4.761 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.666 ; 4.706 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.571 ; 4.581 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.185 ; 4.169 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.136 ; 4.136 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.136 ; 4.175 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.176 ; 4.166 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.224 ; 4.280 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.191 ; 4.254 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.177 ; 4.230 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 2.912 ; 3.138 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 5.230 ; 5.329 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 5.230 ; 5.329 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.793 ; 4.912 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 4.534 ; 4.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -1.302 ; -1.412 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; -1.579 ; -1.656 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; -1.767 ; -1.790 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; -1.618 ; -1.679 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; -1.331 ; -1.447 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; -1.322 ; -1.444 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; -1.302 ; -1.412 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; -1.445 ; -1.505 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; -1.392 ; -1.469 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; -1.735 ; -1.833 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; -2.050 ; -2.125 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; -1.311 ; -1.391 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; -1.326 ; -1.465 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; -1.311 ; -1.455 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; -1.755 ; -1.778 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; -1.717 ; -1.751 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; -1.740 ; -1.764 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; -1.735 ; -1.757 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; -1.323 ; -1.391 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; -1.332 ; -1.423 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; -1.153 ; -1.278 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; -1.559 ; -1.649 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; -3.428 ; -3.416 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -4.081 ; -4.198 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.968 ; -4.022 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.821 ; -3.805 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.978 ; -4.016 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.450 ; -3.485 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.440 ; -3.467 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -3.969 ; -4.042 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -3.952 ; -3.989 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.846 ; -3.844 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.474 ; -3.448 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.428 ; -3.416 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.428 ; -3.454 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.467 ; -3.445 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.528 ; -3.579 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.480 ; -3.530 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.468 ; -3.507 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.235 ; -2.446 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -3.822 ; -3.904 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -4.490 ; -4.587 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -4.070 ; -4.186 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -3.822 ; -3.904 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 6.325  ; 6.617  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.776  ; 4.991  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.025  ; 5.282  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.047  ; 5.293  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.825  ; 5.105  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.194  ; 5.524  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.804  ; 5.040  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.677  ; 4.888  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.957  ; 5.260  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.659  ; 5.930  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.761  ; 4.986  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.325  ; 6.617  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.976  ; 5.282  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.914  ; 5.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.795  ; 5.060  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.795  ; 5.060  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.782  ; 4.949  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 6.267  ; 6.607  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.998  ; 3.934  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.049  ; 4.194  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 7.179  ; 6.887  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.220  ; 5.779  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.736  ; 5.498  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 6.558  ; 6.320  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.374  ; 5.978  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.035  ; 5.663  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.179  ; 6.887  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.794  ; 6.322  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.896  ; 6.548  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.228  ; 4.932  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.768  ; 5.499  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.015  ; 5.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.432  ; 5.196  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.445  ; 5.221  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.810  ; 5.547  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.446  ; 6.047  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.402  ; 5.171  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.233  ; 5.513  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 6.237  ; 6.518  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.997  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 0.868  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 13.930 ; 13.326 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 7.725  ; 7.503  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 12.831 ; 12.506 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 12.430 ; 12.138 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 12.270 ; 11.961 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 12.356 ; 12.111 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 12.831 ; 12.506 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 12.561 ; 12.177 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 12.519 ; 12.268 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 11.951 ; 11.729 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 12.170 ; 11.942 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 12.497 ; 12.325 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 12.433 ; 12.260 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 12.674 ; 12.304 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 12.807 ; 12.483 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 12.613 ; 12.271 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 12.554 ; 12.229 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 11.761 ; 11.454 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 12.325 ; 12.056 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 5.842  ; 5.618  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.139 ; 4.342 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.236 ; 4.444 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.474 ; 4.722 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.495 ; 4.733 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.281 ; 4.552 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.637 ; 4.955 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.264 ; 4.492 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.139 ; 4.342 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.410 ; 4.702 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.084 ; 5.346 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.221 ; 4.439 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.772 ; 6.051 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.428 ; 4.724 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.368 ; 4.651 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.238 ; 4.399 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.250 ; 4.506 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.238 ; 4.399 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 5.667 ; 5.995 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.490 ; 3.427 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 3.537 ; 3.677 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 4.671 ; 4.385 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.623 ; 5.197 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.155 ; 4.925 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.943 ; 5.714 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.767 ; 5.385 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.441 ; 5.083 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.591 ; 6.312 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.174 ; 5.719 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.269 ; 5.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.671 ; 4.385 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.185 ; 4.926 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.427 ; 5.063 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.866 ; 4.639 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.880 ; 4.662 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.230 ; 4.975 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.840 ; 5.456 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.838 ; 4.615 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.670 ; 4.940 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 5.634 ; 5.904 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.536 ;       ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.412 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 8.605 ; 7.983 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 5.123 ; 4.960 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 7.773 ; 7.471 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.407 ; 8.162 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.256 ; 7.994 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.340 ; 8.139 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 8.753 ; 8.521 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.531 ; 8.196 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 8.456 ; 8.203 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 7.945 ; 7.767 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.105 ; 7.945 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.505 ; 8.212 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.447 ; 8.152 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.641 ; 8.320 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.734 ; 8.412 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.582 ; 8.288 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 8.526 ; 8.248 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 7.773 ; 7.471 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.307 ; 8.083 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 5.263 ; 5.045 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.957  ; 5.858  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.791  ; 6.698  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.943  ; 6.868  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 7.329  ; 7.254  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.945  ; 6.870  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 7.735  ; 7.660  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.652  ; 8.625  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.791  ; 6.698  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.945  ; 6.870  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.957  ; 5.858  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 7.764  ; 7.689  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 7.865  ; 7.766  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 7.839  ; 7.740  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 7.865  ; 7.766  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 7.865  ; 7.766  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 7.836  ; 7.737  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 7.836  ; 7.737  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 13.187 ; 13.094 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 14.304 ; 14.211 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 13.985 ; 13.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 13.985 ; 13.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 13.975 ; 13.882 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 13.975 ; 13.882 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 13.957 ; 13.864 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 13.969 ; 13.876 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 13.969 ; 13.876 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 14.304 ; 14.211 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 13.977 ; 13.884 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 14.304 ; 14.211 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 13.746 ; 13.653 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 13.746 ; 13.653 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 13.187 ; 13.094 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 13.187 ; 13.094 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 13.957 ; 13.864 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.401 ; 5.302 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.155 ; 6.062 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.344 ; 6.269 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 6.714 ; 6.639 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.346 ; 6.271 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 7.104 ; 7.029 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.035 ; 8.008 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.155 ; 6.062 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.346 ; 6.271 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.401 ; 5.302 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 7.131 ; 7.056 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 7.232 ; 7.133 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 7.208 ; 7.109 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 7.232 ; 7.133 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 7.232 ; 7.133 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 7.205 ; 7.106 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 7.205 ; 7.106 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 7.877 ; 7.784 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.948 ; 8.855 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 8.643 ; 8.550 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 8.643 ; 8.550 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 8.633 ; 8.540 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 8.633 ; 8.540 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 8.615 ; 8.522 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 8.628 ; 8.535 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 8.628 ; 8.535 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.948 ; 8.855 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 8.635 ; 8.542 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.948 ; 8.855 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 8.413 ; 8.320 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 8.413 ; 8.320 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 7.877 ; 7.784 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 7.877 ; 7.784 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 8.615 ; 8.522 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.482     ; 5.581     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.280     ; 6.373     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.380     ; 6.455     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 6.707     ; 6.782     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.380     ; 6.455     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 7.068     ; 7.143     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.077     ; 8.104     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.280     ; 6.373     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.380     ; 6.455     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.482     ; 5.581     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 7.096     ; 7.171     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 7.173     ; 7.272     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 7.152     ; 7.251     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 7.173     ; 7.272     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 7.173     ; 7.272     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 7.145     ; 7.244     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 7.145     ; 7.244     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 12.600    ; 12.693    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 13.561    ; 13.654    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 13.326    ; 13.419    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 13.326    ; 13.419    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 13.314    ; 13.407    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 13.314    ; 13.407    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 13.325    ; 13.418    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 13.247    ; 13.340    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 13.247    ; 13.340    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 13.561    ; 13.654    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 13.317    ; 13.410    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 13.561    ; 13.654    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 13.016    ; 13.109    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 13.016    ; 13.109    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 12.600    ; 12.693    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 12.600    ; 12.693    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 13.325    ; 13.418    ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.941     ; 5.040     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.661     ; 5.754     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.800     ; 5.875     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 6.114     ; 6.189     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.800     ; 5.875     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.461     ; 6.536     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.482     ; 7.509     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.661     ; 5.754     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.800     ; 5.875     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.941     ; 5.040     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.487     ; 6.562     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.564     ; 6.663     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.545     ; 6.644     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.564     ; 6.663     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.564     ; 6.663     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.538     ; 6.637     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 6.538     ; 6.637     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 7.267     ; 7.360     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 8.190     ; 8.283     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 7.964     ; 8.057     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 7.964     ; 8.057     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 7.952     ; 8.045     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 7.952     ; 8.045     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 7.963     ; 8.056     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 7.888     ; 7.981     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 7.888     ; 7.981     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 8.190     ; 8.283     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 7.955     ; 8.048     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 8.190     ; 8.283     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 7.666     ; 7.759     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 7.666     ; 7.759     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 7.267     ; 7.360     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 7.267     ; 7.360     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 7.963     ; 8.056     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.218 ; 0.000         ;
; cam1_pclk                                         ; 7.307 ; 0.000         ;
; cam0_pclk                                         ; 7.954 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 8.494 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; cam1_pclk                                         ; 0.061 ; 0.000         ;
; cam0_pclk                                         ; 0.092 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.140 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.187 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; cam1_pclk ; 7.940 ; 0.000             ;
; cam0_pclk ; 8.057 ; 0.000             ;
+-----------+-------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; cam0_pclk ; 0.768 ; 0.000            ;
; cam1_pclk ; 0.986 ; 0.000            ;
+-----------+-------+------------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.734 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.756 ; 0.000         ;
; cam1_pclk                                         ; 9.313 ; 0.000         ;
; cam0_pclk                                         ; 9.356 ; 0.000         ;
; sys_clk                                           ; 9.594 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.218 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.693      ;
; 6.255 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.656      ;
; 6.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 3.597      ;
; 6.370 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.541      ;
; 6.371 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.540      ;
; 6.372 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.539      ;
; 6.373 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.538      ;
; 6.373 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.538      ;
; 6.374 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.537      ;
; 6.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 3.579      ;
; 6.384 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.519      ;
; 6.386 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.517      ;
; 6.387 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[14]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.516      ;
; 6.388 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[23]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.515      ;
; 6.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 3.562      ;
; 6.407 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.504      ;
; 6.408 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.503      ;
; 6.409 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.502      ;
; 6.410 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.501      ;
; 6.410 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.501      ;
; 6.411 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.500      ;
; 6.413 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.490      ;
; 6.414 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.497      ;
; 6.418 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.546      ;
; 6.418 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.546      ;
; 6.420 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.544      ;
; 6.420 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.545      ;
; 6.421 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.482      ;
; 6.423 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.480      ;
; 6.424 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[14]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.479      ;
; 6.425 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[23]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.478      ;
; 6.438 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.527      ;
; 6.450 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.453      ;
; 6.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.510      ;
; 6.476 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[17]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.427      ;
; 6.479 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[13]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.424      ;
; 6.494 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 3.469      ;
; 6.497 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.457      ;
; 6.497 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.465      ;
; 6.497 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.465      ;
; 6.499 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.463      ;
; 6.500 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.402      ;
; 6.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.461      ;
; 6.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.461      ;
; 6.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.459      ;
; 6.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.448      ;
; 6.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.448      ;
; 6.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.446      ;
; 6.509 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.456      ;
; 6.511 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.454      ;
; 6.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 3.451      ;
; 6.513 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[17]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.390      ;
; 6.515 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.439      ;
; 6.516 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[13]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.387      ;
; 6.523 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.379      ;
; 6.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.438      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.436      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.436      ;
; 6.528 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.374      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 3.434      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.436      ;
; 6.529 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.373      ;
; 6.530 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.434      ;
; 6.530 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.372      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.422      ;
; 6.532 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.370      ;
; 6.541 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[17]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.361      ;
; 6.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.421      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.419      ;
; 6.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam1_pclk                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.488     ; 1.971      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.415      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.415      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[16]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[13]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[14]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[15]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[17]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[22]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.550 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[23]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.355      ;
; 6.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.413      ;
; 6.552 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[20]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.350      ;
; 6.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 3.407      ;
; 6.557 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[12]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.345      ;
; 6.559 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[11]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.343      ;
; 6.561 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.341      ;
; 6.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.403      ;
; 6.564 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.390      ;
; 6.566 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[10]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.345      ;
; 6.567 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[19]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.344      ;
; 6.568 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[18]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.343      ;
; 6.569 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[9]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.342      ;
; 6.569 ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[21]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.342      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 7.307  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.221      ; 3.921      ;
; 8.046  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.095      ; 3.056      ;
; 8.149  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.095      ; 2.953      ;
; 8.196  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.094      ; 2.905      ;
; 8.205  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.094      ; 2.896      ;
; 8.270  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.094      ; 2.831      ;
; 8.324  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.224      ; 2.907      ;
; 8.337  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.224      ; 2.894      ;
; 8.369  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.094      ; 2.732      ;
; 8.479  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.224      ; 2.752      ;
; 8.493  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.224      ; 2.738      ;
; 8.497  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.224      ; 2.734      ;
; 15.972 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.084      ; 4.119      ;
; 15.976 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.024     ; 4.007      ;
; 16.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.174     ; 3.564      ;
; 16.306 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.025     ; 3.676      ;
; 16.390 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.099      ; 3.716      ;
; 16.410 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.271      ; 3.868      ;
; 16.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.004      ; 3.369      ;
; 16.727 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.145      ; 3.425      ;
; 16.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.084      ; 3.340      ;
; 16.756 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.025     ; 3.226      ;
; 16.785 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.004      ; 3.226      ;
; 16.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.122     ; 3.085      ;
; 16.821 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.025     ; 3.161      ;
; 16.826 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.195     ; 2.986      ;
; 16.832 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.295      ; 3.470      ;
; 16.837 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.018     ; 3.152      ;
; 16.839 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.195     ; 2.973      ;
; 16.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.004      ; 3.170      ;
; 16.845 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.018     ; 3.144      ;
; 16.846 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.063     ; 3.098      ;
; 16.858 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.195     ; 2.954      ;
; 16.859 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.063     ; 3.085      ;
; 16.878 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.063     ; 3.066      ;
; 16.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.099      ; 3.176      ;
; 16.931 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.038     ; 3.038      ;
; 16.956 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.038     ; 3.013      ;
; 16.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.122     ; 2.923      ;
; 17.004 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.004      ; 3.007      ;
; 17.014 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.195     ; 2.798      ;
; 17.015 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.038     ; 2.954      ;
; 17.025 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.084      ; 3.066      ;
; 17.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.063     ; 2.910      ;
; 17.068 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.038     ; 2.901      ;
; 17.149 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.169      ; 3.027      ;
; 17.302 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.142      ; 2.847      ;
; 17.315 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.142      ; 2.834      ;
; 17.334 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.142      ; 2.815      ;
; 17.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.174     ; 2.440      ;
; 17.406 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.174     ; 2.427      ;
; 17.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.025     ; 2.552      ;
; 17.443 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.025     ; 2.539      ;
; 17.490 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.142      ; 2.659      ;
; 17.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.190     ; 2.266      ;
; 17.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.190     ; 2.266      ;
; 17.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.174     ; 2.276      ;
; 17.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.051     ; 2.378      ;
; 17.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.051     ; 2.378      ;
; 17.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.025     ; 2.388      ;
; 17.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.012     ; 2.381      ;
; 17.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.009     ; 2.384      ;
; 17.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.012     ; 2.381      ;
; 17.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.120      ; 2.494      ;
; 17.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.123      ; 2.497      ;
; 17.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.120      ; 2.494      ;
; 17.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.013     ; 2.356      ;
; 17.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.010     ; 2.359      ;
; 17.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.013     ; 2.356      ;
; 17.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.119      ; 2.469      ;
; 17.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.122      ; 2.472      ;
; 17.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.119      ; 2.469      ;
; 17.706 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.148      ; 2.449      ;
; 17.719 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.148      ; 2.436      ;
; 17.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.174     ; 2.102      ;
; 17.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.174     ; 2.101      ;
; 17.738 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.148      ; 2.417      ;
; 17.768 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.025     ; 2.214      ;
; 17.769 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.025     ; 2.213      ;
; 17.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.160      ; 2.384      ;
; 17.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.009     ; 2.210      ;
; 17.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.006     ; 2.213      ;
; 17.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.009     ; 2.210      ;
; 17.813 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.163      ; 2.379      ;
; 17.813 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.160      ; 2.376      ;
; 17.824 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.292      ; 2.497      ;
; 17.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.123      ; 2.323      ;
; 17.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.126      ; 2.326      ;
; 17.829 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.123      ; 2.323      ;
; 17.832 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.295      ; 2.492      ;
; 17.832 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.292      ; 2.489      ;
; 17.851 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.145      ; 2.301      ;
; 17.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.188     ; 1.955      ;
; 17.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.188     ; 1.955      ;
; 17.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.188     ; 1.955      ;
; 17.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.188     ; 1.955      ;
; 17.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.188     ; 1.955      ;
; 17.864 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.145      ; 2.288      ;
; 17.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; -0.129     ; 2.012      ;
; 17.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk                                         ; cam1_pclk   ; 20.000       ; 0.003      ; 2.125      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 7.954  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.912      ; 2.855      ;
; 8.031  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.955      ; 2.821      ;
; 8.123  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.954      ; 2.728      ;
; 8.154  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.912      ; 2.655      ;
; 8.193  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.912      ; 2.616      ;
; 8.200  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.946      ; 2.643      ;
; 8.202  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.946      ; 2.641      ;
; 8.226  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.912      ; 2.583      ;
; 8.245  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.912      ; 2.564      ;
; 8.269  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.912      ; 2.540      ;
; 8.315  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.946      ; 2.528      ;
; 8.422  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.946      ; 2.421      ;
; 16.055 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.047     ; 3.905      ;
; 16.170 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 3.814      ;
; 16.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.080     ; 3.720      ;
; 16.380 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.182     ; 3.445      ;
; 16.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.242     ; 3.290      ;
; 16.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.065     ; 3.450      ;
; 16.561 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.226     ; 3.220      ;
; 16.632 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.242     ; 3.133      ;
; 16.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.065     ; 3.267      ;
; 16.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.242     ; 3.073      ;
; 16.915 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.022     ; 3.070      ;
; 17.075 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.014     ; 2.918      ;
; 17.102 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.226     ; 2.679      ;
; 17.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.010     ; 2.849      ;
; 17.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.226     ; 2.621      ;
; 17.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 2.789      ;
; 17.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.014     ; 2.772      ;
; 17.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.024     ; 2.758      ;
; 17.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.242     ; 2.538      ;
; 17.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.024     ; 2.705      ;
; 17.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.014     ; 2.702      ;
; 17.310 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.139     ; 2.558      ;
; 17.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.100     ; 2.584      ;
; 17.326 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.226     ; 2.455      ;
; 17.335 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.100     ; 2.572      ;
; 17.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.100     ; 2.571      ;
; 17.337 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.100     ; 2.570      ;
; 17.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.014     ; 2.530      ;
; 17.539 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 2.445      ;
; 17.593 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.134      ; 2.548      ;
; 17.594 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.134      ; 2.547      ;
; 17.614 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.134      ; 2.527      ;
; 17.714 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.134      ; 2.427      ;
; 17.743 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.047     ; 2.217      ;
; 17.826 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.146      ; 2.327      ;
; 17.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.146      ; 2.326      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.845 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.035     ; 2.127      ;
; 17.847 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.146      ; 2.306      ;
; 17.890 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.119      ; 2.236      ;
; 17.891 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.047     ; 2.069      ;
; 17.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.119      ; 2.235      ;
; 17.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.119      ; 2.215      ;
; 17.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.146      ; 2.206      ;
; 17.988 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.017      ; 2.036      ;
; 17.988 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.996      ;
; 17.989 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.017      ; 2.035      ;
; 18.009 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.017      ; 2.015      ;
; 18.011 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.119      ; 2.115      ;
; 18.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.080     ; 1.905      ;
; 18.054 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.022     ; 1.931      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.906      ;
; 18.109 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.017      ; 1.915      ;
; 18.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.134      ; 2.029      ;
; 18.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.134      ; 2.028      ;
; 18.117 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.119      ; 2.009      ;
; 18.117 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.119      ; 2.009      ;
; 18.117 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.119      ; 2.009      ;
; 18.117 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.119      ; 2.009      ;
; 18.117 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.119      ; 2.009      ;
; 18.120 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.182     ; 1.705      ;
; 18.133 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.134      ; 2.008      ;
; 18.136 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.023     ; 1.848      ;
; 18.142 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.119      ; 1.984      ;
; 18.143 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; 0.119      ; 1.983      ;
; 18.150 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.042     ; 1.815      ;
; 18.150 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; cam0_pclk                                         ; cam0_pclk   ; 20.000       ; -0.042     ; 1.815      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 8.494 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.456      ;
; 8.523 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.427      ;
; 8.542 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.408      ;
; 8.570 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.380      ;
; 8.580 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.370      ;
; 8.590 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.360      ;
; 8.622 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.328      ;
; 8.628 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.322      ;
; 8.643 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.307      ;
; 8.658 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.292      ;
; 8.689 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.261      ;
; 8.697 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.253      ;
; 8.698 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.252      ;
; 8.703 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.247      ;
; 8.704 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.246      ;
; 8.705 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.245      ;
; 8.706 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.244      ;
; 8.713 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.237      ;
; 8.715 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.235      ;
; 8.722 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.228      ;
; 8.728 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.222      ;
; 8.729 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.221      ;
; 8.736 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.214      ;
; 8.738 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.212      ;
; 8.749 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.201      ;
; 8.754 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.196      ;
; 8.755 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.195      ;
; 8.756 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.194      ;
; 8.763 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.187      ;
; 8.775 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.175      ;
; 8.776 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.174      ;
; 8.783 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.167      ;
; 8.783 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.167      ;
; 8.793 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.157      ;
; 8.795 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.155      ;
; 8.796 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.154      ;
; 8.803 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.147      ;
; 8.844 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.106      ;
; 8.848 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.102      ;
; 8.849 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.101      ;
; 8.850 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.100      ;
; 8.856 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.094      ;
; 8.903 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.047      ;
; 8.907 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.043      ;
; 8.907 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.043      ;
; 8.909 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.041      ;
; 8.910 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.040      ;
; 8.917 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.033      ;
; 8.920 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.030      ;
; 8.927 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.023      ;
; 8.943 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 1.007      ;
; 8.953 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.997      ;
; 8.958 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.992      ;
; 8.971 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.979      ;
; 8.974 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.976      ;
; 8.975 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.975      ;
; 8.978 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.972      ;
; 8.988 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.962      ;
; 8.992 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.958      ;
; 8.995 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.955      ;
; 9.021 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.929      ;
; 9.026 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.924      ;
; 9.039 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.911      ;
; 9.042 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.908      ;
; 9.043 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.907      ;
; 9.046 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.904      ;
; 9.055 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.895      ;
; 9.078 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.872      ;
; 9.084 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.866      ;
; 9.093 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.857      ;
; 9.107 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.843      ;
; 9.107 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.843      ;
; 9.111 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.839      ;
; 9.111 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.839      ;
; 9.114 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.836      ;
; 9.118 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.832      ;
; 9.123 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.827      ;
; 9.124 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.826      ;
; 9.124 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.826      ;
; 9.131 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.819      ;
; 9.161 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.789      ;
; 9.162 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.788      ;
; 9.162 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.788      ;
; 9.167 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.040     ; 0.780      ;
; 9.167 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.040     ; 0.780      ;
; 9.167 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.040     ; 0.780      ;
; 9.192 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.758      ;
; 9.192 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.758      ;
; 9.325 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.625      ;
; 9.392 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 0.559      ;
; 9.393 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 0.558      ;
; 9.396 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 0.555      ;
; 9.397 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.553      ;
; 9.398 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.552      ;
; 9.398 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.552      ;
; 9.398 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.552      ;
; 9.405 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.038     ; 0.544      ;
; 9.407 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.543      ;
; 9.410 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 0.540      ;
; 9.423 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 0.528      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.061 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.340      ; 0.505      ;
; 0.075 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.340      ; 0.519      ;
; 0.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.423      ; 0.657      ;
; 0.132 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.423      ; 0.659      ;
; 0.133 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.423      ; 0.660      ;
; 0.134 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.247      ; 0.485      ;
; 0.139 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.247      ; 0.490      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.247      ; 0.504      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.122      ; 0.402      ;
; 0.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.340      ; 0.643      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.340      ; 0.645      ;
; 0.208 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.340      ; 0.657      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.164      ; 0.483      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.160      ; 0.482      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.328      ;
; 0.221 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.616      ; 0.941      ;
; 0.225 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.334      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.164      ; 0.493      ;
; 0.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.161      ; 0.493      ;
; 0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.164      ; 0.498      ;
; 0.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.014      ; 0.333      ;
; 0.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.014      ; 0.334      ;
; 0.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.346      ;
; 0.240 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.349      ;
; 0.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.164      ; 0.509      ;
; 0.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.161      ; 0.508      ;
; 0.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.164      ; 0.513      ;
; 0.248 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.164      ; 0.516      ;
; 0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.014      ; 0.350      ;
; 0.260 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.043      ; 0.388      ;
; 0.262 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.043      ; 0.389      ;
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.373      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.043      ; 0.396      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.046      ; 0.402      ;
; 0.275 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.425      ; 0.804      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.136      ; 0.496      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.243      ; 0.624      ;
; 0.280 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.389      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.043      ; 0.409      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.423      ; 0.811      ;
; 0.285 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.394      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.043      ; 0.413      ;
; 0.288 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.397      ;
; 0.290 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.399      ;
; 0.294 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.010      ; 0.388      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.243      ; 0.644      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.122      ; 0.504      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.244      ; 0.646      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.425      ; 0.828      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.014      ; 0.399      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.407      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.243      ; 0.648      ;
; 0.302 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.408      ;
; 0.302 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.408      ;
; 0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.245      ; 0.652      ;
; 0.305 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.414      ;
; 0.309 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.220      ; 0.633      ;
; 0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.417      ;
; 0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.014      ; 0.416      ;
; 0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.043      ; 0.445      ;
; 0.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.244      ; 0.667      ;
; 0.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.245      ; 0.676      ;
; 0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 0.468      ;
; 0.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.442      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.013      ; 0.437      ;
; 0.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.453      ;
; 0.348 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.457      ;
; 0.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.458      ;
; 0.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.014      ; 0.450      ;
; 0.353 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.013      ; 0.450      ;
; 0.357 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.188      ; 0.629      ;
; 0.359 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                           ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.468      ;
; 0.360 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                           ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.469      ;
; 0.361 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                           ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.010      ; 0.455      ;
; 0.372 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.607      ; 1.083      ;
; 0.374 ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.607      ; 1.085      ;
; 0.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.014      ; 0.475      ;
; 0.379 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.160      ; 0.643      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.092 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.277      ; 0.473      ;
; 0.098 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.277      ; 0.479      ;
; 0.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.277      ; 0.484      ;
; 0.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.277      ; 0.496      ;
; 0.124 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.277      ; 0.505      ;
; 0.134 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.277      ; 0.515      ;
; 0.186 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.183      ; 0.473      ;
; 0.187 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.183      ; 0.474      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.315      ;
; 0.216 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.151      ; 0.471      ;
; 0.216 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.151      ; 0.471      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.293      ; 0.614      ;
; 0.218 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.151      ; 0.473      ;
; 0.221 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.329      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.331      ;
; 0.231 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.295      ; 0.630      ;
; 0.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.294      ; 0.634      ;
; 0.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.294      ; 0.635      ;
; 0.239 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.293      ; 0.636      ;
; 0.240 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.346      ;
; 0.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.295      ; 0.649      ;
; 0.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.294      ; 0.648      ;
; 0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.295      ; 0.651      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.139      ; 0.496      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.295      ; 0.652      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.295      ; 0.652      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.293      ; 0.652      ;
; 0.259 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.388      ;
; 0.261 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.389      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.294      ; 0.659      ;
; 0.262 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.390      ;
; 0.266 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.372      ;
; 0.277 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                             ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.385      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.295      ; 0.682      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.012      ; 0.385      ;
; 0.289 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                           ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.397      ;
; 0.292 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.011      ; 0.387      ;
; 0.292 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.011      ; 0.387      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.402      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.406      ;
; 0.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.012      ; 0.406      ;
; 0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.042      ; 0.437      ;
; 0.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.042      ; 0.446      ;
; 0.320 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.428      ;
; 0.323 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.201      ; 0.628      ;
; 0.325 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.433      ;
; 0.326 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.434      ;
; 0.328 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.044      ; 0.456      ;
; 0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.012      ; 0.426      ;
; 0.331 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.437      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.043      ; 0.459      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.446      ;
; 0.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.449      ;
; 0.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.293      ; 0.740      ;
; 0.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.022      ; 0.450      ;
; 0.344 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.150      ; 0.598      ;
; 0.345 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                             ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.453      ;
; 0.346 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.454      ;
; 0.351 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.150      ; 0.605      ;
; 0.354 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.150      ; 0.608      ;
; 0.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.012      ; 0.456      ;
; 0.360 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.134      ; 0.598      ;
; 0.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.014      ; 0.458      ;
; 0.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; -0.040     ; 0.405      ;
; 0.361 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.152      ; 0.617      ;
; 0.362 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.023      ; 0.469      ;
; 0.362 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.011      ; 0.457      ;
; 0.369 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.152      ; 0.625      ;
; 0.371 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                           ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.024      ; 0.479      ;
; 0.371 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.152      ; 0.627      ;
; 0.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.012      ; 0.469      ;
; 0.375 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.152      ; 0.611      ;
; 0.376 ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.134      ; 0.614      ;
; 0.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.014      ; 0.475      ;
; 0.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.152      ; 0.614      ;
; 0.380 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.113      ; 0.577      ;
; 0.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.293      ; 0.783      ;
; 0.390 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.140      ; 0.634      ;
; 0.390 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.123      ; 0.617      ;
; 0.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.294      ; 0.789      ;
; 0.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.295      ; 0.791      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.140 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.468      ;
; 0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.473      ;
; 0.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.157 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[8]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.158 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.163 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[9]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.169 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.464      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.505      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.493      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.504      ;
; 0.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.504      ;
; 0.184 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.511      ;
; 0.184 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.506      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd1_addr[8]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state.st_sdram_done                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_state.st_sdram_done                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr1_addr[8]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.504      ;
; 0.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity5a[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[20]                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd0_addr[20]                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[5]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[0]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[5]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[6]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.497      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_se9:ws_bwp|dffe10a[1]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                       ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.187 ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.321      ;
; 0.273 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.304 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]           ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]           ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.430      ;
; 0.311 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.316 ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]               ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.365 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.486      ;
; 0.453 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.456 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.465 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.589      ;
; 0.516 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.637      ;
; 0.519 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.641      ;
; 0.522 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.530 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.654      ;
; 0.558 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.679      ;
; 0.565 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.686      ;
; 0.566 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.687      ;
; 0.581 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.702      ;
; 0.582 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.707      ;
; 0.588 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.709      ;
; 0.592 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.713      ;
; 0.596 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.717      ;
; 0.599 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.720      ;
; 0.638 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.759      ;
; 0.644 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.762      ;
; 0.644 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.762      ;
; 0.644 ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                     ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.762      ;
; 0.645 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.766      ;
; 0.645 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.766      ;
; 0.649 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.770      ;
; 0.651 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.772      ;
; 0.654 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.775      ;
; 0.655 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.776      ;
; 0.658 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.779      ;
; 0.662 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.783      ;
; 0.665 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.786      ;
; 0.717 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.838      ;
; 0.721 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.842      ;
; 0.728 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.849      ;
; 0.729 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.850      ;
; 0.730 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.851      ;
; 0.739 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.860      ;
; 0.792 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.913      ;
; 0.801 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.922      ;
; 0.826 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.947      ;
; 0.841 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.962      ;
; 0.850 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.971      ;
; 0.857 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.978      ;
; 0.857 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.978      ;
; 0.861 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.982      ;
; 0.868 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.989      ;
; 0.872 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.993      ;
; 0.872 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.993      ;
; 0.903 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.024      ;
; 0.910 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.031      ;
; 0.910 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.031      ;
; 0.923 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.044      ;
; 0.943 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.064      ;
; 0.980 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.101      ;
; 0.987 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.108      ;
; 0.987 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.108      ;
; 1.015 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3] ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.136      ;
; 1.042 ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6] ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.163      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 7.940 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.970      ;
; 7.940 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.970      ;
; 7.940 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.970      ;
; 7.940 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.970      ;
; 7.940 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.970      ;
; 7.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.970      ;
; 7.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.970      ;
; 7.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.970      ;
; 7.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.970      ;
; 7.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.970      ;
; 7.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.970      ;
; 7.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.970      ;
; 7.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.970      ;
; 7.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.970      ;
; 7.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.970      ;
; 7.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.952      ;
; 7.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.952      ;
; 7.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.952      ;
; 7.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.952      ;
; 7.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.952      ;
; 7.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.952      ;
; 7.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.952      ;
; 7.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.952      ;
; 7.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.952      ;
; 7.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.952      ;
; 7.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.952      ;
; 7.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.952      ;
; 7.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.952      ;
; 7.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.952      ;
; 8.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.911      ; 2.882      ;
; 8.036 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.911      ; 2.882      ;
; 8.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.794      ;
; 8.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.794      ;
; 8.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.794      ;
; 8.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.794      ;
; 8.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.794      ;
; 8.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.780      ;
; 8.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.780      ;
; 8.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.780      ;
; 8.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.780      ;
; 8.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.903      ; 2.780      ;
; 8.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.794      ;
; 8.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.794      ;
; 8.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.794      ;
; 8.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.794      ;
; 8.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.794      ;
; 8.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.794      ;
; 8.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.794      ;
; 8.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.794      ;
; 8.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.794      ;
; 8.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.794      ;
; 8.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.780      ;
; 8.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.780      ;
; 8.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.780      ;
; 8.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.780      ;
; 8.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.780      ;
; 8.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.780      ;
; 8.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.780      ;
; 8.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.780      ;
; 8.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.780      ;
; 8.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.918      ; 2.780      ;
; 8.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.768      ;
; 8.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.768      ;
; 8.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.768      ;
; 8.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.768      ;
; 8.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.768      ;
; 8.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.756      ;
; 8.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.756      ;
; 8.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.756      ;
; 8.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.756      ;
; 8.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.909      ; 2.756      ;
; 8.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.768      ;
; 8.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.768      ;
; 8.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.768      ;
; 8.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.768      ;
; 8.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.768      ;
; 8.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.768      ;
; 8.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.768      ;
; 8.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.768      ;
; 8.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.768      ;
; 8.177 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.756      ;
; 8.177 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.756      ;
; 8.177 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.756      ;
; 8.177 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.756      ;
; 8.177 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.756      ;
; 8.177 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.756      ;
; 8.177 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.756      ;
; 8.177 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.756      ;
; 8.177 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.926      ; 2.756      ;
; 8.212 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.911      ; 2.706      ;
; 8.212 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.911      ; 2.706      ;
; 8.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.911      ; 2.692      ;
; 8.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 0.911      ; 2.692      ;
; 8.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.114      ; 2.775      ;
; 8.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.129      ; 2.775      ;
; 8.530 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.114      ; 2.591      ;
; 8.542 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.114      ; 2.579      ;
; 8.545 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.129      ; 2.591      ;
; 8.557 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 10.000       ; 1.129      ; 2.579      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.783      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.783      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.783      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.783      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.783      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.783      ;
; 8.057 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.783      ;
; 8.079 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.866      ;
; 8.079 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.866      ;
; 8.079 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.866      ;
; 8.079 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.866      ;
; 8.079 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.866      ;
; 8.095 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.866      ;
; 8.095 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.866      ;
; 8.095 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.866      ;
; 8.095 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.866      ;
; 8.095 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.866      ;
; 8.236 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.604      ;
; 8.236 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.604      ;
; 8.236 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.604      ;
; 8.236 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.604      ;
; 8.236 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.604      ;
; 8.236 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.604      ;
; 8.236 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.604      ;
; 8.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.590      ;
; 8.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.590      ;
; 8.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.590      ;
; 8.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.590      ;
; 8.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.590      ;
; 8.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.590      ;
; 8.250 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 0.943      ; 2.590      ;
; 8.263 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.682      ;
; 8.263 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.682      ;
; 8.263 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.682      ;
; 8.263 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.682      ;
; 8.263 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.682      ;
; 8.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.670      ;
; 8.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.670      ;
; 8.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.670      ;
; 8.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.670      ;
; 8.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.048      ; 2.670      ;
; 8.279 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.682      ;
; 8.279 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.682      ;
; 8.279 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.682      ;
; 8.279 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.682      ;
; 8.279 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.682      ;
; 8.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.670      ;
; 8.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.670      ;
; 8.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.670      ;
; 8.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.670      ;
; 8.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.064      ; 2.670      ;
; 8.367 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.612      ;
; 8.367 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.612      ;
; 8.367 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.612      ;
; 8.367 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.612      ;
; 8.367 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.612      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.612      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.612      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.612      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.612      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.612      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.612      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.612      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.612      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.612      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.612      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.612      ;
; 8.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.428      ;
; 8.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.428      ;
; 8.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.428      ;
; 8.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.428      ;
; 8.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.428      ;
; 8.563 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.416      ;
; 8.563 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.416      ;
; 8.563 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.416      ;
; 8.563 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.416      ;
; 8.563 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.082      ; 2.416      ;
; 8.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.428      ;
; 8.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.428      ;
; 8.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.428      ;
; 8.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.428      ;
; 8.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.428      ;
; 8.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.428      ;
; 8.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.428      ;
; 8.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.428      ;
; 8.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.428      ;
; 8.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.428      ;
; 8.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.428      ;
; 8.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.416      ;
; 8.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.416      ;
; 8.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.416      ;
; 8.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.416      ;
; 8.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.416      ;
; 8.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.416      ;
; 8.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.416      ;
; 8.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.416      ;
; 8.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.416      ;
; 8.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.416      ;
; 8.578 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 10.000       ; 1.097      ; 2.416      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.285      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.285      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.285      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.285      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.285      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.285      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.285      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.285      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.285      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.285      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.285      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.300      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.300      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.300      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.300      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.300      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.300      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.300      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.300      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.300      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.300      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.300      ;
; 0.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.285      ;
; 0.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.285      ;
; 0.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.285      ;
; 0.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.285      ;
; 0.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.285      ;
; 0.799 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.300      ;
; 0.799 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.300      ;
; 0.799 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.300      ;
; 0.799 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.300      ;
; 0.799 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.300      ;
; 0.900 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.417      ;
; 0.900 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.417      ;
; 0.900 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.417      ;
; 0.900 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.417      ;
; 0.900 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.417      ;
; 0.900 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.417      ;
; 0.900 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.417      ;
; 0.900 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.417      ;
; 0.900 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.417      ;
; 0.900 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.417      ;
; 0.900 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.353      ; 2.417      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.417      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.417      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.417      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.417      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.337      ; 2.417      ;
; 1.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.554      ;
; 1.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.554      ;
; 1.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.554      ;
; 1.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.554      ;
; 1.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.554      ;
; 1.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.569      ;
; 1.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.569      ;
; 1.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.569      ;
; 1.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.569      ;
; 1.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.569      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.554      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.554      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.554      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.554      ;
; 1.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.554      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.569      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.569      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.569      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.569      ;
; 1.104 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.569      ;
; 1.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.480      ;
; 1.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.480      ;
; 1.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.480      ;
; 1.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.480      ;
; 1.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.480      ;
; 1.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.480      ;
; 1.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.480      ;
; 1.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.494      ;
; 1.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.494      ;
; 1.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.494      ;
; 1.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.494      ;
; 1.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.494      ;
; 1.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.494      ;
; 1.138 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.494      ;
; 1.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.686      ;
; 1.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.686      ;
; 1.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.686      ;
; 1.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.686      ;
; 1.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.318      ; 2.686      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.686      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.686      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.686      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.686      ;
; 1.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.301      ; 2.686      ;
; 1.256 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.612      ;
; 1.256 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.612      ;
; 1.256 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.612      ;
; 1.256 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.612      ;
; 1.256 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.612      ;
; 1.256 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.612      ;
; 1.256 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk   ; 0.000        ; 1.192      ; 2.612      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.986 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.385      ; 2.455      ;
; 1.001 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.370      ; 2.455      ;
; 1.001 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.385      ; 2.470      ;
; 1.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.370      ; 2.470      ;
; 1.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.385      ; 2.587      ;
; 1.133 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.370      ; 2.587      ;
; 1.334 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.159      ; 2.577      ;
; 1.334 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.159      ; 2.577      ;
; 1.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.159      ; 2.589      ;
; 1.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.159      ; 2.589      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.634      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.634      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.634      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.634      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.634      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.634      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.634      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.634      ;
; 1.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.634      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.649      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.649      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.649      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.649      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.649      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.649      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.649      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.649      ;
; 1.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.649      ;
; 1.394 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.634      ;
; 1.394 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.634      ;
; 1.394 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.634      ;
; 1.394 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.634      ;
; 1.394 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.634      ;
; 1.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.649      ;
; 1.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.649      ;
; 1.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.649      ;
; 1.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.649      ;
; 1.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.649      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.661      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.661      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.661      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.661      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.661      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.661      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.661      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.661      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.661      ;
; 1.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.661      ;
; 1.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.673      ;
; 1.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.673      ;
; 1.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.673      ;
; 1.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.673      ;
; 1.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.673      ;
; 1.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.673      ;
; 1.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.673      ;
; 1.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.673      ;
; 1.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.673      ;
; 1.423 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.673      ;
; 1.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.661      ;
; 1.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.661      ;
; 1.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.661      ;
; 1.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.661      ;
; 1.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.661      ;
; 1.439 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.673      ;
; 1.439 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.673      ;
; 1.439 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.673      ;
; 1.439 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.673      ;
; 1.439 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.673      ;
; 1.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.159      ; 2.710      ;
; 1.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.159      ; 2.710      ;
; 1.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.766      ;
; 1.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.766      ;
; 1.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.766      ;
; 1.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.766      ;
; 1.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.766      ;
; 1.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.766      ;
; 1.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.766      ;
; 1.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.766      ;
; 1.508 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.174      ; 2.766      ;
; 1.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.766      ;
; 1.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.766      ;
; 1.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.766      ;
; 1.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.766      ;
; 1.526 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.156      ; 2.766      ;
; 1.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.794      ;
; 1.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.794      ;
; 1.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.794      ;
; 1.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.794      ;
; 1.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.794      ;
; 1.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.794      ;
; 1.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.794      ;
; 1.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.794      ;
; 1.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.794      ;
; 1.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.166      ; 2.794      ;
; 1.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.794      ;
; 1.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.794      ;
; 1.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.794      ;
; 1.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.794      ;
; 1.560 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk   ; 0.000        ; 1.150      ; 2.794      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u0_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u1_rdfifo|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0    ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                             ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0   ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0    ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0    ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                            ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[0] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[1] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[2] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[3] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[4] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[5] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[6] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[7] ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                             ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                            ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                            ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                            ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                            ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                             ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                             ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                             ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                             ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                             ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                             ;
; 4.796 ; 5.026        ; 0.230          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_brp|dffe10a[10]                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[0]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[1]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[2]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[3]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[4]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[5]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[6]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_se9:rs_bwp|dffe10a[7]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[0] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[1] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[2] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[3] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11|dffe12a[4] ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 4.756 ; 4.972        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.756 ; 4.972        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_10m                                     ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|clk_50m                                     ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[0]                                  ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[1]                                  ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|cnt_10m[2]                                  ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[0]                              ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_0[1]                              ;
; 4.800 ; 5.016        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_rd_en                                        ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[0]                                       ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[1]                                       ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd:u_lcd|rd_id:u_rd_id|ID_lcd[2]                                       ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[0]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[1]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[2]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[3]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[4]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[5]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[6]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[7]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[8]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|clk_cnt[9]                    ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.801 ; 5.017        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                       ;
; 4.844 ; 5.028        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[0]                              ;
; 4.844 ; 5.028        ; 0.184          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; lcd:u_lcd|clk_div:u_clk_div|state_33m_1[1]                              ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[8]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[9]|clk                                   ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u1_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[0]|clk                                             ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[1]|clk                                             ;
; 4.977 ; 4.977        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_lcd[2]|clk                                             ;
; 4.978 ; 4.978        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 4.999 ; 4.999        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 5.001 ; 5.001        ; 0.000          ; Low Pulse Width  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_10m|clk                                             ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|clk_50m|clk                                             ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[0]|clk                                          ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[1]|clk                                          ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|cnt_10m[2]|clk                                          ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[0]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_0[1]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[0]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_clk_div|state_33m_1[1]|clk                                      ;
; 5.022 ; 5.022        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_lcd|u_rd_id|ID_rd_en|clk                                              ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[0]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[1]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[2]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[3]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[4]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[5]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[6]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[7]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[8]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|clk_cnt[9]|clk                                   ;
; 5.023 ; 5.023        ; 0.000          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u0_ov5640_dri|u_i2c_dr|dri_clk|clk                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.313 ; 9.543        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.313 ; 9.543        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.315 ; 9.545        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.336 ; 9.566        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.337 ; 9.567        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.337 ; 9.567        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.337 ; 9.567        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.337 ; 9.567        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.339 ; 9.569        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.339 ; 9.569        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.347 ; 9.531        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.347 ; 9.531        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.347 ; 9.531        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.347 ; 9.531        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.347 ; 9.531        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.347 ; 9.531        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.347 ; 9.531        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.347 ; 9.531        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.347 ; 9.531        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.347 ; 9.531        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.354 ; 9.538        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.354 ; 9.538        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.373 ; 9.557        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.375 ; 9.559        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.375 ; 9.559        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.375 ; 9.559        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.375 ; 9.559        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.375 ; 9.559        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.378 ; 9.562        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.378 ; 9.562        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.384 ; 9.568        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                         ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.385 ; 9.569        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u1_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                           ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                           ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                           ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                         ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                         ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                         ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                         ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                         ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                         ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                         ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                         ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                         ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ;
; 9.527 ; 9.527        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0|clk                                                                                      ;
; 9.527 ; 9.527        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7|clk                                                                                         ;
; 9.527 ; 9.527        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]|clk                                                                                 ;
; 9.527 ; 9.527        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]|clk                                                                                 ;
; 9.527 ; 9.527        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]|clk                                                                                                ;
; 9.527 ; 9.527        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]|clk                                                                                                ;
; 9.527 ; 9.527        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]|clk                                                                                                ;
; 9.527 ; 9.527        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g[3]|clk                                                                                                ;
; 9.527 ; 9.527        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]|clk                                                                                                ;
; 9.527 ; 9.527        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]|clk                                                                                                ;
; 9.534 ; 9.534        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1|clk                                                                                      ;
; 9.534 ; 9.534        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2|clk                                                                                      ;
; 9.546 ; 9.546        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u1_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]|clk                                                                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.356 ; 9.540        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.356 ; 9.540        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.356 ; 9.540        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.356 ; 9.540        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.356 ; 9.540        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.356 ; 9.540        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.356 ; 9.540        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.365 ; 9.595        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.366 ; 9.596        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.366 ; 9.596        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.366 ; 9.550        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.367 ; 9.597        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.368 ; 9.598        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.369 ; 9.599        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.369 ; 9.599        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.370 ; 9.600        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.370 ; 9.600        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                              ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                           ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                         ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                         ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                         ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.389 ; 9.573        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                         ;
; 9.389 ; 9.573        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                        ;
; 9.389 ; 9.573        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                        ;
; 9.389 ; 9.573        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                        ;
; 9.389 ; 9.573        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                        ;
; 9.389 ; 9.573        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                        ;
; 9.389 ; 9.573        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                         ;
; 9.389 ; 9.573        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                         ;
; 9.389 ; 9.573        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                         ;
; 9.389 ; 9.573        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                         ;
; 9.389 ; 9.573        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                         ;
; 9.391 ; 9.575        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                        ;
; 9.391 ; 9.575        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                         ;
; 9.391 ; 9.575        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                         ;
; 9.391 ; 9.575        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                         ;
; 9.391 ; 9.575        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                         ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.398 ; 9.582        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                         ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                         ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                         ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                         ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                         ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                           ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                           ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                         ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                         ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                         ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                         ;
; 9.399 ; 9.583        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                         ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.417 ; 9.601        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u0_wrfifo|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.536 ; 9.536        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]|clk                                                                                       ;
; 9.536 ; 9.536        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[11]|clk                                                                                       ;
; 9.536 ; 9.536        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]|clk                                                                                        ;
; 9.536 ; 9.536        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a10|clk                                                                                     ;
; 9.536 ; 9.536        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a11|clk                                                                                     ;
; 9.536 ; 9.536        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8|clk                                                                                      ;
; 9.536 ; 9.536        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9|clk                                                                                      ;
; 9.546 ; 9.546        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]|clk                                                                                 ;
; 9.546 ; 9.546        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|wrptr_g[10]|clk                                                                                               ;
; 9.546 ; 9.546        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|wrptr_g[11]|clk                                                                                               ;
; 9.546 ; 9.546        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]|clk                                                                                                ;
; 9.546 ; 9.546        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u0_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]|clk                                                                                                ;
; 9.562 ; 9.562        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|byte_flag_d0|clk                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 1.321 ; 1.950 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; 1.220 ; 1.848 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; 1.321 ; 1.950 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; 1.249 ; 1.875 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; 1.127 ; 1.735 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; 1.128 ; 1.738 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; 1.106 ; 1.712 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; 1.164 ; 1.772 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; 1.130 ; 1.738 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; 2.389 ; 3.138 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; 1.371 ; 2.001 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; 1.393 ; 2.003 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; 1.121 ; 1.684 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; 1.131 ; 1.687 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; 1.234 ; 1.823 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; 1.208 ; 1.804 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; 1.222 ; 1.812 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; 1.212 ; 1.805 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; 1.393 ; 2.003 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; 1.030 ; 1.601 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; 1.921 ; 2.563 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; 1.177 ; 1.742 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; 2.591 ; 3.248 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.591 ; 3.248 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.532 ; 3.135 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.451 ; 3.066 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.516 ; 3.122 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.274 ; 2.868 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.275 ; 2.864 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.519 ; 3.155 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.520 ; 3.116 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.482 ; 3.101 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.260 ; 2.846 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.250 ; 2.833 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.264 ; 2.851 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.264 ; 2.851 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.299 ; 2.865 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.306 ; 2.900 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.297 ; 2.887 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 1.652 ; 1.956 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 2.808 ; 3.494 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 2.808 ; 3.494 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 2.598 ; 3.253 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 2.474 ; 3.078 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -0.839 ; -1.406 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; -0.969 ; -1.581 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; -1.063 ; -1.653 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; -0.980 ; -1.566 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; -0.862 ; -1.430 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; -0.858 ; -1.428 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; -0.839 ; -1.406 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; -0.904 ; -1.481 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; -0.866 ; -1.434 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; -1.049 ; -1.702 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; -1.164 ; -1.784 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; -0.832 ; -1.381 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; -0.894 ; -1.459 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; -0.906 ; -1.465 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; -1.026 ; -1.591 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; -1.003 ; -1.574 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; -1.016 ; -1.582 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; -1.006 ; -1.575 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; -0.838 ; -1.422 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; -0.832 ; -1.381 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; -0.825 ; -1.380 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; -0.979 ; -1.536 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; -1.886 ; -2.455 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.220 ; -2.865 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.161 ; -2.757 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.078 ; -2.678 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.145 ; -2.743 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.909 ; -2.488 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.909 ; -2.485 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.150 ; -2.775 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.149 ; -2.738 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.108 ; -2.713 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.894 ; -2.467 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.886 ; -2.455 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.899 ; -2.472 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.899 ; -2.473 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.937 ; -2.497 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.939 ; -2.520 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.930 ; -2.507 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -1.308 ; -1.618 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -2.107 ; -2.701 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -2.427 ; -3.101 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -2.225 ; -2.869 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -2.107 ; -2.701 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 3.567  ; 3.409  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.489  ; 2.399  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.617  ; 2.502  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.632  ; 2.520  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.494  ; 2.403  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.724  ; 2.616  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.512  ; 2.423  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.428  ; 2.330  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.604  ; 2.486  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 3.065  ; 2.879  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.492  ; 2.375  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.567  ; 3.409  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.605  ; 2.485  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.568  ; 2.451  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.481  ; 2.387  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.481  ; 2.387  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.476  ; 2.365  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 3.442  ; 3.195  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.960  ; 2.022  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 2.062  ; 2.019  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.693  ; 3.903  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.906  ; 3.052  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.725  ; 2.891  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.171  ; 3.415  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.986  ; 3.175  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.829  ; 2.994  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.693  ; 3.903  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.182  ; 3.380  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.254  ; 3.492  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.466  ; 2.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.727  ; 2.909  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.824  ; 2.998  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.601  ; 2.749  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.598  ; 2.763  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.752  ; 2.932  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 3.023  ; 3.232  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.560  ; 2.709  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.726  ; 2.589  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 3.394  ; 3.160  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.544 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.498 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 6.304  ; 6.680  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 3.623  ; 3.741  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 6.098  ; 6.227  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 5.922  ; 6.029  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 5.807  ; 5.898  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 5.897  ; 6.000  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 6.097  ; 6.227  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 5.928  ; 6.024  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 5.980  ; 6.072  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 5.701  ; 5.772  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 5.829  ; 5.896  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 6.005  ; 6.058  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 5.986  ; 6.029  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 6.000  ; 6.114  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 6.098  ; 6.197  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 5.995  ; 6.091  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 5.973  ; 6.062  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 5.557  ; 5.594  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 5.887  ; 5.971  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 2.803  ; 2.954  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 2.153  ; 2.059  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.210  ; 2.124  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.332  ; 2.221  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.346  ; 2.239  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.214  ; 2.127  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.436  ; 2.332  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.234  ; 2.147  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.153  ; 2.059  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.324  ; 2.210  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.767  ; 2.588  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.217  ; 2.104  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.284  ; 3.130  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.325  ; 2.210  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.289  ; 2.176  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.198  ; 2.091  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.203  ; 2.113  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.198  ; 2.091  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 3.128  ; 2.890  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.704  ; 1.765  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.800  ; 1.759  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 2.190  ; 2.300  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.609  ; 2.749  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.437  ; 2.597  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.864  ; 3.099  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.687  ; 2.868  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.536  ; 2.695  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.403  ; 3.607  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.874  ; 3.065  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.945  ; 3.173  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.190  ; 2.300  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.439  ; 2.613  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.534  ; 2.702  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.320  ; 2.463  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.318  ; 2.477  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.464  ; 2.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.725  ; 2.927  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.281  ; 2.425  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.439  ; 2.306  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 3.078  ; 2.853  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 3.904  ; 4.131  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 2.418  ; 2.563  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 3.657  ; 3.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 3.971  ; 4.055  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 3.864  ; 3.932  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 3.949  ; 4.029  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 4.135  ; 4.212  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 3.979  ; 4.053  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 3.985  ; 4.067  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.762  ; 3.812  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.867  ; 3.911  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 3.997  ; 4.103  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 3.975  ; 4.072  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.046  ; 4.137  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 4.095  ; 4.183  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 4.041  ; 4.115  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 4.020  ; 4.086  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 3.657  ; 3.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 3.935  ; 3.998  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 2.509  ; 2.655  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.829 ; 2.828 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.228 ; 3.214 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.279 ; 3.266 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.435 ; 3.422 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.277 ; 3.264 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 3.626 ; 3.613 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.400 ; 4.435 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.228 ; 3.214 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.277 ; 3.264 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.829 ; 2.828 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.639 ; 3.626 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 3.694 ; 3.693 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 3.691 ; 3.690 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 3.694 ; 3.693 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 3.694 ; 3.693 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 3.681 ; 3.680 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 3.681 ; 3.680 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 6.003 ; 5.989 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 6.448 ; 6.434 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 6.341 ; 6.327 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 6.341 ; 6.327 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 6.336 ; 6.322 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 6.336 ; 6.322 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 6.385 ; 6.371 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 6.324 ; 6.310 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 6.324 ; 6.310 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 6.448 ; 6.434 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 6.334 ; 6.320 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 6.448 ; 6.434 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 6.215 ; 6.201 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 6.215 ; 6.201 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 6.003 ; 5.989 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 6.003 ; 5.989 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 6.385 ; 6.371 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.544 ; 2.543 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.919 ; 2.905 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.975 ; 2.962 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.124 ; 3.111 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.973 ; 2.960 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 3.308 ; 3.295 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.088 ; 4.123 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.919 ; 2.905 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.973 ; 2.960 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.544 ; 2.543 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.321 ; 3.308 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 3.376 ; 3.375 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 3.372 ; 3.371 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 3.376 ; 3.375 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 3.376 ; 3.375 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 3.363 ; 3.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 3.363 ; 3.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 3.614 ; 3.600 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 4.041 ; 4.027 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 3.938 ; 3.924 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 3.938 ; 3.924 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 3.933 ; 3.919 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 3.933 ; 3.919 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 3.981 ; 3.967 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.922 ; 3.908 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.922 ; 3.908 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 4.041 ; 4.027 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 3.932 ; 3.918 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.041 ; 4.027 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 3.818 ; 3.804 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 3.818 ; 3.804 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 3.614 ; 3.600 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 3.614 ; 3.600 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 3.981 ; 3.967 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.950     ; 2.951     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.393     ; 3.407     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.450     ; 3.463     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.631     ; 3.644     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.448     ; 3.461     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 3.842     ; 3.855     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.653     ; 4.618     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.393     ; 3.407     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.448     ; 3.461     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.950     ; 2.951     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.863     ; 3.876     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 3.930     ; 3.931     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 3.922     ; 3.923     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 3.930     ; 3.931     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 3.930     ; 3.931     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 3.909     ; 3.910     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 3.909     ; 3.910     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 6.299     ; 6.313     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 6.827     ; 6.841     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 6.701     ; 6.715     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 6.701     ; 6.715     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 6.694     ; 6.708     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 6.694     ; 6.708     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 6.753     ; 6.767     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 6.671     ; 6.685     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 6.671     ; 6.685     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 6.827     ; 6.841     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 6.694     ; 6.708     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 6.827     ; 6.841     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 6.529     ; 6.543     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 6.529     ; 6.543     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 6.299     ; 6.313     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 6.299     ; 6.313     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 6.753     ; 6.767     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.661     ; 2.662     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.077     ; 3.091     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.138     ; 3.151     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.312     ; 3.325     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.137     ; 3.150     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 3.515     ; 3.528     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.332     ; 4.297     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.077     ; 3.091     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.137     ; 3.150     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.661     ; 2.662     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.534     ; 3.547     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 3.601     ; 3.602     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 3.594     ; 3.595     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 3.601     ; 3.602     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 3.601     ; 3.602     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 3.582     ; 3.583     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 3.582     ; 3.583     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 3.763     ; 3.777     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 4.270     ; 4.284     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 4.149     ; 4.163     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 4.149     ; 4.163     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 4.143     ; 4.157     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 4.143     ; 4.157     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 4.199     ; 4.213     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 4.120     ; 4.134     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 4.120     ; 4.134     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 4.270     ; 4.284     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 4.142     ; 4.156     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.270     ; 4.284     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 3.984     ; 3.998     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 3.984     ; 3.998     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 3.763     ; 3.777     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 3.763     ; 3.777     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 4.199     ; 4.213     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 1.677 ; 0.061 ; 5.387    ; 0.768   ; 4.715               ;
;  cam0_pclk                                         ; 5.510 ; 0.092 ; 5.809    ; 0.768   ; 9.356               ;
;  cam1_pclk                                         ; 3.869 ; 0.061 ; 5.387    ; 0.986   ; 9.313               ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.677 ; 0.140 ; N/A      ; N/A     ; 4.715               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 6.411 ; 0.187 ; N/A      ; N/A     ; 4.716               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  cam0_pclk                                         ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  cam1_pclk                                         ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; 2.655 ; 2.886 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; 2.508 ; 2.774 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; 2.655 ; 2.886 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; 2.523 ; 2.752 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; 2.220 ; 2.489 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; 2.217 ; 2.488 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; 2.193 ; 2.448 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; 2.312 ; 2.554 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; 2.281 ; 2.517 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; 5.253 ; 5.393 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; 2.842 ; 3.095 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; 2.940 ; 3.116 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; 2.185 ; 2.454 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; 2.165 ; 2.434 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; 2.522 ; 2.714 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; 2.484 ; 2.694 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; 2.508 ; 2.702 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; 2.497 ; 2.700 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; 2.940 ; 3.116 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; 2.073 ; 2.314 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; 4.216 ; 4.203 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; 2.327 ; 2.551 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; 5.431 ; 5.733 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.431 ; 5.733 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.308 ; 5.520 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.147 ; 5.326 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.315 ; 5.519 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.744 ; 4.953 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.730 ; 4.933 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.290 ; 5.543 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.288 ; 5.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.175 ; 5.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.742 ; 4.912 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.693 ; 4.871 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.718 ; 4.919 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.738 ; 4.906 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.808 ; 5.014 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.785 ; 5.002 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.763 ; 4.978 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 3.302 ; 3.461 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; 5.872 ; 6.183 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 5.872 ; 6.183 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 5.415 ; 5.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 5.154 ; 5.387 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; cam0_data[*]    ; cam0_pclk  ; -0.839 ; -1.406 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[0]   ; cam0_pclk  ; -0.969 ; -1.581 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[1]   ; cam0_pclk  ; -1.063 ; -1.653 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[2]   ; cam0_pclk  ; -0.980 ; -1.566 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[3]   ; cam0_pclk  ; -0.862 ; -1.430 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[4]   ; cam0_pclk  ; -0.858 ; -1.428 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[5]   ; cam0_pclk  ; -0.839 ; -1.406 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[6]   ; cam0_pclk  ; -0.904 ; -1.481 ; Rise       ; cam0_pclk                                         ;
;  cam0_data[7]   ; cam0_pclk  ; -0.866 ; -1.434 ; Rise       ; cam0_pclk                                         ;
; cam0_href       ; cam0_pclk  ; -1.049 ; -1.702 ; Rise       ; cam0_pclk                                         ;
; cam0_vsync      ; cam0_pclk  ; -1.164 ; -1.784 ; Rise       ; cam0_pclk                                         ;
; cam1_data[*]    ; cam1_pclk  ; -0.832 ; -1.381 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[0]   ; cam1_pclk  ; -0.894 ; -1.459 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[1]   ; cam1_pclk  ; -0.906 ; -1.455 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[2]   ; cam1_pclk  ; -1.026 ; -1.591 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[3]   ; cam1_pclk  ; -1.003 ; -1.574 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[4]   ; cam1_pclk  ; -1.016 ; -1.582 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[5]   ; cam1_pclk  ; -1.006 ; -1.575 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[6]   ; cam1_pclk  ; -0.838 ; -1.391 ; Rise       ; cam1_pclk                                         ;
;  cam1_data[7]   ; cam1_pclk  ; -0.832 ; -1.381 ; Rise       ; cam1_pclk                                         ;
; cam1_href       ; cam1_pclk  ; -0.825 ; -1.278 ; Rise       ; cam1_pclk                                         ;
; cam1_vsync      ; cam1_pclk  ; -0.979 ; -1.536 ; Rise       ; cam1_pclk                                         ;
; sdram_data[*]   ; sys_clk    ; -1.886 ; -2.455 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.220 ; -2.865 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.161 ; -2.757 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.078 ; -2.678 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.145 ; -2.743 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.909 ; -2.488 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.909 ; -2.485 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.150 ; -2.775 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.149 ; -2.738 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.108 ; -2.713 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.894 ; -2.467 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.886 ; -2.455 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.899 ; -2.472 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.899 ; -2.473 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.937 ; -2.497 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.939 ; -2.520 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.930 ; -2.507 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -1.308 ; -1.618 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rgb[*]      ; sys_clk    ; -2.107 ; -2.701 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; -2.427 ; -3.101 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; -2.225 ; -2.869 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; -2.107 ; -2.701 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 7.027  ; 7.145  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 5.197  ; 5.350  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.488  ; 5.641  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.506  ; 5.655  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.275  ; 5.438  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.672  ; 5.896  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 5.231  ; 5.393  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.106  ; 5.224  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.427  ; 5.596  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 6.178  ; 6.337  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.210  ; 5.308  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 7.027  ; 7.145  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 5.449  ; 5.616  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.383  ; 5.537  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.238  ; 5.407  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.238  ; 5.407  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 5.223  ; 5.302  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 6.856  ; 7.037  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.297  ; 4.278  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.398  ; 4.503  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 7.743  ; 7.663  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.617  ; 6.331  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.120  ; 6.021  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 7.008  ; 6.904  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.786  ; 6.559  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.434  ; 6.207  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.743  ; 7.663  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 7.225  ; 6.932  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 7.331  ; 7.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.566  ; 5.406  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.157  ; 6.016  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.393  ; 6.181  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.786  ; 5.685  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.793  ; 5.718  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.172  ; 6.081  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.835  ; 6.651  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.738  ; 5.663  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.728  ; 5.870  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 6.805  ; 6.988  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 14.823 ; 14.606 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 8.232  ; 8.111  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 13.509 ; 13.276 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 13.076 ; 12.867 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 12.891 ; 12.691 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 13.004 ; 12.844 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 13.509 ; 13.276 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 13.178 ; 12.934 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 13.196 ; 13.006 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 12.588 ; 12.419 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 12.828 ; 12.653 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 13.160 ; 13.073 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 13.089 ; 13.001 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 13.324 ; 13.062 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 13.490 ; 13.246 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 13.269 ; 13.023 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 13.215 ; 12.970 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 12.395 ; 12.163 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 12.977 ; 12.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 6.249  ; 6.170  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 2.153  ; 2.059  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.210  ; 2.124  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.332  ; 2.221  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.346  ; 2.239  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.214  ; 2.127  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.436  ; 2.332  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.234  ; 2.147  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.153  ; 2.059  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.324  ; 2.210  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.767  ; 2.588  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.217  ; 2.104  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.284  ; 3.130  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.325  ; 2.210  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.289  ; 2.176  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.198  ; 2.091  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.203  ; 2.113  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.198  ; 2.091  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 3.128  ; 2.890  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.704  ; 1.765  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.800  ; 1.759  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 2.190  ; 2.300  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.609  ; 2.749  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.437  ; 2.597  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.864  ; 3.099  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.687  ; 2.868  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.536  ; 2.695  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.403  ; 3.607  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.874  ; 3.065  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.945  ; 3.173  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.190  ; 2.300  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.439  ; 2.613  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.534  ; 2.702  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.320  ; 2.463  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.318  ; 2.477  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.464  ; 2.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.725  ; 2.927  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.281  ; 2.425  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.439  ; 2.306  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 3.078  ; 2.853  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_de          ; sys_clk    ; 3.904  ; 4.131  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 2.418  ; 2.563  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_rgb[*]      ; sys_clk    ; 3.657  ; 3.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[0]     ; sys_clk    ; 3.971  ; 4.055  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[1]     ; sys_clk    ; 3.864  ; 3.932  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[2]     ; sys_clk    ; 3.949  ; 4.029  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[3]     ; sys_clk    ; 4.135  ; 4.212  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[4]     ; sys_clk    ; 3.979  ; 4.053  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[5]     ; sys_clk    ; 3.985  ; 4.067  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[6]     ; sys_clk    ; 3.762  ; 3.812  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[7]     ; sys_clk    ; 3.867  ; 3.911  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[8]     ; sys_clk    ; 3.997  ; 4.103  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[9]     ; sys_clk    ; 3.975  ; 4.072  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[10]    ; sys_clk    ; 4.046  ; 4.137  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[11]    ; sys_clk    ; 4.095  ; 4.183  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[12]    ; sys_clk    ; 4.041  ; 4.115  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[13]    ; sys_clk    ; 4.020  ; 4.086  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[14]    ; sys_clk    ; 3.657  ; 3.700  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_rgb[15]    ; sys_clk    ; 3.935  ; 3.998  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_pclk        ; sys_clk    ; 2.509  ; 2.655  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam0_rst_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_rst_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; cam0_sda       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_sda       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[12]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[13]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[14]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_rgb[15]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_pclk      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_pclk      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_href      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_href      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[2]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[2]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[3]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[3]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[4]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[4]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[5]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[5]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[6]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[6]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[7]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[7]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_vsync     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_vsync     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam0_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam0_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam0_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam0_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam0_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam0_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam0_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam0_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_pclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam0_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; cam0_pclk                                         ; cam0_pclk                                         ; 488      ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk                                         ; 24       ; 0        ; 0        ; 0        ;
; cam1_pclk                                         ; cam1_pclk                                         ; 488      ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk                                         ; 24       ; 0        ; 0        ; 0        ;
; cam0_pclk                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; cam1_pclk                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 16321    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6267     ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 127      ; 0        ; 0        ; 4        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; cam0_pclk                                         ; cam0_pclk                                         ; 488      ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk                                         ; 24       ; 0        ; 0        ; 0        ;
; cam1_pclk                                         ; cam1_pclk                                         ; 488      ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk                                         ; 24       ; 0        ; 0        ; 0        ;
; cam0_pclk                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; cam1_pclk                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 16321    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6267     ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 127      ; 0        ; 0        ; 4        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                        ;
+---------------------------------------------------+-----------+----------+----------+----------+----------+
; From Clock                                        ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk ; 99       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk ; 99       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                         ;
+---------------------------------------------------+-----------+----------+----------+----------+----------+
; From Clock                                        ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam0_pclk ; 99       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; cam1_pclk ; 99       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 1122  ; 1122 ;
; Unconstrained Output Ports      ; 59    ; 59   ;
; Unconstrained Output Port Paths ; 731   ; 731  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Dec 20 09:29:43 2019
Info: Command: quartus_sta ov5640_rgb565_lcd -c ov5640_rgb565_lcd
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0ol1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_jol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe4|dffe5a* 
Info (332104): Reading SDC File: 'ov5640_rgb565_lcd.out.sdc'
Warning (332174): Ignored filter at ov5640_rgb565_lcd.out.sdc(116): *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at ov5640_rgb565_lcd.out.sdc(116): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_re9:dffpipe4|dffe5a*}]
Warning (332174): Ignored filter at ov5640_rgb565_lcd.out.sdc(117): *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at ov5640_rgb565_lcd.out.sdc(117): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a*}]
Warning (332060): Node: lcd:u_lcd|clk_div:u_clk_div|clk_10m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.677
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.677               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.869               0.000 cam1_pclk 
    Info (332119):     5.510               0.000 cam0_pclk 
    Info (332119):     6.411               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.265               0.000 cam1_pclk 
    Info (332119):     0.300               0.000 cam0_pclk 
    Info (332119):     0.414               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 5.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.387               0.000 cam1_pclk 
    Info (332119):     5.809               0.000 cam0_pclk 
Info (332146): Worst-case removal slack is 1.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.918               0.000 cam0_pclk 
    Info (332119):     2.262               0.000 cam1_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.715               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.718               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.607               0.000 cam1_pclk 
    Info (332119):     9.652               0.000 cam0_pclk 
    Info (332119):     9.934               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: lcd:u_lcd|clk_div:u_clk_div|clk_10m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.105               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.959               0.000 cam1_pclk 
    Info (332119):     5.538               0.000 cam0_pclk 
    Info (332119):     6.674               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.254               0.000 cam1_pclk 
    Info (332119):     0.285               0.000 cam0_pclk 
    Info (332119):     0.394               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 5.661
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.661               0.000 cam1_pclk 
    Info (332119):     6.074               0.000 cam0_pclk 
Info (332146): Worst-case removal slack is 1.814
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.814               0.000 cam0_pclk 
    Info (332119):     2.137               0.000 cam1_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.715               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.716               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.488               0.000 cam1_pclk 
    Info (332119):     9.557               0.000 cam0_pclk 
    Info (332119):     9.943               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: lcd:u_lcd|clk_div:u_clk_div|clk_10m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to u_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 6.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.218               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.307               0.000 cam1_pclk 
    Info (332119):     7.954               0.000 cam0_pclk 
    Info (332119):     8.494               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.061               0.000 cam1_pclk 
    Info (332119):     0.092               0.000 cam0_pclk 
    Info (332119):     0.140               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 7.940
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.940               0.000 cam1_pclk 
    Info (332119):     8.057               0.000 cam0_pclk 
Info (332146): Worst-case removal slack is 0.768
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.768               0.000 cam0_pclk 
    Info (332119):     0.986               0.000 cam1_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.734               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.756               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.313               0.000 cam1_pclk 
    Info (332119):     9.356               0.000 cam0_pclk 
    Info (332119):     9.594               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4750 megabytes
    Info: Processing ended: Fri Dec 20 09:29:48 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


