--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Imag_Proc_top.twx Imag_Proc_top.ncd -o Imag_Proc_top.twr
Imag_Proc_top.pcf -ucf Imag_proc.ucf

Design file:              Imag_Proc_top.ncd
Physical constraint file: Imag_Proc_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9709 paths analyzed, 3545 endpoints analyzed, 31 failing endpoints
 31 timing errors detected. (31 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  41.832ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 (SLICE_X75Y40.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 (FF)
  Requirement:          0.371ns
  Data Path Delay:      1.250ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.132ns (1.724 - 1.856)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y48.AMUX    Tshcko                0.649   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7
    SLICE_X75Y40.CX      net (fanout=1)        0.540   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<7>
    SLICE_X75Y40.CLK     Tdick                 0.061   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<7>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.710ns logic, 0.540ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12 (SLICE_X74Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12 (FF)
  Requirement:          0.371ns
  Data Path Delay:      1.229ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.129ns (1.727 - 1.856)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y48.DMUX    Tshcko                0.652   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_12
    SLICE_X74Y47.A5      net (fanout=1)        0.579   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
    SLICE_X74Y47.CLK     Tas                  -0.002   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<11>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>_rt
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.650ns logic, 0.579ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X75Y45.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (FF)
  Requirement:          0.371ns
  Data Path Delay:      1.201ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.130ns (1.726 - 1.856)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y48.BQ      Tcko                  0.518   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<13>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X75Y45.CX      net (fanout=1)        0.622   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
    SLICE_X75Y45.CLK     Tdick                 0.061   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<9>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.579ns logic, 0.622ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y10.ADDRARDADDRU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.249ns (0.852 - 0.603)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X72Y49.AMUX          Tshcko                0.182   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<8>
                                                             Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5
    RAMB36_X2Y10.ADDRARDADDRU8 net (fanout=17)       0.251   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<5>
    RAMB36_X2Y10.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.250ns (-0.001ns logic, 0.251ns route)
                                                             (-0.4% logic, 100.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y10.ADDRARDADDRL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.252ns (Levels of Logic = 0)
  Clock Path Skew:      0.249ns (0.852 - 0.603)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X72Y49.AMUX          Tshcko                0.182   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<8>
                                                             Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_5
    RAMB36_X2Y10.ADDRARDADDRL8 net (fanout=17)       0.253   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<5>
    RAMB36_X2Y10.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.252ns (-0.001ns logic, 0.253ns route)
                                                             (-0.4% logic, 100.4% route)

--------------------------------------------------------------------------------

Paths for end point filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X2Y59.ADDRBWRADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Destination:          filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 0)
  Clock Path Skew:      0.233ns (0.848 - 0.615)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 to filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X76Y153.CQ           Tcko                  0.164   filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                             filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    RAMB18_X2Y59.ADDRBWRADDR11 net (fanout=6)        0.258   filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
    RAMB18_X2Y59.CLKBWRCLK     Trckc_ADDRB (-Th)     0.183   filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                             filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.239ns (-0.019ns logic, 0.258ns route)
                                                             (-7.9% logic, 107.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: filter/fif1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y59.CLKARDCLK
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = 
PERIOD TIMEGRP         "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" 
TS_sys_clk_pin         * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21084 paths analyzed, 2905 endpoints analyzed, 136 failing endpoints
 136 timing errors detected. (136 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 152.247ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y10.ENBWRENL), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifo_orig_ready (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      5.864ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.050ns (1.647 - 1.697)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: data_fifo_orig_ready to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y109.DMUX      Tshcko                0.594   data_fifo_orig_ready
                                                          data_fifo_orig_ready
    SLICE_X72Y79.B6         net (fanout=2)        1.443   data_fifo_orig_ready
    SLICE_X72Y79.B          Tilo                  0.124   Inst_DataFlow_Display/rd_en_fifo_proc
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X72Y64.B4         net (fanout=2)        1.168   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X72Y64.BMUX       Tilo                  0.358   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y52.A5         net (fanout=5)        0.866   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y52.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X3Y10.ENBWRENL   net (fanout=2)        0.744   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X3Y10.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.864ns (1.643ns logic, 4.221ns route)
                                                          (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      8.302ns (Levels of Logic = 6)
  Clock Path Skew:      0.029ns (1.506 - 1.477)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y84.CMUX       Tshcko                0.592   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<3>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10
    SLICE_X57Y87.A1         net (fanout=8)        1.411   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<10>
    SLICE_X57Y87.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o121
    SLICE_X56Y86.A6         net (fanout=2)        0.318   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
    SLICE_X56Y86.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X56Y86.B5         net (fanout=10)       0.301   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X56Y86.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X72Y79.B4         net (fanout=2)        1.481   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X72Y79.B          Tilo                  0.124   Inst_DataFlow_Display/rd_en_fifo_proc
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X72Y64.B4         net (fanout=2)        1.168   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X72Y64.BMUX       Tilo                  0.358   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y52.A5         net (fanout=5)        0.866   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y52.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X3Y10.ENBWRENL   net (fanout=2)        0.744   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X3Y10.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.302ns (2.013ns logic, 6.289ns route)
                                                          (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_1 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      8.136ns (Levels of Logic = 5)
  Clock Path Skew:      0.030ns (1.506 - 1.476)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_1 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y83.BQ         Tcko                  0.518   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<1>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_1
    SLICE_X55Y86.B1         net (fanout=7)        1.319   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<1>
    SLICE_X55Y86.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o4
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o111
    SLICE_X56Y86.B4         net (fanout=2)        0.743   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X56Y86.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X72Y79.B4         net (fanout=2)        1.481   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X72Y79.B          Tilo                  0.124   Inst_DataFlow_Display/rd_en_fifo_proc
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X72Y64.B4         net (fanout=2)        1.168   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X72Y64.BMUX       Tilo                  0.358   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y52.A5         net (fanout=5)        0.866   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y52.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X3Y10.ENBWRENL   net (fanout=2)        0.744   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X3Y10.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.136ns (1.815ns logic, 6.321ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y10.ENBWRENU), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifo_orig_ready (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      5.864ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.050ns (1.647 - 1.697)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: data_fifo_orig_ready to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y109.DMUX      Tshcko                0.594   data_fifo_orig_ready
                                                          data_fifo_orig_ready
    SLICE_X72Y79.B6         net (fanout=2)        1.443   data_fifo_orig_ready
    SLICE_X72Y79.B          Tilo                  0.124   Inst_DataFlow_Display/rd_en_fifo_proc
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X72Y64.B4         net (fanout=2)        1.168   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X72Y64.BMUX       Tilo                  0.358   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y52.A5         net (fanout=5)        0.866   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y52.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X3Y10.ENBWRENU   net (fanout=2)        0.744   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X3Y10.CLKBWRCLKU Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.864ns (1.643ns logic, 4.221ns route)
                                                          (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      8.302ns (Levels of Logic = 6)
  Clock Path Skew:      0.029ns (1.506 - 1.477)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y84.CMUX       Tshcko                0.592   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<3>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10
    SLICE_X57Y87.A1         net (fanout=8)        1.411   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<10>
    SLICE_X57Y87.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o121
    SLICE_X56Y86.A6         net (fanout=2)        0.318   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
    SLICE_X56Y86.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X56Y86.B5         net (fanout=10)       0.301   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X56Y86.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X72Y79.B4         net (fanout=2)        1.481   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X72Y79.B          Tilo                  0.124   Inst_DataFlow_Display/rd_en_fifo_proc
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X72Y64.B4         net (fanout=2)        1.168   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X72Y64.BMUX       Tilo                  0.358   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y52.A5         net (fanout=5)        0.866   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y52.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X3Y10.ENBWRENU   net (fanout=2)        0.744   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X3Y10.CLKBWRCLKU Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.302ns (2.013ns logic, 6.289ns route)
                                                          (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_1 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      8.136ns (Levels of Logic = 5)
  Clock Path Skew:      0.030ns (1.506 - 1.476)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_1 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y83.BQ         Tcko                  0.518   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<1>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_1
    SLICE_X55Y86.B1         net (fanout=7)        1.319   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<1>
    SLICE_X55Y86.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o4
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o111
    SLICE_X56Y86.B4         net (fanout=2)        0.743   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X56Y86.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X72Y79.B4         net (fanout=2)        1.481   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X72Y79.B          Tilo                  0.124   Inst_DataFlow_Display/rd_en_fifo_proc
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X72Y64.B4         net (fanout=2)        1.168   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X72Y64.BMUX       Tilo                  0.358   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y52.A5         net (fanout=5)        0.866   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y52.A          Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<3>11
    RAMB36_X3Y10.ENBWRENU   net (fanout=2)        0.744   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
    RAMB36_X3Y10.CLKBWRCLKU Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.136ns (1.815ns logic, 6.321ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y11.ENBWRENL), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifo_orig_ready (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      5.677ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.143ns (1.554 - 1.697)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: data_fifo_orig_ready to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y109.DMUX      Tshcko                0.594   data_fifo_orig_ready
                                                          data_fifo_orig_ready
    SLICE_X72Y79.B6         net (fanout=2)        1.443   data_fifo_orig_ready
    SLICE_X72Y79.B          Tilo                  0.124   Inst_DataFlow_Display/rd_en_fifo_proc
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X72Y64.B4         net (fanout=2)        1.168   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X72Y64.BMUX       Tilo                  0.358   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y57.D5         net (fanout=5)        0.672   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y57.D          Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<14>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<1>11
    RAMB36_X1Y11.ENBWRENL   net (fanout=2)        0.751   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>
    RAMB36_X1Y11.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         5.677ns (1.643ns logic, 4.034ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      8.115ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (1.413 - 1.477)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y84.CMUX       Tshcko                0.592   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<3>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10
    SLICE_X57Y87.A1         net (fanout=8)        1.411   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<10>
    SLICE_X57Y87.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o121
    SLICE_X56Y86.A6         net (fanout=2)        0.318   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
    SLICE_X56Y86.A          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X56Y86.B5         net (fanout=10)       0.301   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X56Y86.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X72Y79.B4         net (fanout=2)        1.481   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X72Y79.B          Tilo                  0.124   Inst_DataFlow_Display/rd_en_fifo_proc
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X72Y64.B4         net (fanout=2)        1.168   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X72Y64.BMUX       Tilo                  0.358   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y57.D5         net (fanout=5)        0.672   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y57.D          Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<14>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<1>11
    RAMB36_X1Y11.ENBWRENL   net (fanout=2)        0.751   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>
    RAMB36_X1Y11.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.115ns (2.013ns logic, 6.102ns route)
                                                          (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_1 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      7.949ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (1.413 - 1.476)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_1 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y83.BQ         Tcko                  0.518   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<1>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_1
    SLICE_X55Y86.B1         net (fanout=7)        1.319   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<1>
    SLICE_X55Y86.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o4
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o111
    SLICE_X56Y86.B4         net (fanout=2)        0.743   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X56Y86.B          Tilo                  0.124   Inst_DataFlow_Display/Inst_VGA/N6
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X72Y79.B4         net (fanout=2)        1.481   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X72Y79.B          Tilo                  0.124   Inst_DataFlow_Display/rd_en_fifo_proc
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X72Y64.B4         net (fanout=2)        1.168   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X72Y64.BMUX       Tilo                  0.358   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y57.D5         net (fanout=5)        0.672   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y57.D          Tilo                  0.124   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3<14>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<1>11
    RAMB36_X1Y11.ENBWRENL   net (fanout=2)        0.751   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>
    RAMB36_X1Y11.CLKBWRCLKL Trcck_WREN            0.443   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.949ns (1.815ns logic, 6.134ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = PERIOD TIMEGRP
        "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" TS_sys_clk_pin
        * 1.08 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_9 (SLICE_X52Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_9 (FF)
  Destination:          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.771 - 0.509)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_9 to Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.BQ      Tcko                  0.141   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg<11>
                                                       Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_9
    SLICE_X52Y84.BX      net (fanout=5)        0.214   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg<9>
    SLICE_X52Y84.CLK     Tckdi       (-Th)     0.071   Inst_DataFlow_Display/Inst_VGA/Inst_mp/rst
                                                       Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_9
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.070ns logic, 0.214ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7 (SLICE_X53Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_7 (FF)
  Destination:          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.770 - 0.508)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_7 to Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y82.DQ      Tcko                  0.141   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg<7>
                                                       Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_7
    SLICE_X53Y83.DX      net (fanout=7)        0.227   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg<7>
    SLICE_X53Y83.CLK     Tckdi       (-Th)     0.072   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
                                                       Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_7
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.069ns logic, 0.227ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary110 (RAMB36_X1Y20.ADDRARDADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_10 (FF)
  Destination:          Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary110 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 0)
  Clock Path Skew:      0.313ns (0.876 - 0.563)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_10 to Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary110
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X60Y96.CQ             Tcko                  0.164   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr<11>
                                                              Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_10
    RAMB36_X1Y20.ADDRARDADDRL10 net (fanout=82)       0.408   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr<10>
    RAMB36_X1Y20.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary110
                                                              Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary110
    --------------------------------------------------------  ---------------------------
    Total                                             0.389ns (-0.019ns logic, 0.408ns route)
                                                              (-4.9% logic, 104.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = PERIOD TIMEGRP
        "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" TS_sys_clk_pin
        * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.367ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKA)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKL
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKL
  Location pin: RAMB36_X1Y21.CLKARDCLKL
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------
Slack: 6.367ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKU
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKU
  Location pin: RAMB36_X1Y21.CLKARDCLKU
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------
Slack: 6.367ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.892ns (345.781MHz) (Trper_CLKA)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary2/CLKARDCLKL
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary2/CLKARDCLKL
  Location pin: RAMB36_X2Y15.CLKARDCLKL
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|     41.832ns|    164.427ns|           31|          136|         9709|        21084|
| TS_Inst_DataFlow_Display_Inst_|      9.259ns|    152.247ns|          N/A|          136|            0|        21084|            0|
| VGA_Inst_PxlClkGen_clkout0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    9.619|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 167  Score: 442380  (Setup/Max: 442380, Hold: 0)

Constraints cover 30793 paths, 0 nets, and 7231 connections

Design statistics:
   Minimum period: 152.247ns{1}   (Maximum frequency:   6.568MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 15 13:18:26 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 798 MB



