// Seed: 587835857
module module_0;
  wire id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4 = id_3;
  assign id_1[1'b0] = 1;
  tri1 id_5;
  module_0();
  assign id_5 = 1'b0;
endmodule
module module_2 (
    input  tri0  id_0
    , id_4,
    input  tri0  id_1,
    output logic id_2
);
  nor (id_2, id_4, id_5);
  reg id_5;
  always @(posedge 1'd0) begin
    id_2 <= 1;
    id_5 <= 1;
    $display(id_0, 1);
  end
  module_0(); id_6(
      {1, id_1}, id_1, 1
  );
endmodule
