/*
 * Copyright (c) 2022, INGChips All rights reserved.Redistribution and use in source and binary forms, 
 * with or withoutmodification, are permitted provided that the following conditions are met:1. Redistr
 * ibutions of source code must retain the above copyright notice, this list of conditions and the foll
 * owing disclaimer.2. Redistributions in binary form must reproduce the above copyright notice, this l
 * ist of conditions and the following disclaimer in the documentation and/or other materials provided 
 * with the distribution.3. Neither the name of Nordic Semiconductor ASA nor the names of its contribut
 * ors may be used to endorse or promote products derived from this software without specific prior wri
 * tten permission.THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"AND ANY E
 * XPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THEIMPLIED WARRANTIES OF MERCHANTABILIT
 * Y, AND FITNESS FOR A PARTICULAR PURPOSEARE DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR
 * CONTRIBUTORS BELIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, ORCONSEQUENTIAL DAM
 * AGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OFSUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
 * OR PROFITS; OR BUSINESSINTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER INCONTRA
 * CT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)ARISING IN ANY WAY OUT OF THE USE O
 * F THIS SOFTWARE, EVEN IF ADVISED OF THEPOSSIBILITY OF SUCH DAMAGE.
 *
 * @file     D:/ming/source/ING920_SDK/SVD/Output/ing916.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  522
 * @date     Tue Apr 30 10:47:08 2024
 * @note     Generated by SVDConv V3.3.44
 *           from File 'D:/ming/source/ING920_SDK/SVD/ING916.svd',
 *           last modified on Tue Apr 30 10:45:41 2024
 */



// ----------------------------  Register Item Address: WDT_IdRev  --------------------------------
// SVD Line: 66

unsigned int WDT_IdRev __AT (0x40001000);



// -----------------------------  Field Item: WDT_IdRev_RevMinor  ---------------------------------
// SVD Line: 75

//  <item> SFDITEM_FIELD__WDT_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((WDT_IdRev >> 0) & 0xF), ((WDT_IdRev = (WDT_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: WDT_IdRev_RevMajor  ---------------------------------
// SVD Line: 81

//  <item> SFDITEM_FIELD__WDT_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 11..4] RW (@ 0x40001000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((WDT_IdRev >> 4) & 0xFF), ((WDT_IdRev = (WDT_IdRev & ~(0xFFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: WDT_IdRev_ID  ------------------------------------
// SVD Line: 87

//  <item> SFDITEM_FIELD__WDT_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40001000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_IdRev >> 12) & 0xFFFFF), ((WDT_IdRev = (WDT_IdRev & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_IdRev  -----------------------------------
// SVD Line: 66

//  <rtree> SFDITEM_REG__WDT_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001000) reg description: </i>
//    <loc> ( (unsigned int)((WDT_IdRev >> 0) & 0xFFFFFFFF), ((WDT_IdRev = (WDT_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__WDT_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__WDT_IdRev_ID </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WDT_Ctrl  --------------------------------
// SVD Line: 95

unsigned int WDT_Ctrl __AT (0x40001010);



// ---------------------------------  Field Item: WDT_Ctrl_En  ------------------------------------
// SVD Line: 104

//  <item> SFDITEM_FIELD__WDT_Ctrl_En
//    <name> En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) WDT_Ctrl ) </loc>
//      <o.0..0> En
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WDT_Ctrl_ClkSel  ----------------------------------
// SVD Line: 110

//  <item> SFDITEM_FIELD__WDT_Ctrl_ClkSel
//    <name> ClkSel </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) WDT_Ctrl ) </loc>
//      <o.1..1> ClkSel
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WDT_Ctrl_IntEn  -----------------------------------
// SVD Line: 116

//  <item> SFDITEM_FIELD__WDT_Ctrl_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) WDT_Ctrl ) </loc>
//      <o.2..2> IntEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WDT_Ctrl_RstEn  -----------------------------------
// SVD Line: 122

//  <item> SFDITEM_FIELD__WDT_Ctrl_RstEn
//    <name> RstEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) WDT_Ctrl ) </loc>
//      <o.3..3> RstEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: WDT_Ctrl_IntTime  ----------------------------------
// SVD Line: 128

//  <item> SFDITEM_FIELD__WDT_Ctrl_IntTime
//    <name> IntTime </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((WDT_Ctrl >> 4) & 0xF), ((WDT_Ctrl = (WDT_Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: WDT_Ctrl_RstTime  ----------------------------------
// SVD Line: 134

//  <item> SFDITEM_FIELD__WDT_Ctrl_RstTime
//    <name> RstTime </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40001010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((WDT_Ctrl >> 8) & 0x7), ((WDT_Ctrl = (WDT_Ctrl & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_Ctrl  ------------------------------------
// SVD Line: 95

//  <rtree> SFDITEM_REG__WDT_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001010) reg description: </i>
//    <loc> ( (unsigned int)((WDT_Ctrl >> 0) & 0xFFFFFFFF), ((WDT_Ctrl = (WDT_Ctrl & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_Ctrl_En </item>
//    <item> SFDITEM_FIELD__WDT_Ctrl_ClkSel </item>
//    <item> SFDITEM_FIELD__WDT_Ctrl_IntEn </item>
//    <item> SFDITEM_FIELD__WDT_Ctrl_RstEn </item>
//    <item> SFDITEM_FIELD__WDT_Ctrl_IntTime </item>
//    <item> SFDITEM_FIELD__WDT_Ctrl_RstTime </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: WDT_Restart  -------------------------------
// SVD Line: 142

unsigned int WDT_Restart __AT (0x40001014);



// -----------------------------  Field Item: WDT_Restart_Restart  --------------------------------
// SVD Line: 151

//  <item> SFDITEM_FIELD__WDT_Restart_Restart
//    <name> Restart </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((WDT_Restart >> 0) & 0xFFFF), ((WDT_Restart = (WDT_Restart & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: WDT_Restart  ----------------------------------
// SVD Line: 142

//  <rtree> SFDITEM_REG__WDT_Restart
//    <name> Restart </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001014) reg description: </i>
//    <loc> ( (unsigned int)((WDT_Restart >> 0) & 0xFFFFFFFF), ((WDT_Restart = (WDT_Restart & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_Restart_Restart </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WDT_WrEn  --------------------------------
// SVD Line: 159

unsigned int WDT_WrEn __AT (0x40001018);



// --------------------------------  Field Item: WDT_WrEn_WEn  ------------------------------------
// SVD Line: 168

//  <item> SFDITEM_FIELD__WDT_WrEn_WEn
//    <name> WEn </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((WDT_WrEn >> 0) & 0xFFFF), ((WDT_WrEn = (WDT_WrEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_WrEn  ------------------------------------
// SVD Line: 159

//  <rtree> SFDITEM_REG__WDT_WrEn
//    <name> WrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001018) reg description: </i>
//    <loc> ( (unsigned int)((WDT_WrEn >> 0) & 0xFFFFFFFF), ((WDT_WrEn = (WDT_WrEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_WrEn_WEn </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: WDT_St  ---------------------------------
// SVD Line: 176

unsigned int WDT_St __AT (0x4000101C);



// ------------------------------  Field Item: WDT_St_IntExpired  ---------------------------------
// SVD Line: 185

//  <item> SFDITEM_FIELD__WDT_St_IntExpired
//    <name> IntExpired </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000101C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) WDT_St ) </loc>
//      <o.0..0> IntExpired
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: WDT_St  -------------------------------------
// SVD Line: 176

//  <rtree> SFDITEM_REG__WDT_St
//    <name> St </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000101C) reg description: </i>
//    <loc> ( (unsigned int)((WDT_St >> 0) & 0xFFFFFFFF), ((WDT_St = (WDT_St & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_St_IntExpired </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: WDT  --------------------------------------
// SVD Line: 55

//  <view> WDT
//    <name> WDT </name>
//    <item> SFDITEM_REG__WDT_IdRev </item>
//    <item> SFDITEM_REG__WDT_Ctrl </item>
//    <item> SFDITEM_REG__WDT_Restart </item>
//    <item> SFDITEM_REG__WDT_WrEn </item>
//    <item> SFDITEM_REG__WDT_St </item>
//  </view>
//  


// ---------------------------  Register Item Address: TIMER0_IdRev  ------------------------------
// SVD Line: 206

unsigned int TIMER0_IdRev __AT (0x40002000);



// ----------------------------  Field Item: TIMER0_IdRev_RevMinor  -------------------------------
// SVD Line: 215

//  <item> SFDITEM_FIELD__TIMER0_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_IdRev >> 0) & 0xF), ((TIMER0_IdRev = (TIMER0_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IdRev_RevMajor  -------------------------------
// SVD Line: 221

//  <item> SFDITEM_FIELD__TIMER0_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 11..4] RW (@ 0x40002000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_IdRev >> 4) & 0xFF), ((TIMER0_IdRev = (TIMER0_IdRev & ~(0xFFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIMER0_IdRev_ID  ----------------------------------
// SVD Line: 227

//  <item> SFDITEM_FIELD__TIMER0_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40002000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_IdRev >> 12) & 0xFFFFF), ((TIMER0_IdRev = (TIMER0_IdRev & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER0_IdRev  ----------------------------------
// SVD Line: 206

//  <rtree> SFDITEM_REG__TIMER0_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002000) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_IdRev >> 0) & 0xFFFFFFFF), ((TIMER0_IdRev = (TIMER0_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__TIMER0_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__TIMER0_IdRev_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER0_Cfg  -------------------------------
// SVD Line: 235

unsigned int TIMER0_Cfg __AT (0x40002010);



// ------------------------------  Field Item: TIMER0_Cfg_NumCh  ----------------------------------
// SVD Line: 244

//  <item> SFDITEM_FIELD__TIMER0_Cfg_NumCh
//    <name> NumCh </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_Cfg >> 0) & 0x7), ((TIMER0_Cfg = (TIMER0_Cfg & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER0_Cfg  -----------------------------------
// SVD Line: 235

//  <rtree> SFDITEM_REG__TIMER0_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002010) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Cfg >> 0) & 0xFFFFFFFF), ((TIMER0_Cfg = (TIMER0_Cfg & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Cfg_NumCh </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER0_IntEn  ------------------------------
// SVD Line: 252

unsigned int TIMER0_IntEn __AT (0x40002014);



// ---------------------------  Field Item: TIMER0_IntEn_Ch0Int0En  -------------------------------
// SVD Line: 261

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int0En
//    <name> Ch0Int0En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.0..0> Ch0Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch0Int1En  -------------------------------
// SVD Line: 267

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int1En
//    <name> Ch0Int1En </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.1..1> Ch0Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch0Int2En  -------------------------------
// SVD Line: 273

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int2En
//    <name> Ch0Int2En </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.2..2> Ch0Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch0Int3En  -------------------------------
// SVD Line: 279

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int3En
//    <name> Ch0Int3En </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.3..3> Ch0Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch1Int0En  -------------------------------
// SVD Line: 285

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int0En
//    <name> Ch1Int0En </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.4..4> Ch1Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch1Int1En  -------------------------------
// SVD Line: 291

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int1En
//    <name> Ch1Int1En </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.5..5> Ch1Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch1Int2En  -------------------------------
// SVD Line: 297

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int2En
//    <name> Ch1Int2En </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.6..6> Ch1Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch1Int3En  -------------------------------
// SVD Line: 303

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int3En
//    <name> Ch1Int3En </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.7..7> Ch1Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch2Int0En  -------------------------------
// SVD Line: 309

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int0En
//    <name> Ch2Int0En </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.8..8> Ch2Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch2Int1En  -------------------------------
// SVD Line: 315

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int1En
//    <name> Ch2Int1En </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.9..9> Ch2Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch2Int2En  -------------------------------
// SVD Line: 321

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int2En
//    <name> Ch2Int2En </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.10..10> Ch2Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch2Int3En  -------------------------------
// SVD Line: 327

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int3En
//    <name> Ch2Int3En </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.11..11> Ch2Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch3Int0En  -------------------------------
// SVD Line: 333

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int0En
//    <name> Ch3Int0En </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.12..12> Ch3Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch3Int1En  -------------------------------
// SVD Line: 339

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int1En
//    <name> Ch3Int1En </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.13..13> Ch3Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch3Int2En  -------------------------------
// SVD Line: 345

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int2En
//    <name> Ch3Int2En </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.14..14> Ch3Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch3Int3En  -------------------------------
// SVD Line: 351

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int3En
//    <name> Ch3Int3En </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.15..15> Ch3Int3En
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIMER0_IntEn  ----------------------------------
// SVD Line: 252

//  <rtree> SFDITEM_REG__TIMER0_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002014) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_IntEn >> 0) & 0xFFFFFFFF), ((TIMER0_IntEn = (TIMER0_IntEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int0En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int1En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int2En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int3En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int0En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int1En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int2En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int3En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int0En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int1En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int2En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int3En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int0En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int1En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int2En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int3En </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER0_IntSt  ------------------------------
// SVD Line: 359

unsigned int TIMER0_IntSt __AT (0x40002018);



// ----------------------------  Field Item: TIMER0_IntSt_Ch0Int0  --------------------------------
// SVD Line: 368

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int0
//    <name> Ch0Int0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.0..0> Ch0Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch0Int1  --------------------------------
// SVD Line: 374

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int1
//    <name> Ch0Int1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.1..1> Ch0Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch0Int2  --------------------------------
// SVD Line: 380

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int2
//    <name> Ch0Int2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.2..2> Ch0Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch0Int3  --------------------------------
// SVD Line: 386

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int3
//    <name> Ch0Int3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.3..3> Ch0Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch1Int0  --------------------------------
// SVD Line: 392

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int0
//    <name> Ch1Int0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.4..4> Ch1Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch1Int1  --------------------------------
// SVD Line: 398

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int1
//    <name> Ch1Int1 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.5..5> Ch1Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch1Int2  --------------------------------
// SVD Line: 404

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int2
//    <name> Ch1Int2 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.6..6> Ch1Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch1Int3  --------------------------------
// SVD Line: 410

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int3
//    <name> Ch1Int3 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.7..7> Ch1Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch2Int0  --------------------------------
// SVD Line: 416

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int0
//    <name> Ch2Int0 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.8..8> Ch2Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch2Int1  --------------------------------
// SVD Line: 422

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int1
//    <name> Ch2Int1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.9..9> Ch2Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch2Int2  --------------------------------
// SVD Line: 428

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int2
//    <name> Ch2Int2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.10..10> Ch2Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch2Int3  --------------------------------
// SVD Line: 434

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int3
//    <name> Ch2Int3 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.11..11> Ch2Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch3Int0  --------------------------------
// SVD Line: 440

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int0
//    <name> Ch3Int0 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.12..12> Ch3Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch3Int1  --------------------------------
// SVD Line: 446

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int1
//    <name> Ch3Int1 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.13..13> Ch3Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch3Int2  --------------------------------
// SVD Line: 452

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int2
//    <name> Ch3Int2 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.14..14> Ch3Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch3Int3  --------------------------------
// SVD Line: 458

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int3
//    <name> Ch3Int3 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.15..15> Ch3Int3
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIMER0_IntSt  ----------------------------------
// SVD Line: 359

//  <rtree> SFDITEM_REG__TIMER0_IntSt
//    <name> IntSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002018) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_IntSt >> 0) & 0xFFFFFFFF), ((TIMER0_IntSt = (TIMER0_IntSt & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int0 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int1 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int2 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int3 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int0 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int1 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int2 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int3 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int0 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int1 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int2 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int3 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int0 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int1 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int2 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int3 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER0_ChEn  -------------------------------
// SVD Line: 466

unsigned int TIMER0_ChEn __AT (0x4000201C);



// ----------------------------  Field Item: TIMER0_ChEn_Ch0TMR0En  -------------------------------
// SVD Line: 475

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR0En
//    <name> Ch0TMR0En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.0..0> Ch0TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch0TMR1En  -------------------------------
// SVD Line: 481

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR1En
//    <name> Ch0TMR1En </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.1..1> Ch0TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch0TMR2En  -------------------------------
// SVD Line: 487

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR2En
//    <name> Ch0TMR2En </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.2..2> Ch0TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch0TMR3En  -------------------------------
// SVD Line: 493

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR3En
//    <name> Ch0TMR3En </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.3..3> Ch0TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch1TMR0En  -------------------------------
// SVD Line: 499

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR0En
//    <name> Ch1TMR0En </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.4..4> Ch1TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch1TMR1En  -------------------------------
// SVD Line: 505

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR1En
//    <name> Ch1TMR1En </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.5..5> Ch1TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch1TMR2En  -------------------------------
// SVD Line: 511

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR2En
//    <name> Ch1TMR2En </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.6..6> Ch1TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch1TMR3En  -------------------------------
// SVD Line: 517

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR3En
//    <name> Ch1TMR3En </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.7..7> Ch1TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch2TMR0En  -------------------------------
// SVD Line: 523

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR0En
//    <name> Ch2TMR0En </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.8..8> Ch2TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch2TMR1En  -------------------------------
// SVD Line: 529

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR1En
//    <name> Ch2TMR1En </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.9..9> Ch2TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch2TMR2En  -------------------------------
// SVD Line: 535

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR2En
//    <name> Ch2TMR2En </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.10..10> Ch2TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch2TMR3En  -------------------------------
// SVD Line: 541

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR3En
//    <name> Ch2TMR3En </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.11..11> Ch2TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch3TMR0En  -------------------------------
// SVD Line: 547

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR0En
//    <name> Ch3TMR0En </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.12..12> Ch3TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch3TMR1En  -------------------------------
// SVD Line: 553

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR1En
//    <name> Ch3TMR1En </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.13..13> Ch3TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch3TMR2En  -------------------------------
// SVD Line: 559

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR2En
//    <name> Ch3TMR2En </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.14..14> Ch3TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch3TMR3En  -------------------------------
// SVD Line: 565

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR3En
//    <name> Ch3TMR3En </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.15..15> Ch3TMR3En
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER0_ChEn  ----------------------------------
// SVD Line: 466

//  <rtree> SFDITEM_REG__TIMER0_ChEn
//    <name> ChEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000201C) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_ChEn >> 0) & 0xFFFFFFFF), ((TIMER0_ChEn = (TIMER0_ChEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR3En </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch0Ctrl  -----------------------------
// SVD Line: 573

unsigned int TIMER0_Ch0Ctrl __AT (0x40002020);



// ----------------------------  Field Item: TIMER0_Ch0Ctrl_ChMode  -------------------------------
// SVD Line: 582

//  <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_Ch0Ctrl >> 0) & 0x7), ((TIMER0_Ch0Ctrl = (TIMER0_Ch0Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_Ch0Ctrl_ChClk  --------------------------------
// SVD Line: 588

//  <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch0Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_Ch0Ctrl_PWMPark  -------------------------------
// SVD Line: 594

//  <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch0Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch0Ctrl  ---------------------------------
// SVD Line: 573

//  <rtree> SFDITEM_REG__TIMER0_Ch0Ctrl
//    <name> Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002020) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Ctrl = (TIMER0_Ch0Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch0Reload  ----------------------------
// SVD Line: 602

unsigned int TIMER0_Ch0Reload __AT (0x40002024);



// -------------------------  Field Item: TIMER0_Ch0Reload_Ch0Reload  -----------------------------
// SVD Line: 611

//  <item> SFDITEM_FIELD__TIMER0_Ch0Reload_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Reload = (TIMER0_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch0Reload  --------------------------------
// SVD Line: 602

//  <rtree> SFDITEM_REG__TIMER0_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002024) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Reload = (TIMER0_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Reload_Ch0Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch0Cntr  -----------------------------
// SVD Line: 619

unsigned int TIMER0_Ch0Cntr __AT (0x40002028);



// ---------------------------  Field Item: TIMER0_Ch0Cntr_Counter  -------------------------------
// SVD Line: 628

//  <item> SFDITEM_FIELD__TIMER0_Ch0Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Cntr = (TIMER0_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch0Cntr  ---------------------------------
// SVD Line: 619

//  <rtree> SFDITEM_REG__TIMER0_Ch0Cntr
//    <name> Ch0Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002028) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Cntr = (TIMER0_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Cntr_Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch1Ctrl  -----------------------------
// SVD Line: 636

unsigned int TIMER0_Ch1Ctrl __AT (0x40002030);



// ----------------------------  Field Item: TIMER0_Ch1Ctrl_ChMode  -------------------------------
// SVD Line: 645

//  <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_Ch1Ctrl >> 0) & 0x7), ((TIMER0_Ch1Ctrl = (TIMER0_Ch1Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_Ch1Ctrl_ChClk  --------------------------------
// SVD Line: 651

//  <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch1Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_Ch1Ctrl_PWMPark  -------------------------------
// SVD Line: 657

//  <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch1Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch1Ctrl  ---------------------------------
// SVD Line: 636

//  <rtree> SFDITEM_REG__TIMER0_Ch1Ctrl
//    <name> Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002030) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Ctrl = (TIMER0_Ch1Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch1Reload  ----------------------------
// SVD Line: 665

unsigned int TIMER0_Ch1Reload __AT (0x40002034);



// -------------------------  Field Item: TIMER0_Ch1Reload_Ch1Reload  -----------------------------
// SVD Line: 674

//  <item> SFDITEM_FIELD__TIMER0_Ch1Reload_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Reload = (TIMER0_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch1Reload  --------------------------------
// SVD Line: 665

//  <rtree> SFDITEM_REG__TIMER0_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002034) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Reload = (TIMER0_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Reload_Ch1Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch1Cntr  -----------------------------
// SVD Line: 682

unsigned int TIMER0_Ch1Cntr __AT (0x40002038);



// ---------------------------  Field Item: TIMER0_Ch1Cntr_Counter  -------------------------------
// SVD Line: 691

//  <item> SFDITEM_FIELD__TIMER0_Ch1Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Cntr = (TIMER0_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch1Cntr  ---------------------------------
// SVD Line: 682

//  <rtree> SFDITEM_REG__TIMER0_Ch1Cntr
//    <name> Ch1Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002038) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Cntr = (TIMER0_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Cntr_Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch2Ctrl  -----------------------------
// SVD Line: 699

unsigned int TIMER0_Ch2Ctrl __AT (0x40002040);



// ----------------------------  Field Item: TIMER0_Ch2Ctrl_ChMode  -------------------------------
// SVD Line: 708

//  <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_Ch2Ctrl >> 0) & 0x7), ((TIMER0_Ch2Ctrl = (TIMER0_Ch2Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_Ch2Ctrl_ChClk  --------------------------------
// SVD Line: 714

//  <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch2Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_Ch2Ctrl_PWMPark  -------------------------------
// SVD Line: 720

//  <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch2Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch2Ctrl  ---------------------------------
// SVD Line: 699

//  <rtree> SFDITEM_REG__TIMER0_Ch2Ctrl
//    <name> Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002040) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Ctrl = (TIMER0_Ch2Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch2Reload  ----------------------------
// SVD Line: 728

unsigned int TIMER0_Ch2Reload __AT (0x40002044);



// -------------------------  Field Item: TIMER0_Ch2Reload_Ch2Reload  -----------------------------
// SVD Line: 737

//  <item> SFDITEM_FIELD__TIMER0_Ch2Reload_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Reload = (TIMER0_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch2Reload  --------------------------------
// SVD Line: 728

//  <rtree> SFDITEM_REG__TIMER0_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002044) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Reload = (TIMER0_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Reload_Ch2Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch2Cntr  -----------------------------
// SVD Line: 745

unsigned int TIMER0_Ch2Cntr __AT (0x40002048);



// ---------------------------  Field Item: TIMER0_Ch2Cntr_Counter  -------------------------------
// SVD Line: 754

//  <item> SFDITEM_FIELD__TIMER0_Ch2Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Cntr = (TIMER0_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch2Cntr  ---------------------------------
// SVD Line: 745

//  <rtree> SFDITEM_REG__TIMER0_Ch2Cntr
//    <name> Ch2Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002048) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Cntr = (TIMER0_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Cntr_Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch3Ctrl  -----------------------------
// SVD Line: 762

unsigned int TIMER0_Ch3Ctrl __AT (0x40002050);



// ----------------------------  Field Item: TIMER0_Ch3Ctrl_ChMode  -------------------------------
// SVD Line: 771

//  <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_Ch3Ctrl >> 0) & 0x7), ((TIMER0_Ch3Ctrl = (TIMER0_Ch3Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_Ch3Ctrl_ChClk  --------------------------------
// SVD Line: 777

//  <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch3Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_Ch3Ctrl_PWMPark  -------------------------------
// SVD Line: 783

//  <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch3Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch3Ctrl  ---------------------------------
// SVD Line: 762

//  <rtree> SFDITEM_REG__TIMER0_Ch3Ctrl
//    <name> Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002050) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Ctrl = (TIMER0_Ch3Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch3Reload  ----------------------------
// SVD Line: 791

unsigned int TIMER0_Ch3Reload __AT (0x40002054);



// -------------------------  Field Item: TIMER0_Ch3Reload_Ch3Reload  -----------------------------
// SVD Line: 800

//  <item> SFDITEM_FIELD__TIMER0_Ch3Reload_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Reload = (TIMER0_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch3Reload  --------------------------------
// SVD Line: 791

//  <rtree> SFDITEM_REG__TIMER0_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002054) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Reload = (TIMER0_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Reload_Ch3Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch3Cntr  -----------------------------
// SVD Line: 808

unsigned int TIMER0_Ch3Cntr __AT (0x40002058);



// ---------------------------  Field Item: TIMER0_Ch3Cntr_Counter  -------------------------------
// SVD Line: 817

//  <item> SFDITEM_FIELD__TIMER0_Ch3Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Cntr = (TIMER0_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch3Cntr  ---------------------------------
// SVD Line: 808

//  <rtree> SFDITEM_REG__TIMER0_Ch3Cntr
//    <name> Ch3Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002058) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Cntr = (TIMER0_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Cntr_Counter </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIMER0  ------------------------------------
// SVD Line: 195

//  <view> TIMER0
//    <name> TIMER0 </name>
//    <item> SFDITEM_REG__TIMER0_IdRev </item>
//    <item> SFDITEM_REG__TIMER0_Cfg </item>
//    <item> SFDITEM_REG__TIMER0_IntEn </item>
//    <item> SFDITEM_REG__TIMER0_IntSt </item>
//    <item> SFDITEM_REG__TIMER0_ChEn </item>
//    <item> SFDITEM_REG__TIMER0_Ch0Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch0Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch0Cntr </item>
//    <item> SFDITEM_REG__TIMER0_Ch1Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch1Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch1Cntr </item>
//    <item> SFDITEM_REG__TIMER0_Ch2Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch2Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch2Cntr </item>
//    <item> SFDITEM_REG__TIMER0_Ch3Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch3Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch3Cntr </item>
//  </view>
//  


// ---------------------------  Register Item Address: TIMER1_IdRev  ------------------------------
// SVD Line: 838

unsigned int TIMER1_IdRev __AT (0x40003000);



// ----------------------------  Field Item: TIMER1_IdRev_RevMinor  -------------------------------
// SVD Line: 847

//  <item> SFDITEM_FIELD__TIMER1_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40003000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_IdRev >> 0) & 0xF), ((TIMER1_IdRev = (TIMER1_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IdRev_RevMajor  -------------------------------
// SVD Line: 853

//  <item> SFDITEM_FIELD__TIMER1_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 11..4] RW (@ 0x40003000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_IdRev >> 4) & 0xFF), ((TIMER1_IdRev = (TIMER1_IdRev & ~(0xFFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIMER1_IdRev_ID  ----------------------------------
// SVD Line: 859

//  <item> SFDITEM_FIELD__TIMER1_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40003000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_IdRev >> 12) & 0xFFFFF), ((TIMER1_IdRev = (TIMER1_IdRev & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER1_IdRev  ----------------------------------
// SVD Line: 838

//  <rtree> SFDITEM_REG__TIMER1_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003000) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_IdRev >> 0) & 0xFFFFFFFF), ((TIMER1_IdRev = (TIMER1_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__TIMER1_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__TIMER1_IdRev_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER1_Cfg  -------------------------------
// SVD Line: 867

unsigned int TIMER1_Cfg __AT (0x40003010);



// ------------------------------  Field Item: TIMER1_Cfg_NumCh  ----------------------------------
// SVD Line: 876

//  <item> SFDITEM_FIELD__TIMER1_Cfg_NumCh
//    <name> NumCh </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_Cfg >> 0) & 0x7), ((TIMER1_Cfg = (TIMER1_Cfg & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER1_Cfg  -----------------------------------
// SVD Line: 867

//  <rtree> SFDITEM_REG__TIMER1_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003010) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Cfg >> 0) & 0xFFFFFFFF), ((TIMER1_Cfg = (TIMER1_Cfg & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Cfg_NumCh </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1_IntEn  ------------------------------
// SVD Line: 884

unsigned int TIMER1_IntEn __AT (0x40003014);



// ---------------------------  Field Item: TIMER1_IntEn_Ch0Int0En  -------------------------------
// SVD Line: 893

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int0En
//    <name> Ch0Int0En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.0..0> Ch0Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch0Int1En  -------------------------------
// SVD Line: 899

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int1En
//    <name> Ch0Int1En </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.1..1> Ch0Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch0Int2En  -------------------------------
// SVD Line: 905

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int2En
//    <name> Ch0Int2En </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.2..2> Ch0Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch0Int3En  -------------------------------
// SVD Line: 911

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int3En
//    <name> Ch0Int3En </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.3..3> Ch0Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch1Int0En  -------------------------------
// SVD Line: 917

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int0En
//    <name> Ch1Int0En </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.4..4> Ch1Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch1Int1En  -------------------------------
// SVD Line: 923

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int1En
//    <name> Ch1Int1En </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.5..5> Ch1Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch1Int2En  -------------------------------
// SVD Line: 929

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int2En
//    <name> Ch1Int2En </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.6..6> Ch1Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch1Int3En  -------------------------------
// SVD Line: 935

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int3En
//    <name> Ch1Int3En </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.7..7> Ch1Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch2Int0En  -------------------------------
// SVD Line: 941

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int0En
//    <name> Ch2Int0En </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.8..8> Ch2Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch2Int1En  -------------------------------
// SVD Line: 947

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int1En
//    <name> Ch2Int1En </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.9..9> Ch2Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch2Int2En  -------------------------------
// SVD Line: 953

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int2En
//    <name> Ch2Int2En </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.10..10> Ch2Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch2Int3En  -------------------------------
// SVD Line: 959

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int3En
//    <name> Ch2Int3En </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.11..11> Ch2Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch3Int0En  -------------------------------
// SVD Line: 965

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int0En
//    <name> Ch3Int0En </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.12..12> Ch3Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch3Int1En  -------------------------------
// SVD Line: 971

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int1En
//    <name> Ch3Int1En </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.13..13> Ch3Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch3Int2En  -------------------------------
// SVD Line: 977

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int2En
//    <name> Ch3Int2En </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.14..14> Ch3Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch3Int3En  -------------------------------
// SVD Line: 983

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int3En
//    <name> Ch3Int3En </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.15..15> Ch3Int3En
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIMER1_IntEn  ----------------------------------
// SVD Line: 884

//  <rtree> SFDITEM_REG__TIMER1_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003014) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_IntEn >> 0) & 0xFFFFFFFF), ((TIMER1_IntEn = (TIMER1_IntEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int0En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int1En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int2En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int3En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int0En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int1En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int2En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int3En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int0En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int1En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int2En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int3En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int0En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int1En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int2En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int3En </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1_IntSt  ------------------------------
// SVD Line: 991

unsigned int TIMER1_IntSt __AT (0x40003018);



// ----------------------------  Field Item: TIMER1_IntSt_Ch0Int0  --------------------------------
// SVD Line: 1000

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int0
//    <name> Ch0Int0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.0..0> Ch0Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch0Int1  --------------------------------
// SVD Line: 1006

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int1
//    <name> Ch0Int1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.1..1> Ch0Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch0Int2  --------------------------------
// SVD Line: 1012

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int2
//    <name> Ch0Int2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.2..2> Ch0Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch0Int3  --------------------------------
// SVD Line: 1018

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int3
//    <name> Ch0Int3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.3..3> Ch0Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch1Int0  --------------------------------
// SVD Line: 1024

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int0
//    <name> Ch1Int0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.4..4> Ch1Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch1Int1  --------------------------------
// SVD Line: 1030

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int1
//    <name> Ch1Int1 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.5..5> Ch1Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch1Int2  --------------------------------
// SVD Line: 1036

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int2
//    <name> Ch1Int2 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.6..6> Ch1Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch1Int3  --------------------------------
// SVD Line: 1042

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int3
//    <name> Ch1Int3 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.7..7> Ch1Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch2Int0  --------------------------------
// SVD Line: 1048

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int0
//    <name> Ch2Int0 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.8..8> Ch2Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch2Int1  --------------------------------
// SVD Line: 1054

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int1
//    <name> Ch2Int1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.9..9> Ch2Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch2Int2  --------------------------------
// SVD Line: 1060

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int2
//    <name> Ch2Int2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.10..10> Ch2Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch2Int3  --------------------------------
// SVD Line: 1066

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int3
//    <name> Ch2Int3 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.11..11> Ch2Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch3Int0  --------------------------------
// SVD Line: 1072

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int0
//    <name> Ch3Int0 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.12..12> Ch3Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch3Int1  --------------------------------
// SVD Line: 1078

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int1
//    <name> Ch3Int1 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.13..13> Ch3Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch3Int2  --------------------------------
// SVD Line: 1084

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int2
//    <name> Ch3Int2 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.14..14> Ch3Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch3Int3  --------------------------------
// SVD Line: 1090

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int3
//    <name> Ch3Int3 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.15..15> Ch3Int3
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIMER1_IntSt  ----------------------------------
// SVD Line: 991

//  <rtree> SFDITEM_REG__TIMER1_IntSt
//    <name> IntSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003018) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_IntSt >> 0) & 0xFFFFFFFF), ((TIMER1_IntSt = (TIMER1_IntSt & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int0 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int1 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int2 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int3 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int0 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int1 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int2 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int3 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int0 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int1 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int2 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int3 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int0 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int1 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int2 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int3 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1_ChEn  -------------------------------
// SVD Line: 1098

unsigned int TIMER1_ChEn __AT (0x4000301C);



// ----------------------------  Field Item: TIMER1_ChEn_Ch0TMR0En  -------------------------------
// SVD Line: 1107

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR0En
//    <name> Ch0TMR0En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.0..0> Ch0TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch0TMR1En  -------------------------------
// SVD Line: 1113

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR1En
//    <name> Ch0TMR1En </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.1..1> Ch0TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch0TMR2En  -------------------------------
// SVD Line: 1119

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR2En
//    <name> Ch0TMR2En </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.2..2> Ch0TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch0TMR3En  -------------------------------
// SVD Line: 1125

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR3En
//    <name> Ch0TMR3En </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.3..3> Ch0TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch1TMR0En  -------------------------------
// SVD Line: 1131

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR0En
//    <name> Ch1TMR0En </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.4..4> Ch1TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch1TMR1En  -------------------------------
// SVD Line: 1137

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR1En
//    <name> Ch1TMR1En </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.5..5> Ch1TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch1TMR2En  -------------------------------
// SVD Line: 1143

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR2En
//    <name> Ch1TMR2En </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.6..6> Ch1TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch1TMR3En  -------------------------------
// SVD Line: 1149

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR3En
//    <name> Ch1TMR3En </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.7..7> Ch1TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch2TMR0En  -------------------------------
// SVD Line: 1155

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR0En
//    <name> Ch2TMR0En </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.8..8> Ch2TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch2TMR1En  -------------------------------
// SVD Line: 1161

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR1En
//    <name> Ch2TMR1En </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.9..9> Ch2TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch2TMR2En  -------------------------------
// SVD Line: 1167

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR2En
//    <name> Ch2TMR2En </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.10..10> Ch2TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch2TMR3En  -------------------------------
// SVD Line: 1173

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR3En
//    <name> Ch2TMR3En </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.11..11> Ch2TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch3TMR0En  -------------------------------
// SVD Line: 1179

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR0En
//    <name> Ch3TMR0En </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.12..12> Ch3TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch3TMR1En  -------------------------------
// SVD Line: 1185

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR1En
//    <name> Ch3TMR1En </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.13..13> Ch3TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch3TMR2En  -------------------------------
// SVD Line: 1191

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR2En
//    <name> Ch3TMR2En </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.14..14> Ch3TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch3TMR3En  -------------------------------
// SVD Line: 1197

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR3En
//    <name> Ch3TMR3En </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.15..15> Ch3TMR3En
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER1_ChEn  ----------------------------------
// SVD Line: 1098

//  <rtree> SFDITEM_REG__TIMER1_ChEn
//    <name> ChEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000301C) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_ChEn >> 0) & 0xFFFFFFFF), ((TIMER1_ChEn = (TIMER1_ChEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR3En </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch0Ctrl  -----------------------------
// SVD Line: 1205

unsigned int TIMER1_Ch0Ctrl __AT (0x40003020);



// ----------------------------  Field Item: TIMER1_Ch0Ctrl_ChMode  -------------------------------
// SVD Line: 1214

//  <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_Ch0Ctrl >> 0) & 0x7), ((TIMER1_Ch0Ctrl = (TIMER1_Ch0Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_Ch0Ctrl_ChClk  --------------------------------
// SVD Line: 1220

//  <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch0Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_Ch0Ctrl_PWMPark  -------------------------------
// SVD Line: 1226

//  <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch0Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch0Ctrl  ---------------------------------
// SVD Line: 1205

//  <rtree> SFDITEM_REG__TIMER1_Ch0Ctrl
//    <name> Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003020) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Ctrl = (TIMER1_Ch0Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch0Reload  ----------------------------
// SVD Line: 1234

unsigned int TIMER1_Ch0Reload __AT (0x40003024);



// -------------------------  Field Item: TIMER1_Ch0Reload_Ch0Reload  -----------------------------
// SVD Line: 1243

//  <item> SFDITEM_FIELD__TIMER1_Ch0Reload_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Reload = (TIMER1_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch0Reload  --------------------------------
// SVD Line: 1234

//  <rtree> SFDITEM_REG__TIMER1_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003024) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Reload = (TIMER1_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Reload_Ch0Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch0Cntr  -----------------------------
// SVD Line: 1251

unsigned int TIMER1_Ch0Cntr __AT (0x40003028);



// ---------------------------  Field Item: TIMER1_Ch0Cntr_Counter  -------------------------------
// SVD Line: 1260

//  <item> SFDITEM_FIELD__TIMER1_Ch0Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Cntr = (TIMER1_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch0Cntr  ---------------------------------
// SVD Line: 1251

//  <rtree> SFDITEM_REG__TIMER1_Ch0Cntr
//    <name> Ch0Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003028) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Cntr = (TIMER1_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Cntr_Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch1Ctrl  -----------------------------
// SVD Line: 1268

unsigned int TIMER1_Ch1Ctrl __AT (0x40003030);



// ----------------------------  Field Item: TIMER1_Ch1Ctrl_ChMode  -------------------------------
// SVD Line: 1277

//  <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_Ch1Ctrl >> 0) & 0x7), ((TIMER1_Ch1Ctrl = (TIMER1_Ch1Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_Ch1Ctrl_ChClk  --------------------------------
// SVD Line: 1283

//  <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch1Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_Ch1Ctrl_PWMPark  -------------------------------
// SVD Line: 1289

//  <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch1Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch1Ctrl  ---------------------------------
// SVD Line: 1268

//  <rtree> SFDITEM_REG__TIMER1_Ch1Ctrl
//    <name> Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003030) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Ctrl = (TIMER1_Ch1Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch1Reload  ----------------------------
// SVD Line: 1297

unsigned int TIMER1_Ch1Reload __AT (0x40003034);



// -------------------------  Field Item: TIMER1_Ch1Reload_Ch1Reload  -----------------------------
// SVD Line: 1306

//  <item> SFDITEM_FIELD__TIMER1_Ch1Reload_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Reload = (TIMER1_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch1Reload  --------------------------------
// SVD Line: 1297

//  <rtree> SFDITEM_REG__TIMER1_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003034) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Reload = (TIMER1_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Reload_Ch1Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch1Cntr  -----------------------------
// SVD Line: 1314

unsigned int TIMER1_Ch1Cntr __AT (0x40003038);



// ---------------------------  Field Item: TIMER1_Ch1Cntr_Counter  -------------------------------
// SVD Line: 1323

//  <item> SFDITEM_FIELD__TIMER1_Ch1Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Cntr = (TIMER1_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch1Cntr  ---------------------------------
// SVD Line: 1314

//  <rtree> SFDITEM_REG__TIMER1_Ch1Cntr
//    <name> Ch1Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003038) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Cntr = (TIMER1_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Cntr_Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch2Ctrl  -----------------------------
// SVD Line: 1331

unsigned int TIMER1_Ch2Ctrl __AT (0x40003040);



// ----------------------------  Field Item: TIMER1_Ch2Ctrl_ChMode  -------------------------------
// SVD Line: 1340

//  <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_Ch2Ctrl >> 0) & 0x7), ((TIMER1_Ch2Ctrl = (TIMER1_Ch2Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_Ch2Ctrl_ChClk  --------------------------------
// SVD Line: 1346

//  <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch2Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_Ch2Ctrl_PWMPark  -------------------------------
// SVD Line: 1352

//  <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch2Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch2Ctrl  ---------------------------------
// SVD Line: 1331

//  <rtree> SFDITEM_REG__TIMER1_Ch2Ctrl
//    <name> Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003040) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Ctrl = (TIMER1_Ch2Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch2Reload  ----------------------------
// SVD Line: 1360

unsigned int TIMER1_Ch2Reload __AT (0x40003044);



// -------------------------  Field Item: TIMER1_Ch2Reload_Ch2Reload  -----------------------------
// SVD Line: 1369

//  <item> SFDITEM_FIELD__TIMER1_Ch2Reload_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Reload = (TIMER1_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch2Reload  --------------------------------
// SVD Line: 1360

//  <rtree> SFDITEM_REG__TIMER1_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003044) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Reload = (TIMER1_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Reload_Ch2Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch2Cntr  -----------------------------
// SVD Line: 1377

unsigned int TIMER1_Ch2Cntr __AT (0x40003048);



// ---------------------------  Field Item: TIMER1_Ch2Cntr_Counter  -------------------------------
// SVD Line: 1386

//  <item> SFDITEM_FIELD__TIMER1_Ch2Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Cntr = (TIMER1_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch2Cntr  ---------------------------------
// SVD Line: 1377

//  <rtree> SFDITEM_REG__TIMER1_Ch2Cntr
//    <name> Ch2Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003048) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Cntr = (TIMER1_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Cntr_Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch3Ctrl  -----------------------------
// SVD Line: 1394

unsigned int TIMER1_Ch3Ctrl __AT (0x40003050);



// ----------------------------  Field Item: TIMER1_Ch3Ctrl_ChMode  -------------------------------
// SVD Line: 1403

//  <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_Ch3Ctrl >> 0) & 0x7), ((TIMER1_Ch3Ctrl = (TIMER1_Ch3Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_Ch3Ctrl_ChClk  --------------------------------
// SVD Line: 1409

//  <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch3Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_Ch3Ctrl_PWMPark  -------------------------------
// SVD Line: 1415

//  <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch3Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch3Ctrl  ---------------------------------
// SVD Line: 1394

//  <rtree> SFDITEM_REG__TIMER1_Ch3Ctrl
//    <name> Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003050) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Ctrl = (TIMER1_Ch3Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch3Reload  ----------------------------
// SVD Line: 1423

unsigned int TIMER1_Ch3Reload __AT (0x40003054);



// -------------------------  Field Item: TIMER1_Ch3Reload_Ch3Reload  -----------------------------
// SVD Line: 1432

//  <item> SFDITEM_FIELD__TIMER1_Ch3Reload_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Reload = (TIMER1_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch3Reload  --------------------------------
// SVD Line: 1423

//  <rtree> SFDITEM_REG__TIMER1_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003054) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Reload = (TIMER1_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Reload_Ch3Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch3Cntr  -----------------------------
// SVD Line: 1440

unsigned int TIMER1_Ch3Cntr __AT (0x40003058);



// ---------------------------  Field Item: TIMER1_Ch3Cntr_Counter  -------------------------------
// SVD Line: 1449

//  <item> SFDITEM_FIELD__TIMER1_Ch3Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Cntr = (TIMER1_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch3Cntr  ---------------------------------
// SVD Line: 1440

//  <rtree> SFDITEM_REG__TIMER1_Ch3Cntr
//    <name> Ch3Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003058) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Cntr = (TIMER1_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Cntr_Counter </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIMER1  ------------------------------------
// SVD Line: 827

//  <view> TIMER1
//    <name> TIMER1 </name>
//    <item> SFDITEM_REG__TIMER1_IdRev </item>
//    <item> SFDITEM_REG__TIMER1_Cfg </item>
//    <item> SFDITEM_REG__TIMER1_IntEn </item>
//    <item> SFDITEM_REG__TIMER1_IntSt </item>
//    <item> SFDITEM_REG__TIMER1_ChEn </item>
//    <item> SFDITEM_REG__TIMER1_Ch0Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch0Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch0Cntr </item>
//    <item> SFDITEM_REG__TIMER1_Ch1Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch1Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch1Cntr </item>
//    <item> SFDITEM_REG__TIMER1_Ch2Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch2Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch2Cntr </item>
//    <item> SFDITEM_REG__TIMER1_Ch3Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch3Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch3Cntr </item>
//  </view>
//  


// ---------------------------  Register Item Address: TIMER2_IdRev  ------------------------------
// SVD Line: 1470

unsigned int TIMER2_IdRev __AT (0x40004000);



// ----------------------------  Field Item: TIMER2_IdRev_RevMinor  -------------------------------
// SVD Line: 1479

//  <item> SFDITEM_FIELD__TIMER2_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40004000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER2_IdRev >> 0) & 0xF), ((TIMER2_IdRev = (TIMER2_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IdRev_RevMajor  -------------------------------
// SVD Line: 1485

//  <item> SFDITEM_FIELD__TIMER2_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 11..4] RW (@ 0x40004000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER2_IdRev >> 4) & 0xFF), ((TIMER2_IdRev = (TIMER2_IdRev & ~(0xFFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIMER2_IdRev_ID  ----------------------------------
// SVD Line: 1491

//  <item> SFDITEM_FIELD__TIMER2_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40004000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_IdRev >> 12) & 0xFFFFF), ((TIMER2_IdRev = (TIMER2_IdRev & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER2_IdRev  ----------------------------------
// SVD Line: 1470

//  <rtree> SFDITEM_REG__TIMER2_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004000) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_IdRev >> 0) & 0xFFFFFFFF), ((TIMER2_IdRev = (TIMER2_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__TIMER2_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__TIMER2_IdRev_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER2_Cfg  -------------------------------
// SVD Line: 1499

unsigned int TIMER2_Cfg __AT (0x40004010);



// ------------------------------  Field Item: TIMER2_Cfg_NumCh  ----------------------------------
// SVD Line: 1508

//  <item> SFDITEM_FIELD__TIMER2_Cfg_NumCh
//    <name> NumCh </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER2_Cfg >> 0) & 0x7), ((TIMER2_Cfg = (TIMER2_Cfg & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER2_Cfg  -----------------------------------
// SVD Line: 1499

//  <rtree> SFDITEM_REG__TIMER2_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004010) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Cfg >> 0) & 0xFFFFFFFF), ((TIMER2_Cfg = (TIMER2_Cfg & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Cfg_NumCh </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER2_IntEn  ------------------------------
// SVD Line: 1516

unsigned int TIMER2_IntEn __AT (0x40004014);



// ---------------------------  Field Item: TIMER2_IntEn_Ch0Int0En  -------------------------------
// SVD Line: 1525

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch0Int0En
//    <name> Ch0Int0En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.0..0> Ch0Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch0Int1En  -------------------------------
// SVD Line: 1531

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch0Int1En
//    <name> Ch0Int1En </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.1..1> Ch0Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch0Int2En  -------------------------------
// SVD Line: 1537

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch0Int2En
//    <name> Ch0Int2En </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.2..2> Ch0Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch0Int3En  -------------------------------
// SVD Line: 1543

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch0Int3En
//    <name> Ch0Int3En </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.3..3> Ch0Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch1Int0En  -------------------------------
// SVD Line: 1549

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch1Int0En
//    <name> Ch1Int0En </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.4..4> Ch1Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch1Int1En  -------------------------------
// SVD Line: 1555

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch1Int1En
//    <name> Ch1Int1En </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.5..5> Ch1Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch1Int2En  -------------------------------
// SVD Line: 1561

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch1Int2En
//    <name> Ch1Int2En </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.6..6> Ch1Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch1Int3En  -------------------------------
// SVD Line: 1567

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch1Int3En
//    <name> Ch1Int3En </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.7..7> Ch1Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch2Int0En  -------------------------------
// SVD Line: 1573

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch2Int0En
//    <name> Ch2Int0En </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.8..8> Ch2Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch2Int1En  -------------------------------
// SVD Line: 1579

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch2Int1En
//    <name> Ch2Int1En </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.9..9> Ch2Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch2Int2En  -------------------------------
// SVD Line: 1585

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch2Int2En
//    <name> Ch2Int2En </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.10..10> Ch2Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch2Int3En  -------------------------------
// SVD Line: 1591

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch2Int3En
//    <name> Ch2Int3En </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.11..11> Ch2Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch3Int0En  -------------------------------
// SVD Line: 1597

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch3Int0En
//    <name> Ch3Int0En </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.12..12> Ch3Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch3Int1En  -------------------------------
// SVD Line: 1603

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch3Int1En
//    <name> Ch3Int1En </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.13..13> Ch3Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch3Int2En  -------------------------------
// SVD Line: 1609

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch3Int2En
//    <name> Ch3Int2En </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.14..14> Ch3Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_IntEn_Ch3Int3En  -------------------------------
// SVD Line: 1615

//  <item> SFDITEM_FIELD__TIMER2_IntEn_Ch3Int3En
//    <name> Ch3Int3En </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntEn ) </loc>
//      <o.15..15> Ch3Int3En
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIMER2_IntEn  ----------------------------------
// SVD Line: 1516

//  <rtree> SFDITEM_REG__TIMER2_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004014) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_IntEn >> 0) & 0xFFFFFFFF), ((TIMER2_IntEn = (TIMER2_IntEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch0Int0En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch0Int1En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch0Int2En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch0Int3En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch1Int0En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch1Int1En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch1Int2En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch1Int3En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch2Int0En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch2Int1En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch2Int2En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch2Int3En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch3Int0En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch3Int1En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch3Int2En </item>
//    <item> SFDITEM_FIELD__TIMER2_IntEn_Ch3Int3En </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER2_IntSt  ------------------------------
// SVD Line: 1623

unsigned int TIMER2_IntSt __AT (0x40004018);



// ----------------------------  Field Item: TIMER2_IntSt_Ch0Int0  --------------------------------
// SVD Line: 1632

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch0Int0
//    <name> Ch0Int0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.0..0> Ch0Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch0Int1  --------------------------------
// SVD Line: 1638

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch0Int1
//    <name> Ch0Int1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.1..1> Ch0Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch0Int2  --------------------------------
// SVD Line: 1644

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch0Int2
//    <name> Ch0Int2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.2..2> Ch0Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch0Int3  --------------------------------
// SVD Line: 1650

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch0Int3
//    <name> Ch0Int3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.3..3> Ch0Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch1Int0  --------------------------------
// SVD Line: 1656

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch1Int0
//    <name> Ch1Int0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.4..4> Ch1Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch1Int1  --------------------------------
// SVD Line: 1662

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch1Int1
//    <name> Ch1Int1 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.5..5> Ch1Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch1Int2  --------------------------------
// SVD Line: 1668

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch1Int2
//    <name> Ch1Int2 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.6..6> Ch1Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch1Int3  --------------------------------
// SVD Line: 1674

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch1Int3
//    <name> Ch1Int3 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.7..7> Ch1Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch2Int0  --------------------------------
// SVD Line: 1680

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch2Int0
//    <name> Ch2Int0 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.8..8> Ch2Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch2Int1  --------------------------------
// SVD Line: 1686

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch2Int1
//    <name> Ch2Int1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.9..9> Ch2Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch2Int2  --------------------------------
// SVD Line: 1692

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch2Int2
//    <name> Ch2Int2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.10..10> Ch2Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch2Int3  --------------------------------
// SVD Line: 1698

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch2Int3
//    <name> Ch2Int3 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.11..11> Ch2Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch3Int0  --------------------------------
// SVD Line: 1704

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch3Int0
//    <name> Ch3Int0 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.12..12> Ch3Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch3Int1  --------------------------------
// SVD Line: 1710

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch3Int1
//    <name> Ch3Int1 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.13..13> Ch3Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch3Int2  --------------------------------
// SVD Line: 1716

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch3Int2
//    <name> Ch3Int2 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.14..14> Ch3Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_IntSt_Ch3Int3  --------------------------------
// SVD Line: 1722

//  <item> SFDITEM_FIELD__TIMER2_IntSt_Ch3Int3
//    <name> Ch3Int3 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40004018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_IntSt ) </loc>
//      <o.15..15> Ch3Int3
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIMER2_IntSt  ----------------------------------
// SVD Line: 1623

//  <rtree> SFDITEM_REG__TIMER2_IntSt
//    <name> IntSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004018) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_IntSt >> 0) & 0xFFFFFFFF), ((TIMER2_IntSt = (TIMER2_IntSt & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch0Int0 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch0Int1 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch0Int2 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch0Int3 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch1Int0 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch1Int1 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch1Int2 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch1Int3 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch2Int0 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch2Int1 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch2Int2 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch2Int3 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch3Int0 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch3Int1 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch3Int2 </item>
//    <item> SFDITEM_FIELD__TIMER2_IntSt_Ch3Int3 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER2_ChEn  -------------------------------
// SVD Line: 1730

unsigned int TIMER2_ChEn __AT (0x4000401C);



// ----------------------------  Field Item: TIMER2_ChEn_Ch0TMR0En  -------------------------------
// SVD Line: 1739

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch0TMR0En
//    <name> Ch0TMR0En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.0..0> Ch0TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch0TMR1En  -------------------------------
// SVD Line: 1745

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch0TMR1En
//    <name> Ch0TMR1En </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.1..1> Ch0TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch0TMR2En  -------------------------------
// SVD Line: 1751

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch0TMR2En
//    <name> Ch0TMR2En </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.2..2> Ch0TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch0TMR3En  -------------------------------
// SVD Line: 1757

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch0TMR3En
//    <name> Ch0TMR3En </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.3..3> Ch0TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch1TMR0En  -------------------------------
// SVD Line: 1763

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch1TMR0En
//    <name> Ch1TMR0En </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.4..4> Ch1TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch1TMR1En  -------------------------------
// SVD Line: 1769

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch1TMR1En
//    <name> Ch1TMR1En </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.5..5> Ch1TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch1TMR2En  -------------------------------
// SVD Line: 1775

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch1TMR2En
//    <name> Ch1TMR2En </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.6..6> Ch1TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch1TMR3En  -------------------------------
// SVD Line: 1781

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch1TMR3En
//    <name> Ch1TMR3En </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.7..7> Ch1TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch2TMR0En  -------------------------------
// SVD Line: 1787

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch2TMR0En
//    <name> Ch2TMR0En </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.8..8> Ch2TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch2TMR1En  -------------------------------
// SVD Line: 1793

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch2TMR1En
//    <name> Ch2TMR1En </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.9..9> Ch2TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch2TMR2En  -------------------------------
// SVD Line: 1799

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch2TMR2En
//    <name> Ch2TMR2En </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.10..10> Ch2TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch2TMR3En  -------------------------------
// SVD Line: 1805

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch2TMR3En
//    <name> Ch2TMR3En </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.11..11> Ch2TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch3TMR0En  -------------------------------
// SVD Line: 1811

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch3TMR0En
//    <name> Ch3TMR0En </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.12..12> Ch3TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch3TMR1En  -------------------------------
// SVD Line: 1817

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch3TMR1En
//    <name> Ch3TMR1En </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.13..13> Ch3TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch3TMR2En  -------------------------------
// SVD Line: 1823

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch3TMR2En
//    <name> Ch3TMR2En </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.14..14> Ch3TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_ChEn_Ch3TMR3En  -------------------------------
// SVD Line: 1829

//  <item> SFDITEM_FIELD__TIMER2_ChEn_Ch3TMR3En
//    <name> Ch3TMR3En </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000401C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_ChEn ) </loc>
//      <o.15..15> Ch3TMR3En
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER2_ChEn  ----------------------------------
// SVD Line: 1730

//  <rtree> SFDITEM_REG__TIMER2_ChEn
//    <name> ChEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000401C) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_ChEn >> 0) & 0xFFFFFFFF), ((TIMER2_ChEn = (TIMER2_ChEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch0TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch0TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch0TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch0TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch1TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch1TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch1TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch1TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch2TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch2TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch2TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch2TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch3TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch3TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch3TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER2_ChEn_Ch3TMR3En </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER2_Ch0Ctrl  -----------------------------
// SVD Line: 1837

unsigned int TIMER2_Ch0Ctrl __AT (0x40004020);



// ----------------------------  Field Item: TIMER2_Ch0Ctrl_ChMode  -------------------------------
// SVD Line: 1846

//  <item> SFDITEM_FIELD__TIMER2_Ch0Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER2_Ch0Ctrl >> 0) & 0x7), ((TIMER2_Ch0Ctrl = (TIMER2_Ch0Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_Ch0Ctrl_ChClk  --------------------------------
// SVD Line: 1852

//  <item> SFDITEM_FIELD__TIMER2_Ch0Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_Ch0Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_Ch0Ctrl_PWMPark  -------------------------------
// SVD Line: 1858

//  <item> SFDITEM_FIELD__TIMER2_Ch0Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_Ch0Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER2_Ch0Ctrl  ---------------------------------
// SVD Line: 1837

//  <rtree> SFDITEM_REG__TIMER2_Ch0Ctrl
//    <name> Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004020) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((TIMER2_Ch0Ctrl = (TIMER2_Ch0Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch0Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER2_Ch0Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER2_Ch0Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER2_Ch0Reload  ----------------------------
// SVD Line: 1866

unsigned int TIMER2_Ch0Reload __AT (0x40004024);



// -------------------------  Field Item: TIMER2_Ch0Reload_Ch0Reload  -----------------------------
// SVD Line: 1875

//  <item> SFDITEM_FIELD__TIMER2_Ch0Reload_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER2_Ch0Reload = (TIMER2_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER2_Ch0Reload  --------------------------------
// SVD Line: 1866

//  <rtree> SFDITEM_REG__TIMER2_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004024) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER2_Ch0Reload = (TIMER2_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch0Reload_Ch0Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER2_Ch0Cntr  -----------------------------
// SVD Line: 1883

unsigned int TIMER2_Ch0Cntr __AT (0x40004028);



// ---------------------------  Field Item: TIMER2_Ch0Cntr_Counter  -------------------------------
// SVD Line: 1892

//  <item> SFDITEM_FIELD__TIMER2_Ch0Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER2_Ch0Cntr = (TIMER2_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER2_Ch0Cntr  ---------------------------------
// SVD Line: 1883

//  <rtree> SFDITEM_REG__TIMER2_Ch0Cntr
//    <name> Ch0Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004028) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER2_Ch0Cntr = (TIMER2_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch0Cntr_Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER2_Ch1Ctrl  -----------------------------
// SVD Line: 1900

unsigned int TIMER2_Ch1Ctrl __AT (0x40004030);



// ----------------------------  Field Item: TIMER2_Ch1Ctrl_ChMode  -------------------------------
// SVD Line: 1909

//  <item> SFDITEM_FIELD__TIMER2_Ch1Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER2_Ch1Ctrl >> 0) & 0x7), ((TIMER2_Ch1Ctrl = (TIMER2_Ch1Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_Ch1Ctrl_ChClk  --------------------------------
// SVD Line: 1915

//  <item> SFDITEM_FIELD__TIMER2_Ch1Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_Ch1Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_Ch1Ctrl_PWMPark  -------------------------------
// SVD Line: 1921

//  <item> SFDITEM_FIELD__TIMER2_Ch1Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_Ch1Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER2_Ch1Ctrl  ---------------------------------
// SVD Line: 1900

//  <rtree> SFDITEM_REG__TIMER2_Ch1Ctrl
//    <name> Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004030) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((TIMER2_Ch1Ctrl = (TIMER2_Ch1Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch1Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER2_Ch1Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER2_Ch1Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER2_Ch1Reload  ----------------------------
// SVD Line: 1929

unsigned int TIMER2_Ch1Reload __AT (0x40004034);



// -------------------------  Field Item: TIMER2_Ch1Reload_Ch1Reload  -----------------------------
// SVD Line: 1938

//  <item> SFDITEM_FIELD__TIMER2_Ch1Reload_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER2_Ch1Reload = (TIMER2_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER2_Ch1Reload  --------------------------------
// SVD Line: 1929

//  <rtree> SFDITEM_REG__TIMER2_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004034) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER2_Ch1Reload = (TIMER2_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch1Reload_Ch1Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER2_Ch1Cntr  -----------------------------
// SVD Line: 1946

unsigned int TIMER2_Ch1Cntr __AT (0x40004038);



// ---------------------------  Field Item: TIMER2_Ch1Cntr_Counter  -------------------------------
// SVD Line: 1955

//  <item> SFDITEM_FIELD__TIMER2_Ch1Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER2_Ch1Cntr = (TIMER2_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER2_Ch1Cntr  ---------------------------------
// SVD Line: 1946

//  <rtree> SFDITEM_REG__TIMER2_Ch1Cntr
//    <name> Ch1Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004038) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER2_Ch1Cntr = (TIMER2_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch1Cntr_Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER2_Ch2Ctrl  -----------------------------
// SVD Line: 1963

unsigned int TIMER2_Ch2Ctrl __AT (0x40004040);



// ----------------------------  Field Item: TIMER2_Ch2Ctrl_ChMode  -------------------------------
// SVD Line: 1972

//  <item> SFDITEM_FIELD__TIMER2_Ch2Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER2_Ch2Ctrl >> 0) & 0x7), ((TIMER2_Ch2Ctrl = (TIMER2_Ch2Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_Ch2Ctrl_ChClk  --------------------------------
// SVD Line: 1978

//  <item> SFDITEM_FIELD__TIMER2_Ch2Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_Ch2Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_Ch2Ctrl_PWMPark  -------------------------------
// SVD Line: 1984

//  <item> SFDITEM_FIELD__TIMER2_Ch2Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_Ch2Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER2_Ch2Ctrl  ---------------------------------
// SVD Line: 1963

//  <rtree> SFDITEM_REG__TIMER2_Ch2Ctrl
//    <name> Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004040) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((TIMER2_Ch2Ctrl = (TIMER2_Ch2Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch2Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER2_Ch2Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER2_Ch2Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER2_Ch2Reload  ----------------------------
// SVD Line: 1992

unsigned int TIMER2_Ch2Reload __AT (0x40004044);



// -------------------------  Field Item: TIMER2_Ch2Reload_Ch2Reload  -----------------------------
// SVD Line: 2001

//  <item> SFDITEM_FIELD__TIMER2_Ch2Reload_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER2_Ch2Reload = (TIMER2_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER2_Ch2Reload  --------------------------------
// SVD Line: 1992

//  <rtree> SFDITEM_REG__TIMER2_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004044) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER2_Ch2Reload = (TIMER2_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch2Reload_Ch2Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER2_Ch2Cntr  -----------------------------
// SVD Line: 2009

unsigned int TIMER2_Ch2Cntr __AT (0x40004048);



// ---------------------------  Field Item: TIMER2_Ch2Cntr_Counter  -------------------------------
// SVD Line: 2018

//  <item> SFDITEM_FIELD__TIMER2_Ch2Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER2_Ch2Cntr = (TIMER2_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER2_Ch2Cntr  ---------------------------------
// SVD Line: 2009

//  <rtree> SFDITEM_REG__TIMER2_Ch2Cntr
//    <name> Ch2Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004048) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER2_Ch2Cntr = (TIMER2_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch2Cntr_Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER2_Ch3Ctrl  -----------------------------
// SVD Line: 2026

unsigned int TIMER2_Ch3Ctrl __AT (0x40004050);



// ----------------------------  Field Item: TIMER2_Ch3Ctrl_ChMode  -------------------------------
// SVD Line: 2035

//  <item> SFDITEM_FIELD__TIMER2_Ch3Ctrl_ChMode
//    <name> ChMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER2_Ch3Ctrl >> 0) & 0x7), ((TIMER2_Ch3Ctrl = (TIMER2_Ch3Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER2_Ch3Ctrl_ChClk  --------------------------------
// SVD Line: 2041

//  <item> SFDITEM_FIELD__TIMER2_Ch3Ctrl_ChClk
//    <name> ChClk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_Ch3Ctrl ) </loc>
//      <o.3..3> ChClk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER2_Ch3Ctrl_PWMPark  -------------------------------
// SVD Line: 2047

//  <item> SFDITEM_FIELD__TIMER2_Ch3Ctrl_PWMPark
//    <name> PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER2_Ch3Ctrl ) </loc>
//      <o.4..4> PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER2_Ch3Ctrl  ---------------------------------
// SVD Line: 2026

//  <rtree> SFDITEM_REG__TIMER2_Ch3Ctrl
//    <name> Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004050) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((TIMER2_Ch3Ctrl = (TIMER2_Ch3Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch3Ctrl_ChMode </item>
//    <item> SFDITEM_FIELD__TIMER2_Ch3Ctrl_ChClk </item>
//    <item> SFDITEM_FIELD__TIMER2_Ch3Ctrl_PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER2_Ch3Reload  ----------------------------
// SVD Line: 2055

unsigned int TIMER2_Ch3Reload __AT (0x40004054);



// -------------------------  Field Item: TIMER2_Ch3Reload_Ch3Reload  -----------------------------
// SVD Line: 2064

//  <item> SFDITEM_FIELD__TIMER2_Ch3Reload_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER2_Ch3Reload = (TIMER2_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER2_Ch3Reload  --------------------------------
// SVD Line: 2055

//  <rtree> SFDITEM_REG__TIMER2_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004054) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER2_Ch3Reload = (TIMER2_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch3Reload_Ch3Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER2_Ch3Cntr  -----------------------------
// SVD Line: 2072

unsigned int TIMER2_Ch3Cntr __AT (0x40004058);



// ---------------------------  Field Item: TIMER2_Ch3Cntr_Counter  -------------------------------
// SVD Line: 2081

//  <item> SFDITEM_FIELD__TIMER2_Ch3Cntr_Counter
//    <name> Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER2_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER2_Ch3Cntr = (TIMER2_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER2_Ch3Cntr  ---------------------------------
// SVD Line: 2072

//  <rtree> SFDITEM_REG__TIMER2_Ch3Cntr
//    <name> Ch3Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004058) reg description: </i>
//    <loc> ( (unsigned int)((TIMER2_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER2_Ch3Cntr = (TIMER2_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER2_Ch3Cntr_Counter </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIMER2  ------------------------------------
// SVD Line: 1459

//  <view> TIMER2
//    <name> TIMER2 </name>
//    <item> SFDITEM_REG__TIMER2_IdRev </item>
//    <item> SFDITEM_REG__TIMER2_Cfg </item>
//    <item> SFDITEM_REG__TIMER2_IntEn </item>
//    <item> SFDITEM_REG__TIMER2_IntSt </item>
//    <item> SFDITEM_REG__TIMER2_ChEn </item>
//    <item> SFDITEM_REG__TIMER2_Ch0Ctrl </item>
//    <item> SFDITEM_REG__TIMER2_Ch0Reload </item>
//    <item> SFDITEM_REG__TIMER2_Ch0Cntr </item>
//    <item> SFDITEM_REG__TIMER2_Ch1Ctrl </item>
//    <item> SFDITEM_REG__TIMER2_Ch1Reload </item>
//    <item> SFDITEM_REG__TIMER2_Ch1Cntr </item>
//    <item> SFDITEM_REG__TIMER2_Ch2Ctrl </item>
//    <item> SFDITEM_REG__TIMER2_Ch2Reload </item>
//    <item> SFDITEM_REG__TIMER2_Ch2Cntr </item>
//    <item> SFDITEM_REG__TIMER2_Ch3Ctrl </item>
//    <item> SFDITEM_REG__TIMER2_Ch3Reload </item>
//    <item> SFDITEM_REG__TIMER2_Ch3Cntr </item>
//  </view>
//  


// -------------------------  Register Item Address: TRNG_TRNG_CONFIG  ----------------------------
// SVD Line: 2102

unsigned int TRNG_TRNG_CONFIG __AT (0x40007000);



// --------------------------  Field Item: TRNG_TRNG_CONFIG_ena_gen  ------------------------------
// SVD Line: 2111

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_ena_gen
//    <name> ena_gen </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.0..0> ena_gen
//    </check>
//  </item>
//  


// --------------------------  Field Item: TRNG_TRNG_CONFIG_ena_post  -----------------------------
// SVD Line: 2117

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_ena_post
//    <name> ena_post </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.1..1> ena_post
//    </check>
//  </item>
//  


// --------------------------  Field Item: TRNG_TRNG_CONFIG_int_clr  ------------------------------
// SVD Line: 2123

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_clr
//    <name> int_clr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.2..2> int_clr
//    </check>
//  </item>
//  


// --------------------------  Field Item: TRNG_TRNG_CONFIG_int_mask  -----------------------------
// SVD Line: 2129

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_mask
//    <name> int_mask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.3..3> int_mask
//    </check>
//  </item>
//  


// --------------------------  Field Item: TRNG_TRNG_CONFIG_int_mode  -----------------------------
// SVD Line: 2135

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_mode
//    <name> int_mode </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.4..4> int_mode
//    </check>
//  </item>
//  


// ------------------------  Field Item: TRNG_TRNG_CONFIG_clk_force_on  ---------------------------
// SVD Line: 2141

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_clk_force_on
//    <name> clk_force_on </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.5..5> clk_force_on
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: TRNG_TRNG_CONFIG  --------------------------------
// SVD Line: 2102

//  <rtree> SFDITEM_REG__TRNG_TRNG_CONFIG
//    <name> TRNG_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007000) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_CONFIG >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_CONFIG = (TRNG_TRNG_CONFIG & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_ena_gen </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_ena_post </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_clr </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_mask </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_mode </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_clk_force_on </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TRNG_TRNG_BIT_SEL  ----------------------------
// SVD Line: 2149

unsigned int TRNG_TRNG_BIT_SEL __AT (0x40007004);



// --------------------------  Field Item: TRNG_TRNG_BIT_SEL_bit_sel  -----------------------------
// SVD Line: 2158

//  <item> SFDITEM_FIELD__TRNG_TRNG_BIT_SEL_bit_sel
//    <name> bit_sel </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40007004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TRNG_TRNG_BIT_SEL >> 0) & 0x7FFFF), ((TRNG_TRNG_BIT_SEL = (TRNG_TRNG_BIT_SEL & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TRNG_TRNG_BIT_SEL  -------------------------------
// SVD Line: 2149

//  <rtree> SFDITEM_REG__TRNG_TRNG_BIT_SEL
//    <name> TRNG_BIT_SEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007004) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_BIT_SEL >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_BIT_SEL = (TRNG_TRNG_BIT_SEL & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_BIT_SEL_bit_sel </item>
//  </rtree>
//  


// -----------------------  Register Item Address: TRNG_TRNG_DATA_CTRL  ---------------------------
// SVD Line: 2166

unsigned int TRNG_TRNG_DATA_CTRL __AT (0x40007008);



// ------------------------  Field Item: TRNG_TRNG_DATA_CTRL_data_mode  ---------------------------
// SVD Line: 2175

//  <item> SFDITEM_FIELD__TRNG_TRNG_DATA_CTRL_data_mode
//    <name> data_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40007008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TRNG_TRNG_DATA_CTRL >> 0) & 0x3), ((TRNG_TRNG_DATA_CTRL = (TRNG_TRNG_DATA_CTRL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: TRNG_TRNG_DATA_CTRL_data_val  ----------------------------
// SVD Line: 2181

//  <item> SFDITEM_FIELD__TRNG_TRNG_DATA_CTRL_data_val
//    <name> data_val </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_DATA_CTRL ) </loc>
//      <o.2..2> data_val
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: TRNG_TRNG_DATA_CTRL  ------------------------------
// SVD Line: 2166

//  <rtree> SFDITEM_REG__TRNG_TRNG_DATA_CTRL
//    <name> TRNG_DATA_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007008) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_DATA_CTRL >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_DATA_CTRL = (TRNG_TRNG_DATA_CTRL & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_DATA_CTRL_data_mode </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_DATA_CTRL_data_val </item>
//  </rtree>
//  


// -----------------------  Register Item Address: TRNG_TRNG_INT_STATUS  --------------------------
// SVD Line: 2189

unsigned int TRNG_TRNG_INT_STATUS __AT (0x4000700C);



// ------------------------  Field Item: TRNG_TRNG_INT_STATUS_int_mask  ---------------------------
// SVD Line: 2198

//  <item> SFDITEM_FIELD__TRNG_TRNG_INT_STATUS_int_mask
//    <name> int_mask </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000700C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_INT_STATUS ) </loc>
//      <o.0..0> int_mask
//    </check>
//  </item>
//  


// ------------------------  Field Item: TRNG_TRNG_INT_STATUS_int_saw  ----------------------------
// SVD Line: 2204

//  <item> SFDITEM_FIELD__TRNG_TRNG_INT_STATUS_int_saw
//    <name> int_saw </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000700C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_INT_STATUS ) </loc>
//      <o.1..1> int_saw
//    </check>
//  </item>
//  


// --------------------------  Register RTree: TRNG_TRNG_INT_STATUS  ------------------------------
// SVD Line: 2189

//  <rtree> SFDITEM_REG__TRNG_TRNG_INT_STATUS
//    <name> TRNG_INT_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000700C) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_INT_STATUS >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_INT_STATUS = (TRNG_TRNG_INT_STATUS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_INT_STATUS_int_mask </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_INT_STATUS_int_saw </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TRNG_TRNG_DATA  -----------------------------
// SVD Line: 2212

unsigned int TRNG_TRNG_DATA __AT (0x40007010);



// -----------------------------  Field Item: TRNG_TRNG_DATA_data  --------------------------------
// SVD Line: 2221

//  <item> SFDITEM_FIELD__TRNG_TRNG_DATA_data
//    <name> data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TRNG_TRNG_DATA >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_DATA = (TRNG_TRNG_DATA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TRNG_TRNG_DATA  ---------------------------------
// SVD Line: 2212

//  <rtree> SFDITEM_REG__TRNG_TRNG_DATA
//    <name> TRNG_DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007010) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_DATA >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_DATA = (TRNG_TRNG_DATA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_DATA_data </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TRNG  -------------------------------------
// SVD Line: 2091

//  <view> TRNG
//    <name> TRNG </name>
//    <item> SFDITEM_REG__TRNG_TRNG_CONFIG </item>
//    <item> SFDITEM_REG__TRNG_TRNG_BIT_SEL </item>
//    <item> SFDITEM_REG__TRNG_TRNG_DATA_CTRL </item>
//    <item> SFDITEM_REG__TRNG_TRNG_INT_STATUS </item>
//    <item> SFDITEM_REG__TRNG_TRNG_DATA </item>
//  </view>
//  


// ----------------------------  Register Item Address: IR_ir_ctrl  -------------------------------
// SVD Line: 2242

unsigned int IR_ir_ctrl __AT (0x4000B000);



// ------------------------------  Field Item: IR_ir_ctrl_ir_en  ----------------------------------
// SVD Line: 2251

//  <item> SFDITEM_FIELD__IR_ir_ctrl_ir_en
//    <name> ir_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000B000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_ctrl ) </loc>
//      <o.0..0> ir_en
//    </check>
//  </item>
//  


// -----------------------------  Field Item: IR_ir_ctrl_ir_mode  ---------------------------------
// SVD Line: 2257

//  <item> SFDITEM_FIELD__IR_ir_ctrl_ir_mode
//    <name> ir_mode </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4000B000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((IR_ir_ctrl >> 1) & 0x3), ((IR_ir_ctrl = (IR_ir_ctrl & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: IR_ir_ctrl_ir_end_detect_en  ----------------------------
// SVD Line: 2263

//  <item> SFDITEM_FIELD__IR_ir_ctrl_ir_end_detect_en
//    <name> ir_end_detect_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000B000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_ctrl ) </loc>
//      <o.3..3> ir_end_detect_en
//    </check>
//  </item>
//  


// ----------------------------  Field Item: IR_ir_ctrl_ir_int_en  --------------------------------
// SVD Line: 2269

//  <item> SFDITEM_FIELD__IR_ir_ctrl_ir_int_en
//    <name> ir_int_en </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000B000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_ctrl ) </loc>
//      <o.4..4> ir_int_en
//    </check>
//  </item>
//  


// -------------------------  Field Item: IR_ir_ctrl_ir_int_verify_en  ----------------------------
// SVD Line: 2275

//  <item> SFDITEM_FIELD__IR_ir_ctrl_ir_int_verify_en
//    <name> ir_int_verify_en </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000B000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_ctrl ) </loc>
//      <o.5..5> ir_int_verify_en
//    </check>
//  </item>
//  


// ------------------------  Field Item: IR_ir_ctrl_ir_usercode_verify  ---------------------------
// SVD Line: 2281

//  <item> SFDITEM_FIELD__IR_ir_ctrl_ir_usercode_verify
//    <name> ir_usercode_verify </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000B000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_ctrl ) </loc>
//      <o.6..6> ir_usercode_verify
//    </check>
//  </item>
//  


// ------------------------  Field Item: IR_ir_ctrl_ir_datacode_verify  ---------------------------
// SVD Line: 2287

//  <item> SFDITEM_FIELD__IR_ir_ctrl_ir_datacode_verify
//    <name> ir_datacode_verify </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000B000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_ctrl ) </loc>
//      <o.7..7> ir_datacode_verify
//    </check>
//  </item>
//  


// ----------------------------  Field Item: IR_ir_ctrl_bit_time_1  -------------------------------
// SVD Line: 2293

//  <item> SFDITEM_FIELD__IR_ir_ctrl_bit_time_1
//    <name> bit_time_1 </name>
//    <rw> 
//    <i> [Bits 14..8] RW (@ 0x4000B000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((IR_ir_ctrl >> 8) & 0x7F), ((IR_ir_ctrl = (IR_ir_ctrl & ~(0x7FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: IR_ir_ctrl_tx_repeat_mode  -----------------------------
// SVD Line: 2299

//  <item> SFDITEM_FIELD__IR_ir_ctrl_tx_repeat_mode
//    <name> tx_repeat_mode </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000B000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_ctrl ) </loc>
//      <o.15..15> tx_repeat_mode
//    </check>
//  </item>
//  


// ----------------------------  Field Item: IR_ir_ctrl_bit_time_2  -------------------------------
// SVD Line: 2305

//  <item> SFDITEM_FIELD__IR_ir_ctrl_bit_time_2
//    <name> bit_time_2 </name>
//    <rw> 
//    <i> [Bits 22..16] RW (@ 0x4000B000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((IR_ir_ctrl >> 16) & 0x7F), ((IR_ir_ctrl = (IR_ir_ctrl & ~(0x7FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: IR_ir_ctrl_txrx_mode  --------------------------------
// SVD Line: 2311

//  <item> SFDITEM_FIELD__IR_ir_ctrl_txrx_mode
//    <name> txrx_mode </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x4000B000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_ctrl ) </loc>
//      <o.23..23> txrx_mode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: IR_ir_ctrl_ir_bit_cycle  ------------------------------
// SVD Line: 2317

//  <item> SFDITEM_FIELD__IR_ir_ctrl_ir_bit_cycle
//    <name> ir_bit_cycle </name>
//    <rw> 
//    <i> [Bits 30..24] RW (@ 0x4000B000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((IR_ir_ctrl >> 24) & 0x7F), ((IR_ir_ctrl = (IR_ir_ctrl & ~(0x7FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: IR_ir_ctrl  -----------------------------------
// SVD Line: 2242

//  <rtree> SFDITEM_REG__IR_ir_ctrl
//    <name> ir_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000B000) reg description: </i>
//    <loc> ( (unsigned int)((IR_ir_ctrl >> 0) & 0xFFFFFFFF), ((IR_ir_ctrl = (IR_ir_ctrl & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_ir_en </item>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_ir_mode </item>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_ir_end_detect_en </item>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_ir_int_en </item>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_ir_int_verify_en </item>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_ir_usercode_verify </item>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_ir_datacode_verify </item>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_bit_time_1 </item>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_tx_repeat_mode </item>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_bit_time_2 </item>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_txrx_mode </item>
//    <item> SFDITEM_FIELD__IR_ir_ctrl_ir_bit_cycle </item>
//  </rtree>
//  


// -------------------------  Register Item Address: IR_ir_tx_config  -----------------------------
// SVD Line: 2325

unsigned int IR_ir_tx_config __AT (0x4000B004);



// --------------------------  Field Item: IR_ir_tx_config_tx_start  ------------------------------
// SVD Line: 2334

//  <item> SFDITEM_FIELD__IR_ir_tx_config_tx_start
//    <name> tx_start </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000B004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_tx_config ) </loc>
//      <o.0..0> tx_start
//    </check>
//  </item>
//  


// ---------------------------  Field Item: IR_ir_tx_config_ir_pol  -------------------------------
// SVD Line: 2340

//  <item> SFDITEM_FIELD__IR_ir_tx_config_ir_pol
//    <name> ir_pol </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000B004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_tx_config ) </loc>
//      <o.1..1> ir_pol
//    </check>
//  </item>
//  


// ------------------------  Field Item: IR_ir_tx_config_ir_debug_sel  ----------------------------
// SVD Line: 2346

//  <item> SFDITEM_FIELD__IR_ir_tx_config_ir_debug_sel
//    <name> ir_debug_sel </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000B004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_tx_config ) </loc>
//      <o.2..2> ir_debug_sel
//    </check>
//  </item>
//  


// -----------------------  Field Item: IR_ir_tx_config_carrier_cnt_clr  --------------------------
// SVD Line: 2352

//  <item> SFDITEM_FIELD__IR_ir_tx_config_carrier_cnt_clr
//    <name> carrier_cnt_clr </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000B004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_tx_config ) </loc>
//      <o.3..3> carrier_cnt_clr
//    </check>
//  </item>
//  


// -----------------------  Field Item: IR_ir_tx_config_rc5_toggle_bit  ---------------------------
// SVD Line: 2358

//  <item> SFDITEM_FIELD__IR_ir_tx_config_rc5_toggle_bit
//    <name> rc5_toggle_bit </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000B004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_tx_config ) </loc>
//      <o.4..4> rc5_toggle_bit
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: IR_ir_tx_config  --------------------------------
// SVD Line: 2325

//  <rtree> SFDITEM_REG__IR_ir_tx_config
//    <name> ir_tx_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000B004) reg description: </i>
//    <loc> ( (unsigned int)((IR_ir_tx_config >> 0) & 0xFFFFFFFF), ((IR_ir_tx_config = (IR_ir_tx_config & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IR_ir_tx_config_tx_start </item>
//    <item> SFDITEM_FIELD__IR_ir_tx_config_ir_pol </item>
//    <item> SFDITEM_FIELD__IR_ir_tx_config_ir_debug_sel </item>
//    <item> SFDITEM_FIELD__IR_ir_tx_config_carrier_cnt_clr </item>
//    <item> SFDITEM_FIELD__IR_ir_tx_config_rc5_toggle_bit </item>
//  </rtree>
//  


// ------------------------  Register Item Address: IR_ir_carry_config  ---------------------------
// SVD Line: 2366

unsigned int IR_ir_carry_config __AT (0x4000B008);



// -----------------------  Field Item: IR_ir_carry_config_ir_carry_low  --------------------------
// SVD Line: 2375

//  <item> SFDITEM_FIELD__IR_ir_carry_config_ir_carry_low
//    <name> ir_carry_low </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x4000B008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((IR_ir_carry_config >> 0) & 0x1FF), ((IR_ir_carry_config = (IR_ir_carry_config & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: IR_ir_carry_config_ir_carry_high  --------------------------
// SVD Line: 2381

//  <item> SFDITEM_FIELD__IR_ir_carry_config_ir_carry_high
//    <name> ir_carry_high </name>
//    <rw> 
//    <i> [Bits 17..9] RW (@ 0x4000B008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((IR_ir_carry_config >> 9) & 0x1FF), ((IR_ir_carry_config = (IR_ir_carry_config & ~(0x1FFUL << 9 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: IR_ir_carry_config  -------------------------------
// SVD Line: 2366

//  <rtree> SFDITEM_REG__IR_ir_carry_config
//    <name> ir_carry_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000B008) reg description: </i>
//    <loc> ( (unsigned int)((IR_ir_carry_config >> 0) & 0xFFFFFFFF), ((IR_ir_carry_config = (IR_ir_carry_config & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IR_ir_carry_config_ir_carry_low </item>
//    <item> SFDITEM_FIELD__IR_ir_carry_config_ir_carry_high </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: IR_ir_time_1  ------------------------------
// SVD Line: 2389

unsigned int IR_ir_time_1 __AT (0x4000B00C);



// ---------------------------  Field Item: IR_ir_time_1_ir_time_s1  ------------------------------
// SVD Line: 2398

//  <item> SFDITEM_FIELD__IR_ir_time_1_ir_time_s1
//    <name> ir_time_s1 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000B00C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((IR_ir_time_1 >> 0) & 0xFFF), ((IR_ir_time_1 = (IR_ir_time_1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: IR_ir_time_1  ----------------------------------
// SVD Line: 2389

//  <rtree> SFDITEM_REG__IR_ir_time_1
//    <name> ir_time_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000B00C) reg description: </i>
//    <loc> ( (unsigned int)((IR_ir_time_1 >> 0) & 0xFFFFFFFF), ((IR_ir_time_1 = (IR_ir_time_1 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IR_ir_time_1_ir_time_s1 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: IR_ir_time_2  ------------------------------
// SVD Line: 2406

unsigned int IR_ir_time_2 __AT (0x4000B010);



// ---------------------------  Field Item: IR_ir_time_2_ir_time_s2  ------------------------------
// SVD Line: 2415

//  <item> SFDITEM_FIELD__IR_ir_time_2_ir_time_s2
//    <name> ir_time_s2 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000B010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((IR_ir_time_2 >> 0) & 0xFFF), ((IR_ir_time_2 = (IR_ir_time_2 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: IR_ir_time_2  ----------------------------------
// SVD Line: 2406

//  <rtree> SFDITEM_REG__IR_ir_time_2
//    <name> ir_time_2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000B010) reg description: </i>
//    <loc> ( (unsigned int)((IR_ir_time_2 >> 0) & 0xFFFFFFFF), ((IR_ir_time_2 = (IR_ir_time_2 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IR_ir_time_2_ir_time_s2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: IR_ir_time_3  ------------------------------
// SVD Line: 2423

unsigned int IR_ir_time_3 __AT (0x4000B014);



// ---------------------------  Field Item: IR_ir_time_3_ir_time_s3  ------------------------------
// SVD Line: 2432

//  <item> SFDITEM_FIELD__IR_ir_time_3_ir_time_s3
//    <name> ir_time_s3 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000B014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((IR_ir_time_3 >> 0) & 0xFFF), ((IR_ir_time_3 = (IR_ir_time_3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: IR_ir_time_3  ----------------------------------
// SVD Line: 2423

//  <rtree> SFDITEM_REG__IR_ir_time_3
//    <name> ir_time_3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000B014) reg description: </i>
//    <loc> ( (unsigned int)((IR_ir_time_3 >> 0) & 0xFFFFFFFF), ((IR_ir_time_3 = (IR_ir_time_3 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IR_ir_time_3_ir_time_s3 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: IR_ir_time_4  ------------------------------
// SVD Line: 2440

unsigned int IR_ir_time_4 __AT (0x4000B018);



// ---------------------------  Field Item: IR_ir_time_4_ir_time_s4  ------------------------------
// SVD Line: 2449

//  <item> SFDITEM_FIELD__IR_ir_time_4_ir_time_s4
//    <name> ir_time_s4 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000B018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((IR_ir_time_4 >> 0) & 0xFFF), ((IR_ir_time_4 = (IR_ir_time_4 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: IR_ir_time_4  ----------------------------------
// SVD Line: 2440

//  <rtree> SFDITEM_REG__IR_ir_time_4
//    <name> ir_time_4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000B018) reg description: </i>
//    <loc> ( (unsigned int)((IR_ir_time_4 >> 0) & 0xFFFFFFFF), ((IR_ir_time_4 = (IR_ir_time_4 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IR_ir_time_4_ir_time_s4 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: IR_ir_time_5  ------------------------------
// SVD Line: 2457

unsigned int IR_ir_time_5 __AT (0x4000B01C);



// ---------------------------  Field Item: IR_ir_time_5_ir_time_s5  ------------------------------
// SVD Line: 2466

//  <item> SFDITEM_FIELD__IR_ir_time_5_ir_time_s5
//    <name> ir_time_s5 </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000B01C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((IR_ir_time_5 >> 0) & 0xFFF), ((IR_ir_time_5 = (IR_ir_time_5 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: IR_ir_time_5  ----------------------------------
// SVD Line: 2457

//  <rtree> SFDITEM_REG__IR_ir_time_5
//    <name> ir_time_5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000B01C) reg description: </i>
//    <loc> ( (unsigned int)((IR_ir_time_5 >> 0) & 0xFFFFFFFF), ((IR_ir_time_5 = (IR_ir_time_5 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IR_ir_time_5_ir_time_s5 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: IR_ir_rx_code  ------------------------------
// SVD Line: 2474

unsigned int IR_ir_rx_code __AT (0x4000B020);



// ------------------------  Field Item: IR_ir_rx_code_ir_rx_usercode  ----------------------------
// SVD Line: 2483

//  <item> SFDITEM_FIELD__IR_ir_rx_code_ir_rx_usercode
//    <name> ir_rx_usercode </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000B020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((IR_ir_rx_code >> 0) & 0xFFFF), ((IR_ir_rx_code = (IR_ir_rx_code & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: IR_ir_rx_code_ir_rx_datacode  ----------------------------
// SVD Line: 2489

//  <item> SFDITEM_FIELD__IR_ir_rx_code_ir_rx_datacode
//    <name> ir_rx_datacode </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4000B020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((IR_ir_rx_code >> 16) & 0xFFFF), ((IR_ir_rx_code = (IR_ir_rx_code & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: IR_ir_rx_code  ---------------------------------
// SVD Line: 2474

//  <rtree> SFDITEM_REG__IR_ir_rx_code
//    <name> ir_rx_code </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000B020) reg description: </i>
//    <loc> ( (unsigned int)((IR_ir_rx_code >> 0) & 0xFFFFFFFF), ((IR_ir_rx_code = (IR_ir_rx_code & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IR_ir_rx_code_ir_rx_usercode </item>
//    <item> SFDITEM_FIELD__IR_ir_rx_code_ir_rx_datacode </item>
//  </rtree>
//  


// --------------------------  Register Item Address: IR_ir_tx_code  ------------------------------
// SVD Line: 2497

unsigned int IR_ir_tx_code __AT (0x4000B024);



// ------------------------  Field Item: IR_ir_tx_code_ir_tx_usercode  ----------------------------
// SVD Line: 2506

//  <item> SFDITEM_FIELD__IR_ir_tx_code_ir_tx_usercode
//    <name> ir_tx_usercode </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000B024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((IR_ir_tx_code >> 0) & 0xFFFF), ((IR_ir_tx_code = (IR_ir_tx_code & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: IR_ir_tx_code_ir_tx_datacode  ----------------------------
// SVD Line: 2512

//  <item> SFDITEM_FIELD__IR_ir_tx_code_ir_tx_datacode
//    <name> ir_tx_datacode </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4000B024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((IR_ir_tx_code >> 16) & 0xFFFF), ((IR_ir_tx_code = (IR_ir_tx_code & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: IR_ir_tx_code  ---------------------------------
// SVD Line: 2497

//  <rtree> SFDITEM_REG__IR_ir_tx_code
//    <name> ir_tx_code </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000B024) reg description: </i>
//    <loc> ( (unsigned int)((IR_ir_tx_code >> 0) & 0xFFFFFFFF), ((IR_ir_tx_code = (IR_ir_tx_code & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IR_ir_tx_code_ir_tx_usercode </item>
//    <item> SFDITEM_FIELD__IR_ir_tx_code_ir_tx_datacode </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: IR_ir_fsm  --------------------------------
// SVD Line: 2520

unsigned int IR_ir_fsm __AT (0x4000B028);



// --------------------------  Field Item: IR_ir_fsm_ir_received_ok  ------------------------------
// SVD Line: 2529

//  <item> SFDITEM_FIELD__IR_ir_fsm_ir_received_ok
//    <name> ir_received_ok </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000B028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_fsm ) </loc>
//      <o.0..0> ir_received_ok
//    </check>
//  </item>
//  


// ------------------------  Field Item: IR_ir_fsm_ir_usercode_verify  ----------------------------
// SVD Line: 2535

//  <item> SFDITEM_FIELD__IR_ir_fsm_ir_usercode_verify
//    <name> ir_usercode_verify </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000B028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_fsm ) </loc>
//      <o.1..1> ir_usercode_verify
//    </check>
//  </item>
//  


// ------------------------  Field Item: IR_ir_fsm_ir_datacode_verify  ----------------------------
// SVD Line: 2541

//  <item> SFDITEM_FIELD__IR_ir_fsm_ir_datacode_verify
//    <name> ir_datacode_verify </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000B028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_fsm ) </loc>
//      <o.2..2> ir_datacode_verify
//    </check>
//  </item>
//  


// -----------------------------  Field Item: IR_ir_fsm_ir_repeat  --------------------------------
// SVD Line: 2547

//  <item> SFDITEM_FIELD__IR_ir_fsm_ir_repeat
//    <name> ir_repeat </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000B028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_fsm ) </loc>
//      <o.3..3> ir_repeat
//    </check>
//  </item>
//  


// --------------------------  Field Item: IR_ir_fsm_ir_transmit_ok  ------------------------------
// SVD Line: 2553

//  <item> SFDITEM_FIELD__IR_ir_fsm_ir_transmit_ok
//    <name> ir_transmit_ok </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000B028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_fsm ) </loc>
//      <o.4..4> ir_transmit_ok
//    </check>
//  </item>
//  


// ---------------------------  Field Item: IR_ir_fsm_ir_tx_repeat  -------------------------------
// SVD Line: 2559

//  <item> SFDITEM_FIELD__IR_ir_fsm_ir_tx_repeat
//    <name> ir_tx_repeat </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000B028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_fsm ) </loc>
//      <o.5..5> ir_tx_repeat
//    </check>
//  </item>
//  


// -----------------------  Field Item: IR_ir_fsm_ir_rx_rc5_toggle_bit  ---------------------------
// SVD Line: 2565

//  <item> SFDITEM_FIELD__IR_ir_fsm_ir_rx_rc5_toggle_bit
//    <name> ir_rx_rc5_toggle_bit </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000B028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) IR_ir_fsm ) </loc>
//      <o.6..6> ir_rx_rc5_toggle_bit
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: IR_ir_fsm  -----------------------------------
// SVD Line: 2520

//  <rtree> SFDITEM_REG__IR_ir_fsm
//    <name> ir_fsm </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000B028) reg description: </i>
//    <loc> ( (unsigned int)((IR_ir_fsm >> 0) & 0xFFFFFFFF), ((IR_ir_fsm = (IR_ir_fsm & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__IR_ir_fsm_ir_received_ok </item>
//    <item> SFDITEM_FIELD__IR_ir_fsm_ir_usercode_verify </item>
//    <item> SFDITEM_FIELD__IR_ir_fsm_ir_datacode_verify </item>
//    <item> SFDITEM_FIELD__IR_ir_fsm_ir_repeat </item>
//    <item> SFDITEM_FIELD__IR_ir_fsm_ir_transmit_ok </item>
//    <item> SFDITEM_FIELD__IR_ir_fsm_ir_tx_repeat </item>
//    <item> SFDITEM_FIELD__IR_ir_fsm_ir_rx_rc5_toggle_bit </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: IR  --------------------------------------
// SVD Line: 2231

//  <view> IR
//    <name> IR </name>
//    <item> SFDITEM_REG__IR_ir_ctrl </item>
//    <item> SFDITEM_REG__IR_ir_tx_config </item>
//    <item> SFDITEM_REG__IR_ir_carry_config </item>
//    <item> SFDITEM_REG__IR_ir_time_1 </item>
//    <item> SFDITEM_REG__IR_ir_time_2 </item>
//    <item> SFDITEM_REG__IR_ir_time_3 </item>
//    <item> SFDITEM_REG__IR_ir_time_4 </item>
//    <item> SFDITEM_REG__IR_ir_time_5 </item>
//    <item> SFDITEM_REG__IR_ir_rx_code </item>
//    <item> SFDITEM_REG__IR_ir_tx_code </item>
//    <item> SFDITEM_REG__IR_ir_fsm </item>
//  </view>
//  


// ----------------------------  Register Item Address: DMA_IdRev  --------------------------------
// SVD Line: 2586

unsigned int DMA_IdRev __AT (0x4000C000);



// -----------------------------  Field Item: DMA_IdRev_REV_MINOR  --------------------------------
// SVD Line: 2595

//  <item> SFDITEM_FIELD__DMA_IdRev_REV_MINOR
//    <name> REV_MINOR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000C000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_IdRev >> 0) & 0xF), ((DMA_IdRev = (DMA_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_IdRev_REV_MAJOR  --------------------------------
// SVD Line: 2601

//  <item> SFDITEM_FIELD__DMA_IdRev_REV_MAJOR
//    <name> REV_MAJOR </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_IdRev >> 4) & 0xF), ((DMA_IdRev = (DMA_IdRev & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_IdRev_PRODUCT_ID  --------------------------------
// SVD Line: 2607

//  <item> SFDITEM_FIELD__DMA_IdRev_PRODUCT_ID
//    <name> PRODUCT_ID </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x4000C000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_IdRev >> 8) & 0xFFFFFF), ((DMA_IdRev = (DMA_IdRev & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMA_IdRev  -----------------------------------
// SVD Line: 2586

//  <rtree> SFDITEM_REG__DMA_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C000) reg description: </i>
//    <loc> ( (unsigned int)((DMA_IdRev >> 0) & 0xFFFFFFFF), ((DMA_IdRev = (DMA_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_IdRev_REV_MINOR </item>
//    <item> SFDITEM_FIELD__DMA_IdRev_REV_MAJOR </item>
//    <item> SFDITEM_FIELD__DMA_IdRev_PRODUCT_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA_IdMisc  -------------------------------
// SVD Line: 2615

unsigned int DMA_IdMisc __AT (0x4000C004);



// --------------------------------  Register Item: DMA_IdMisc  -----------------------------------
// SVD Line: 2615

//  <item> SFDITEM_REG__DMA_IdMisc
//    <name> IdMisc </name>
//    <i> [Bits 31..0] RW (@ 0x4000C004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_IdMisc >> 0) & 0xFFFFFFFF), ((DMA_IdMisc = (DMA_IdMisc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register Item Address: DMA_DMACfg  -------------------------------
// SVD Line: 2625

unsigned int DMA_DMACfg __AT (0x4000C010);



// ----------------------------  Field Item: DMA_DMACfg_ChannelNum  -------------------------------
// SVD Line: 2634

//  <item> SFDITEM_FIELD__DMA_DMACfg_ChannelNum
//    <name> ChannelNum </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000C010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_DMACfg >> 0) & 0xF), ((DMA_DMACfg = (DMA_DMACfg & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_DMACfg_FIFODepth  --------------------------------
// SVD Line: 2640

//  <item> SFDITEM_FIELD__DMA_DMACfg_FIFODepth
//    <name> FIFODepth </name>
//    <rw> 
//    <i> [Bits 9..4] RW (@ 0x4000C010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_DMACfg >> 4) & 0x3F), ((DMA_DMACfg = (DMA_DMACfg & ~(0x3FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA_DMACfg_ReqNum  ---------------------------------
// SVD Line: 2646

//  <item> SFDITEM_FIELD__DMA_DMACfg_ReqNum
//    <name> ReqNum </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x4000C010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_DMACfg >> 10) & 0x1F), ((DMA_DMACfg = (DMA_DMACfg & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA_DMACfg_BusNum  ---------------------------------
// SVD Line: 2652

//  <item> SFDITEM_FIELD__DMA_DMACfg_BusNum
//    <name> BusNum </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000C010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_DMACfg ) </loc>
//      <o.15..15> BusNum
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA_DMACfg_CoreNum  ---------------------------------
// SVD Line: 2658

//  <item> SFDITEM_FIELD__DMA_DMACfg_CoreNum
//    <name> CoreNum </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_DMACfg ) </loc>
//      <o.16..16> CoreNum
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_DMACfg_AddrWidth  --------------------------------
// SVD Line: 2664

//  <item> SFDITEM_FIELD__DMA_DMACfg_AddrWidth
//    <name> AddrWidth </name>
//    <rw> 
//    <i> [Bits 23..17] RW (@ 0x4000C010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_DMACfg >> 17) & 0x7F), ((DMA_DMACfg = (DMA_DMACfg & ~(0x7FUL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_DMACfg_DataWidth  --------------------------------
// SVD Line: 2670

//  <item> SFDITEM_FIELD__DMA_DMACfg_DataWidth
//    <name> DataWidth </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4000C010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_DMACfg >> 24) & 0x3), ((DMA_DMACfg = (DMA_DMACfg & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_DMACfg  -----------------------------------
// SVD Line: 2625

//  <rtree> SFDITEM_REG__DMA_DMACfg
//    <name> DMACfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C010) reg description: </i>
//    <loc> ( (unsigned int)((DMA_DMACfg >> 0) & 0xFFFFFFFF), ((DMA_DMACfg = (DMA_DMACfg & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_DMACfg_ChannelNum </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_FIFODepth </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_ReqNum </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_BusNum </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_CoreNum </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_AddrWidth </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_DataWidth </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_DMACtrl  -------------------------------
// SVD Line: 2678

unsigned int DMA_DMACtrl __AT (0x4000C020);



// ------------------------------  Field Item: DMA_DMACtrl_Reset  ---------------------------------
// SVD Line: 2687

//  <item> SFDITEM_FIELD__DMA_DMACtrl_Reset
//    <name> Reset </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_DMACtrl ) </loc>
//      <o.0..0> Reset
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_DMACtrl  ----------------------------------
// SVD Line: 2678

//  <rtree> SFDITEM_REG__DMA_DMACtrl
//    <name> DMACtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C020) reg description: </i>
//    <loc> ( (unsigned int)((DMA_DMACtrl >> 0) & 0xFFFFFFFF), ((DMA_DMACtrl = (DMA_DMACtrl & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_DMACtrl_Reset </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_ChAbort  -------------------------------
// SVD Line: 2695

unsigned int DMA_ChAbort __AT (0x4000C024);



// -----------------------------  Field Item: DMA_ChAbort_ChAbort  --------------------------------
// SVD Line: 2704

//  <item> SFDITEM_FIELD__DMA_ChAbort_ChAbort
//    <name> ChAbort </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000C024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_ChAbort >> 0) & 0xFF), ((DMA_ChAbort = (DMA_ChAbort & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_ChAbort  ----------------------------------
// SVD Line: 2695

//  <rtree> SFDITEM_REG__DMA_ChAbort
//    <name> ChAbort </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C024) reg description: </i>
//    <loc> ( (unsigned int)((DMA_ChAbort >> 0) & 0xFFFFFFFF), ((DMA_ChAbort = (DMA_ChAbort & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_ChAbort_ChAbort </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_IntStatus  ------------------------------
// SVD Line: 2712

unsigned int DMA_IntStatus __AT (0x4000C030);



// -----------------------------  Field Item: DMA_IntStatus_Error  --------------------------------
// SVD Line: 2721

//  <item> SFDITEM_FIELD__DMA_IntStatus_Error
//    <name> Error </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000C030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_IntStatus >> 0) & 0xFF), ((DMA_IntStatus = (DMA_IntStatus & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_IntStatus_Abort  --------------------------------
// SVD Line: 2727

//  <item> SFDITEM_FIELD__DMA_IntStatus_Abort
//    <name> Abort </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000C030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_IntStatus >> 8) & 0xFF), ((DMA_IntStatus = (DMA_IntStatus & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA_IntStatus_TC  ----------------------------------
// SVD Line: 2733

//  <item> SFDITEM_FIELD__DMA_IntStatus_TC
//    <name> TC </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000C030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_IntStatus >> 16) & 0xFF), ((DMA_IntStatus = (DMA_IntStatus & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DMA_IntStatus  ---------------------------------
// SVD Line: 2712

//  <rtree> SFDITEM_REG__DMA_IntStatus
//    <name> IntStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C030) reg description: </i>
//    <loc> ( (unsigned int)((DMA_IntStatus >> 0) & 0xFFFFFFFF), ((DMA_IntStatus = (DMA_IntStatus & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_IntStatus_Error </item>
//    <item> SFDITEM_FIELD__DMA_IntStatus_Abort </item>
//    <item> SFDITEM_FIELD__DMA_IntStatus_TC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: DMA_ChEN  --------------------------------
// SVD Line: 2741

unsigned int DMA_ChEN __AT (0x4000C034);



// --------------------------------  Field Item: DMA_ChEN_ChEN  -----------------------------------
// SVD Line: 2750

//  <item> SFDITEM_FIELD__DMA_ChEN_ChEN
//    <name> ChEN </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000C034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_ChEN >> 0) & 0xFF), ((DMA_ChEN = (DMA_ChEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMA_ChEN  ------------------------------------
// SVD Line: 2741

//  <rtree> SFDITEM_REG__DMA_ChEN
//    <name> ChEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C034) reg description: </i>
//    <loc> ( (unsigned int)((DMA_ChEN >> 0) & 0xFFFFFFFF), ((DMA_ChEN = (DMA_ChEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_ChEN_ChEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_Ch0Ctrl  -------------------------------
// SVD Line: 2758

unsigned int DMA_Ch0Ctrl __AT (0x4000C040);



// -----------------------------  Field Item: DMA_Ch0Ctrl_Enable  ---------------------------------
// SVD Line: 2767

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Enable
//    <name> Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.0..0> Enable
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch0Ctrl_IntTCMask  -------------------------------
// SVD Line: 2773

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_IntTCMask
//    <name> IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.1..1> IntTCMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch0Ctrl_IntErrMask  -------------------------------
// SVD Line: 2779

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_IntErrMask
//    <name> IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.2..2> IntErrMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch0Ctrl_IntAbtMask  -------------------------------
// SVD Line: 2785

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_IntAbtMask
//    <name> IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.3..3> IntAbtMask
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch0Ctrl_DstReqSel  -------------------------------
// SVD Line: 2791

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_DstReqSel
//    <name> DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 4) & 0xF), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch0Ctrl_SrcReqSel  -------------------------------
// SVD Line: 2797

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_SrcReqSel
//    <name> SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 8) & 0xF), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch0Ctrl_DstAddrCtrl  ------------------------------
// SVD Line: 2803

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_DstAddrCtrl
//    <name> DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 12) & 0x3), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch0Ctrl_SrcAddrCtrl  ------------------------------
// SVD Line: 2809

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_SrcAddrCtrl
//    <name> SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 14) & 0x3), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch0Ctrl_DstMode  --------------------------------
// SVD Line: 2815

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_DstMode
//    <name> DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.16..16> DstMode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch0Ctrl_SrcMode  --------------------------------
// SVD Line: 2821

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_SrcMode
//    <name> SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.17..17> SrcMode
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch0Ctrl_DstWidth  --------------------------------
// SVD Line: 2827

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_DstWidth
//    <name> DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 18) & 0x7), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch0Ctrl_SrcWidth  --------------------------------
// SVD Line: 2833

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_SrcWidth
//    <name> SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 21) & 0x7), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch0Ctrl_SrcBurstSize  ------------------------------
// SVD Line: 2839

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_SrcBurstSize
//    <name> SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 24) & 0xF), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch0Ctrl_en_int_chain_single  --------------------------
// SVD Line: 2845

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_en_int_chain_single
//    <name> en_int_chain_single </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.28..28> en_int_chain_single
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch0Ctrl_Priority  --------------------------------
// SVD Line: 2851

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Priority
//    <name> Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.29..29> Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch0Ctrl  ----------------------------------
// SVD Line: 2758

//  <rtree> SFDITEM_REG__DMA_Ch0Ctrl
//    <name> Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C040) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_en_int_chain_single </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch0TranSize  -----------------------------
// SVD Line: 2859

unsigned int DMA_Ch0TranSize __AT (0x4000C044);



// --------------------------  Field Item: DMA_Ch0TranSize_TranSize  ------------------------------
// SVD Line: 2868

//  <item> SFDITEM_FIELD__DMA_Ch0TranSize_TranSize
//    <name> TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch0TranSize = (DMA_Ch0TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch0TranSize  --------------------------------
// SVD Line: 2859

//  <rtree> SFDITEM_REG__DMA_Ch0TranSize
//    <name> Ch0TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C044) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch0TranSize = (DMA_Ch0TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0TranSize_TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch0SrcAddr  -----------------------------
// SVD Line: 2876

unsigned int DMA_Ch0SrcAddr __AT (0x4000C048);



// ---------------------------  Field Item: DMA_Ch0SrcAddr_SrcAddr  -------------------------------
// SVD Line: 2885

//  <item> SFDITEM_FIELD__DMA_Ch0SrcAddr_SrcAddr
//    <name> SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0SrcAddr = (DMA_Ch0SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch0SrcAddr  ---------------------------------
// SVD Line: 2876

//  <rtree> SFDITEM_REG__DMA_Ch0SrcAddr
//    <name> Ch0SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C048) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0SrcAddr = (DMA_Ch0SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0SrcAddr_SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch0DstAddr  -----------------------------
// SVD Line: 2893

unsigned int DMA_Ch0DstAddr __AT (0x4000C050);



// ---------------------------  Field Item: DMA_Ch0DstAddr_DstAddr  -------------------------------
// SVD Line: 2902

//  <item> SFDITEM_FIELD__DMA_Ch0DstAddr_DstAddr
//    <name> DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0DstAddr = (DMA_Ch0DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch0DstAddr  ---------------------------------
// SVD Line: 2893

//  <rtree> SFDITEM_REG__DMA_Ch0DstAddr
//    <name> Ch0DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C050) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0DstAddr = (DMA_Ch0DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0DstAddr_DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch0LLPointer  ----------------------------
// SVD Line: 2910

unsigned int DMA_Ch0LLPointer __AT (0x4000C058);



// -----------------------------  Register Item: DMA_Ch0LLPointer  --------------------------------
// SVD Line: 2910

//  <item> SFDITEM_REG__DMA_Ch0LLPointer
//    <name> Ch0LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch0LLPointer = (DMA_Ch0LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch1Ctrl  -------------------------------
// SVD Line: 2920

unsigned int DMA_Ch1Ctrl __AT (0x4000C060);



// -----------------------------  Field Item: DMA_Ch1Ctrl_Enable  ---------------------------------
// SVD Line: 2929

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Enable
//    <name> Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.0..0> Enable
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch1Ctrl_IntTCMask  -------------------------------
// SVD Line: 2935

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_IntTCMask
//    <name> IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.1..1> IntTCMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch1Ctrl_IntErrMask  -------------------------------
// SVD Line: 2941

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_IntErrMask
//    <name> IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.2..2> IntErrMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch1Ctrl_IntAbtMask  -------------------------------
// SVD Line: 2947

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_IntAbtMask
//    <name> IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.3..3> IntAbtMask
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch1Ctrl_DstReqSel  -------------------------------
// SVD Line: 2953

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_DstReqSel
//    <name> DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 4) & 0xF), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch1Ctrl_SrcReqSel  -------------------------------
// SVD Line: 2959

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_SrcReqSel
//    <name> SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 8) & 0xF), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch1Ctrl_DstAddrCtrl  ------------------------------
// SVD Line: 2965

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_DstAddrCtrl
//    <name> DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 12) & 0x3), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch1Ctrl_SrcAddrCtrl  ------------------------------
// SVD Line: 2971

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_SrcAddrCtrl
//    <name> SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 14) & 0x3), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch1Ctrl_DstMode  --------------------------------
// SVD Line: 2977

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_DstMode
//    <name> DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.16..16> DstMode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch1Ctrl_SrcMode  --------------------------------
// SVD Line: 2983

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_SrcMode
//    <name> SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.17..17> SrcMode
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch1Ctrl_DstWidth  --------------------------------
// SVD Line: 2989

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_DstWidth
//    <name> DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 18) & 0x7), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch1Ctrl_SrcWidth  --------------------------------
// SVD Line: 2995

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_SrcWidth
//    <name> SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 21) & 0x7), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch1Ctrl_SrcBurstSize  ------------------------------
// SVD Line: 3001

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_SrcBurstSize
//    <name> SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 24) & 0xF), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch1Ctrl_en_int_chain_single  --------------------------
// SVD Line: 3007

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_en_int_chain_single
//    <name> en_int_chain_single </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.28..28> en_int_chain_single
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch1Ctrl_Priority  --------------------------------
// SVD Line: 3013

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Priority
//    <name> Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.29..29> Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch1Ctrl  ----------------------------------
// SVD Line: 2920

//  <rtree> SFDITEM_REG__DMA_Ch1Ctrl
//    <name> Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C060) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_en_int_chain_single </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch1TranSize  -----------------------------
// SVD Line: 3021

unsigned int DMA_Ch1TranSize __AT (0x4000C064);



// --------------------------  Field Item: DMA_Ch1TranSize_TranSize  ------------------------------
// SVD Line: 3030

//  <item> SFDITEM_FIELD__DMA_Ch1TranSize_TranSize
//    <name> TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch1TranSize = (DMA_Ch1TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch1TranSize  --------------------------------
// SVD Line: 3021

//  <rtree> SFDITEM_REG__DMA_Ch1TranSize
//    <name> Ch1TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C064) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch1TranSize = (DMA_Ch1TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1TranSize_TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch1SrcAddr  -----------------------------
// SVD Line: 3038

unsigned int DMA_Ch1SrcAddr __AT (0x4000C068);



// ---------------------------  Field Item: DMA_Ch1SrcAddr_SrcAddr  -------------------------------
// SVD Line: 3047

//  <item> SFDITEM_FIELD__DMA_Ch1SrcAddr_SrcAddr
//    <name> SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1SrcAddr = (DMA_Ch1SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch1SrcAddr  ---------------------------------
// SVD Line: 3038

//  <rtree> SFDITEM_REG__DMA_Ch1SrcAddr
//    <name> Ch1SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C068) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1SrcAddr = (DMA_Ch1SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1SrcAddr_SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch1DstAddr  -----------------------------
// SVD Line: 3055

unsigned int DMA_Ch1DstAddr __AT (0x4000C070);



// ---------------------------  Field Item: DMA_Ch1DstAddr_DstAddr  -------------------------------
// SVD Line: 3064

//  <item> SFDITEM_FIELD__DMA_Ch1DstAddr_DstAddr
//    <name> DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1DstAddr = (DMA_Ch1DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch1DstAddr  ---------------------------------
// SVD Line: 3055

//  <rtree> SFDITEM_REG__DMA_Ch1DstAddr
//    <name> Ch1DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C070) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1DstAddr = (DMA_Ch1DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1DstAddr_DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch1LLPointer  ----------------------------
// SVD Line: 3072

unsigned int DMA_Ch1LLPointer __AT (0x4000C078);



// -----------------------------  Register Item: DMA_Ch1LLPointer  --------------------------------
// SVD Line: 3072

//  <item> SFDITEM_REG__DMA_Ch1LLPointer
//    <name> Ch1LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C078) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch1LLPointer = (DMA_Ch1LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch2Ctrl  -------------------------------
// SVD Line: 3082

unsigned int DMA_Ch2Ctrl __AT (0x4000C080);



// -----------------------------  Field Item: DMA_Ch2Ctrl_Enable  ---------------------------------
// SVD Line: 3091

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Enable
//    <name> Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.0..0> Enable
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch2Ctrl_IntTCMask  -------------------------------
// SVD Line: 3097

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_IntTCMask
//    <name> IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.1..1> IntTCMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch2Ctrl_IntErrMask  -------------------------------
// SVD Line: 3103

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_IntErrMask
//    <name> IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.2..2> IntErrMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch2Ctrl_IntAbtMask  -------------------------------
// SVD Line: 3109

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_IntAbtMask
//    <name> IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.3..3> IntAbtMask
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch2Ctrl_DstReqSel  -------------------------------
// SVD Line: 3115

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_DstReqSel
//    <name> DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 4) & 0xF), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch2Ctrl_SrcReqSel  -------------------------------
// SVD Line: 3121

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_SrcReqSel
//    <name> SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 8) & 0xF), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch2Ctrl_DstAddrCtrl  ------------------------------
// SVD Line: 3127

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_DstAddrCtrl
//    <name> DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 12) & 0x3), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch2Ctrl_SrcAddrCtrl  ------------------------------
// SVD Line: 3133

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_SrcAddrCtrl
//    <name> SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 14) & 0x3), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch2Ctrl_DstMode  --------------------------------
// SVD Line: 3139

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_DstMode
//    <name> DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.16..16> DstMode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch2Ctrl_SrcMode  --------------------------------
// SVD Line: 3145

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_SrcMode
//    <name> SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.17..17> SrcMode
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch2Ctrl_DstWidth  --------------------------------
// SVD Line: 3151

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_DstWidth
//    <name> DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 18) & 0x7), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch2Ctrl_SrcWidth  --------------------------------
// SVD Line: 3157

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_SrcWidth
//    <name> SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 21) & 0x7), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch2Ctrl_SrcBurstSize  ------------------------------
// SVD Line: 3163

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_SrcBurstSize
//    <name> SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 24) & 0xF), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch2Ctrl_en_int_chain_single  --------------------------
// SVD Line: 3169

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_en_int_chain_single
//    <name> en_int_chain_single </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.28..28> en_int_chain_single
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch2Ctrl_Priority  --------------------------------
// SVD Line: 3175

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Priority
//    <name> Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.29..29> Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch2Ctrl  ----------------------------------
// SVD Line: 3082

//  <rtree> SFDITEM_REG__DMA_Ch2Ctrl
//    <name> Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C080) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_en_int_chain_single </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch2TranSize  -----------------------------
// SVD Line: 3183

unsigned int DMA_Ch2TranSize __AT (0x4000C084);



// --------------------------  Field Item: DMA_Ch2TranSize_TranSize  ------------------------------
// SVD Line: 3192

//  <item> SFDITEM_FIELD__DMA_Ch2TranSize_TranSize
//    <name> TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch2TranSize = (DMA_Ch2TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch2TranSize  --------------------------------
// SVD Line: 3183

//  <rtree> SFDITEM_REG__DMA_Ch2TranSize
//    <name> Ch2TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C084) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch2TranSize = (DMA_Ch2TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2TranSize_TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch2SrcAddr  -----------------------------
// SVD Line: 3200

unsigned int DMA_Ch2SrcAddr __AT (0x4000C088);



// ---------------------------  Field Item: DMA_Ch2SrcAddr_SrcAddr  -------------------------------
// SVD Line: 3209

//  <item> SFDITEM_FIELD__DMA_Ch2SrcAddr_SrcAddr
//    <name> SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C088) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2SrcAddr = (DMA_Ch2SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch2SrcAddr  ---------------------------------
// SVD Line: 3200

//  <rtree> SFDITEM_REG__DMA_Ch2SrcAddr
//    <name> Ch2SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C088) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2SrcAddr = (DMA_Ch2SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2SrcAddr_SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch2DstAddr  -----------------------------
// SVD Line: 3217

unsigned int DMA_Ch2DstAddr __AT (0x4000C090);



// ---------------------------  Field Item: DMA_Ch2DstAddr_DstAddr  -------------------------------
// SVD Line: 3226

//  <item> SFDITEM_FIELD__DMA_Ch2DstAddr_DstAddr
//    <name> DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C090) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2DstAddr = (DMA_Ch2DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch2DstAddr  ---------------------------------
// SVD Line: 3217

//  <rtree> SFDITEM_REG__DMA_Ch2DstAddr
//    <name> Ch2DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C090) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2DstAddr = (DMA_Ch2DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2DstAddr_DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch2LLPointer  ----------------------------
// SVD Line: 3234

unsigned int DMA_Ch2LLPointer __AT (0x4000C098);



// -----------------------------  Register Item: DMA_Ch2LLPointer  --------------------------------
// SVD Line: 3234

//  <item> SFDITEM_REG__DMA_Ch2LLPointer
//    <name> Ch2LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C098) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch2LLPointer = (DMA_Ch2LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch3Ctrl  -------------------------------
// SVD Line: 3244

unsigned int DMA_Ch3Ctrl __AT (0x4000C0A0);



// -----------------------------  Field Item: DMA_Ch3Ctrl_Enable  ---------------------------------
// SVD Line: 3253

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Enable
//    <name> Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.0..0> Enable
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch3Ctrl_IntTCMask  -------------------------------
// SVD Line: 3259

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_IntTCMask
//    <name> IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.1..1> IntTCMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch3Ctrl_IntErrMask  -------------------------------
// SVD Line: 3265

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_IntErrMask
//    <name> IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.2..2> IntErrMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch3Ctrl_IntAbtMask  -------------------------------
// SVD Line: 3271

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_IntAbtMask
//    <name> IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.3..3> IntAbtMask
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch3Ctrl_DstReqSel  -------------------------------
// SVD Line: 3277

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_DstReqSel
//    <name> DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 4) & 0xF), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch3Ctrl_SrcReqSel  -------------------------------
// SVD Line: 3283

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_SrcReqSel
//    <name> SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 8) & 0xF), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch3Ctrl_DstAddrCtrl  ------------------------------
// SVD Line: 3289

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_DstAddrCtrl
//    <name> DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 12) & 0x3), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch3Ctrl_SrcAddrCtrl  ------------------------------
// SVD Line: 3295

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_SrcAddrCtrl
//    <name> SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 14) & 0x3), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch3Ctrl_DstMode  --------------------------------
// SVD Line: 3301

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_DstMode
//    <name> DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.16..16> DstMode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch3Ctrl_SrcMode  --------------------------------
// SVD Line: 3307

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_SrcMode
//    <name> SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.17..17> SrcMode
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch3Ctrl_DstWidth  --------------------------------
// SVD Line: 3313

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_DstWidth
//    <name> DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 18) & 0x7), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch3Ctrl_SrcWidth  --------------------------------
// SVD Line: 3319

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_SrcWidth
//    <name> SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 21) & 0x7), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch3Ctrl_SrcBurstSize  ------------------------------
// SVD Line: 3325

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_SrcBurstSize
//    <name> SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 24) & 0xF), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch3Ctrl_en_int_chain_single  --------------------------
// SVD Line: 3331

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_en_int_chain_single
//    <name> en_int_chain_single </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.28..28> en_int_chain_single
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch3Ctrl_Priority  --------------------------------
// SVD Line: 3337

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Priority
//    <name> Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.29..29> Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch3Ctrl  ----------------------------------
// SVD Line: 3244

//  <rtree> SFDITEM_REG__DMA_Ch3Ctrl
//    <name> Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_en_int_chain_single </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch3TranSize  -----------------------------
// SVD Line: 3345

unsigned int DMA_Ch3TranSize __AT (0x4000C0A4);



// --------------------------  Field Item: DMA_Ch3TranSize_TranSize  ------------------------------
// SVD Line: 3354

//  <item> SFDITEM_FIELD__DMA_Ch3TranSize_TranSize
//    <name> TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch3TranSize = (DMA_Ch3TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch3TranSize  --------------------------------
// SVD Line: 3345

//  <rtree> SFDITEM_REG__DMA_Ch3TranSize
//    <name> Ch3TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A4) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch3TranSize = (DMA_Ch3TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3TranSize_TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch3SrcAddr  -----------------------------
// SVD Line: 3362

unsigned int DMA_Ch3SrcAddr __AT (0x4000C0A8);



// ---------------------------  Field Item: DMA_Ch3SrcAddr_SrcAddr  -------------------------------
// SVD Line: 3371

//  <item> SFDITEM_FIELD__DMA_Ch3SrcAddr_SrcAddr
//    <name> SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3SrcAddr = (DMA_Ch3SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch3SrcAddr  ---------------------------------
// SVD Line: 3362

//  <rtree> SFDITEM_REG__DMA_Ch3SrcAddr
//    <name> Ch3SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3SrcAddr = (DMA_Ch3SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3SrcAddr_SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch3DstAddr  -----------------------------
// SVD Line: 3379

unsigned int DMA_Ch3DstAddr __AT (0x4000C0B0);



// ---------------------------  Field Item: DMA_Ch3DstAddr_DstAddr  -------------------------------
// SVD Line: 3388

//  <item> SFDITEM_FIELD__DMA_Ch3DstAddr_DstAddr
//    <name> DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3DstAddr = (DMA_Ch3DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch3DstAddr  ---------------------------------
// SVD Line: 3379

//  <rtree> SFDITEM_REG__DMA_Ch3DstAddr
//    <name> Ch3DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0B0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3DstAddr = (DMA_Ch3DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3DstAddr_DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch3LLPointer  ----------------------------
// SVD Line: 3396

unsigned int DMA_Ch3LLPointer __AT (0x4000C0B8);



// -----------------------------  Register Item: DMA_Ch3LLPointer  --------------------------------
// SVD Line: 3396

//  <item> SFDITEM_REG__DMA_Ch3LLPointer
//    <name> Ch3LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C0B8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch3LLPointer = (DMA_Ch3LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch4Ctrl  -------------------------------
// SVD Line: 3406

unsigned int DMA_Ch4Ctrl __AT (0x4000C0C0);



// -----------------------------  Field Item: DMA_Ch4Ctrl_Enable  ---------------------------------
// SVD Line: 3415

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Enable
//    <name> Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.0..0> Enable
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch4Ctrl_IntTCMask  -------------------------------
// SVD Line: 3421

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_IntTCMask
//    <name> IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.1..1> IntTCMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch4Ctrl_IntErrMask  -------------------------------
// SVD Line: 3427

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_IntErrMask
//    <name> IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.2..2> IntErrMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch4Ctrl_IntAbtMask  -------------------------------
// SVD Line: 3433

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_IntAbtMask
//    <name> IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.3..3> IntAbtMask
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch4Ctrl_DstReqSel  -------------------------------
// SVD Line: 3439

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_DstReqSel
//    <name> DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 4) & 0xF), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch4Ctrl_SrcReqSel  -------------------------------
// SVD Line: 3445

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_SrcReqSel
//    <name> SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 8) & 0xF), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch4Ctrl_DstAddrCtrl  ------------------------------
// SVD Line: 3451

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_DstAddrCtrl
//    <name> DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 12) & 0x3), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch4Ctrl_SrcAddrCtrl  ------------------------------
// SVD Line: 3457

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_SrcAddrCtrl
//    <name> SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 14) & 0x3), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch4Ctrl_DstMode  --------------------------------
// SVD Line: 3463

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_DstMode
//    <name> DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.16..16> DstMode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch4Ctrl_SrcMode  --------------------------------
// SVD Line: 3469

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_SrcMode
//    <name> SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.17..17> SrcMode
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch4Ctrl_DstWidth  --------------------------------
// SVD Line: 3475

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_DstWidth
//    <name> DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 18) & 0x7), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch4Ctrl_SrcWidth  --------------------------------
// SVD Line: 3481

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_SrcWidth
//    <name> SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 21) & 0x7), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch4Ctrl_SrcBurstSize  ------------------------------
// SVD Line: 3487

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_SrcBurstSize
//    <name> SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 24) & 0xF), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch4Ctrl_en_int_chain_single  --------------------------
// SVD Line: 3493

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_en_int_chain_single
//    <name> en_int_chain_single </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.28..28> en_int_chain_single
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch4Ctrl_Priority  --------------------------------
// SVD Line: 3499

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Priority
//    <name> Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.29..29> Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch4Ctrl  ----------------------------------
// SVD Line: 3406

//  <rtree> SFDITEM_REG__DMA_Ch4Ctrl
//    <name> Ch4Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_en_int_chain_single </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch4TranSize  -----------------------------
// SVD Line: 3507

unsigned int DMA_Ch4TranSize __AT (0x4000C0C4);



// --------------------------  Field Item: DMA_Ch4TranSize_TranSize  ------------------------------
// SVD Line: 3516

//  <item> SFDITEM_FIELD__DMA_Ch4TranSize_TranSize
//    <name> TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch4TranSize = (DMA_Ch4TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch4TranSize  --------------------------------
// SVD Line: 3507

//  <rtree> SFDITEM_REG__DMA_Ch4TranSize
//    <name> Ch4TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C4) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch4TranSize = (DMA_Ch4TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4TranSize_TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch4SrcAddr  -----------------------------
// SVD Line: 3524

unsigned int DMA_Ch4SrcAddr __AT (0x4000C0C8);



// ---------------------------  Field Item: DMA_Ch4SrcAddr_SrcAddr  -------------------------------
// SVD Line: 3533

//  <item> SFDITEM_FIELD__DMA_Ch4SrcAddr_SrcAddr
//    <name> SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4SrcAddr = (DMA_Ch4SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch4SrcAddr  ---------------------------------
// SVD Line: 3524

//  <rtree> SFDITEM_REG__DMA_Ch4SrcAddr
//    <name> Ch4SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4SrcAddr = (DMA_Ch4SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4SrcAddr_SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch4DstAddr  -----------------------------
// SVD Line: 3541

unsigned int DMA_Ch4DstAddr __AT (0x4000C0D0);



// ---------------------------  Field Item: DMA_Ch4DstAddr_DstAddr  -------------------------------
// SVD Line: 3550

//  <item> SFDITEM_FIELD__DMA_Ch4DstAddr_DstAddr
//    <name> DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0D0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4DstAddr = (DMA_Ch4DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch4DstAddr  ---------------------------------
// SVD Line: 3541

//  <rtree> SFDITEM_REG__DMA_Ch4DstAddr
//    <name> Ch4DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0D0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4DstAddr = (DMA_Ch4DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4DstAddr_DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch4LLPointer  ----------------------------
// SVD Line: 3558

unsigned int DMA_Ch4LLPointer __AT (0x4000C0D8);



// -----------------------------  Register Item: DMA_Ch4LLPointer  --------------------------------
// SVD Line: 3558

//  <item> SFDITEM_REG__DMA_Ch4LLPointer
//    <name> Ch4LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C0D8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch4LLPointer = (DMA_Ch4LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch5Ctrl  -------------------------------
// SVD Line: 3568

unsigned int DMA_Ch5Ctrl __AT (0x4000C0E0);



// -----------------------------  Field Item: DMA_Ch5Ctrl_Enable  ---------------------------------
// SVD Line: 3577

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Enable
//    <name> Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.0..0> Enable
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch5Ctrl_IntTCMask  -------------------------------
// SVD Line: 3583

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_IntTCMask
//    <name> IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.1..1> IntTCMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch5Ctrl_IntErrMask  -------------------------------
// SVD Line: 3589

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_IntErrMask
//    <name> IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.2..2> IntErrMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch5Ctrl_IntAbtMask  -------------------------------
// SVD Line: 3595

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_IntAbtMask
//    <name> IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.3..3> IntAbtMask
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch5Ctrl_DstReqSel  -------------------------------
// SVD Line: 3601

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_DstReqSel
//    <name> DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 4) & 0xF), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch5Ctrl_SrcReqSel  -------------------------------
// SVD Line: 3607

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_SrcReqSel
//    <name> SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 8) & 0xF), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch5Ctrl_DstAddrCtrl  ------------------------------
// SVD Line: 3613

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_DstAddrCtrl
//    <name> DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 12) & 0x3), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch5Ctrl_SrcAddrCtrl  ------------------------------
// SVD Line: 3619

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_SrcAddrCtrl
//    <name> SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 14) & 0x3), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch5Ctrl_DstMode  --------------------------------
// SVD Line: 3625

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_DstMode
//    <name> DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.16..16> DstMode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch5Ctrl_SrcMode  --------------------------------
// SVD Line: 3631

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_SrcMode
//    <name> SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.17..17> SrcMode
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch5Ctrl_DstWidth  --------------------------------
// SVD Line: 3637

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_DstWidth
//    <name> DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 18) & 0x7), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch5Ctrl_SrcWidth  --------------------------------
// SVD Line: 3643

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_SrcWidth
//    <name> SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 21) & 0x7), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch5Ctrl_SrcBurstSize  ------------------------------
// SVD Line: 3649

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_SrcBurstSize
//    <name> SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 24) & 0xF), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch5Ctrl_en_int_chain_single  --------------------------
// SVD Line: 3655

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_en_int_chain_single
//    <name> en_int_chain_single </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.28..28> en_int_chain_single
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch5Ctrl_Priority  --------------------------------
// SVD Line: 3661

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Priority
//    <name> Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.29..29> Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch5Ctrl  ----------------------------------
// SVD Line: 3568

//  <rtree> SFDITEM_REG__DMA_Ch5Ctrl
//    <name> Ch5Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_en_int_chain_single </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch5TranSize  -----------------------------
// SVD Line: 3669

unsigned int DMA_Ch5TranSize __AT (0x4000C0E4);



// --------------------------  Field Item: DMA_Ch5TranSize_TranSize  ------------------------------
// SVD Line: 3678

//  <item> SFDITEM_FIELD__DMA_Ch5TranSize_TranSize
//    <name> TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch5TranSize = (DMA_Ch5TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch5TranSize  --------------------------------
// SVD Line: 3669

//  <rtree> SFDITEM_REG__DMA_Ch5TranSize
//    <name> Ch5TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E4) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch5TranSize = (DMA_Ch5TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5TranSize_TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch5SrcAddr  -----------------------------
// SVD Line: 3686

unsigned int DMA_Ch5SrcAddr __AT (0x4000C0E8);



// ---------------------------  Field Item: DMA_Ch5SrcAddr_SrcAddr  -------------------------------
// SVD Line: 3695

//  <item> SFDITEM_FIELD__DMA_Ch5SrcAddr_SrcAddr
//    <name> SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5SrcAddr = (DMA_Ch5SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch5SrcAddr  ---------------------------------
// SVD Line: 3686

//  <rtree> SFDITEM_REG__DMA_Ch5SrcAddr
//    <name> Ch5SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5SrcAddr = (DMA_Ch5SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5SrcAddr_SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch5DstAddr  -----------------------------
// SVD Line: 3703

unsigned int DMA_Ch5DstAddr __AT (0x4000C0F0);



// ---------------------------  Field Item: DMA_Ch5DstAddr_DstAddr  -------------------------------
// SVD Line: 3712

//  <item> SFDITEM_FIELD__DMA_Ch5DstAddr_DstAddr
//    <name> DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0F0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5DstAddr = (DMA_Ch5DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch5DstAddr  ---------------------------------
// SVD Line: 3703

//  <rtree> SFDITEM_REG__DMA_Ch5DstAddr
//    <name> Ch5DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0F0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5DstAddr = (DMA_Ch5DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5DstAddr_DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch5LLPointer  ----------------------------
// SVD Line: 3720

unsigned int DMA_Ch5LLPointer __AT (0x4000C0F8);



// -----------------------------  Register Item: DMA_Ch5LLPointer  --------------------------------
// SVD Line: 3720

//  <item> SFDITEM_REG__DMA_Ch5LLPointer
//    <name> Ch5LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C0F8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch5LLPointer = (DMA_Ch5LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch6Ctrl  -------------------------------
// SVD Line: 3730

unsigned int DMA_Ch6Ctrl __AT (0x4000C100);



// -----------------------------  Field Item: DMA_Ch6Ctrl_Enable  ---------------------------------
// SVD Line: 3739

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Enable
//    <name> Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.0..0> Enable
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch6Ctrl_IntTCMask  -------------------------------
// SVD Line: 3745

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_IntTCMask
//    <name> IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.1..1> IntTCMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch6Ctrl_IntErrMask  -------------------------------
// SVD Line: 3751

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_IntErrMask
//    <name> IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.2..2> IntErrMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch6Ctrl_IntAbtMask  -------------------------------
// SVD Line: 3757

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_IntAbtMask
//    <name> IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.3..3> IntAbtMask
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch6Ctrl_DstReqSel  -------------------------------
// SVD Line: 3763

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_DstReqSel
//    <name> DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 4) & 0xF), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch6Ctrl_SrcReqSel  -------------------------------
// SVD Line: 3769

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_SrcReqSel
//    <name> SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 8) & 0xF), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch6Ctrl_DstAddrCtrl  ------------------------------
// SVD Line: 3775

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_DstAddrCtrl
//    <name> DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 12) & 0x3), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch6Ctrl_SrcAddrCtrl  ------------------------------
// SVD Line: 3781

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_SrcAddrCtrl
//    <name> SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 14) & 0x3), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch6Ctrl_DstMode  --------------------------------
// SVD Line: 3787

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_DstMode
//    <name> DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.16..16> DstMode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch6Ctrl_SrcMode  --------------------------------
// SVD Line: 3793

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_SrcMode
//    <name> SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.17..17> SrcMode
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch6Ctrl_DstWidth  --------------------------------
// SVD Line: 3799

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_DstWidth
//    <name> DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 18) & 0x7), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch6Ctrl_SrcWidth  --------------------------------
// SVD Line: 3805

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_SrcWidth
//    <name> SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 21) & 0x7), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch6Ctrl_SrcBurstSize  ------------------------------
// SVD Line: 3811

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_SrcBurstSize
//    <name> SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 24) & 0xF), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch6Ctrl_en_int_chain_single  --------------------------
// SVD Line: 3817

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_en_int_chain_single
//    <name> en_int_chain_single </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.28..28> en_int_chain_single
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch6Ctrl_Priority  --------------------------------
// SVD Line: 3823

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Priority
//    <name> Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.29..29> Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch6Ctrl  ----------------------------------
// SVD Line: 3730

//  <rtree> SFDITEM_REG__DMA_Ch6Ctrl
//    <name> Ch6Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C100) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_en_int_chain_single </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch6TranSize  -----------------------------
// SVD Line: 3831

unsigned int DMA_Ch6TranSize __AT (0x4000C104);



// --------------------------  Field Item: DMA_Ch6TranSize_TranSize  ------------------------------
// SVD Line: 3840

//  <item> SFDITEM_FIELD__DMA_Ch6TranSize_TranSize
//    <name> TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C104) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch6TranSize = (DMA_Ch6TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch6TranSize  --------------------------------
// SVD Line: 3831

//  <rtree> SFDITEM_REG__DMA_Ch6TranSize
//    <name> Ch6TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C104) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch6TranSize = (DMA_Ch6TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6TranSize_TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch6SrcAddr  -----------------------------
// SVD Line: 3848

unsigned int DMA_Ch6SrcAddr __AT (0x4000C108);



// ---------------------------  Field Item: DMA_Ch6SrcAddr_SrcAddr  -------------------------------
// SVD Line: 3857

//  <item> SFDITEM_FIELD__DMA_Ch6SrcAddr_SrcAddr
//    <name> SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6SrcAddr = (DMA_Ch6SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch6SrcAddr  ---------------------------------
// SVD Line: 3848

//  <rtree> SFDITEM_REG__DMA_Ch6SrcAddr
//    <name> Ch6SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C108) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6SrcAddr = (DMA_Ch6SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6SrcAddr_SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch6DstAddr  -----------------------------
// SVD Line: 3865

unsigned int DMA_Ch6DstAddr __AT (0x4000C110);



// ---------------------------  Field Item: DMA_Ch6DstAddr_DstAddr  -------------------------------
// SVD Line: 3874

//  <item> SFDITEM_FIELD__DMA_Ch6DstAddr_DstAddr
//    <name> DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6DstAddr = (DMA_Ch6DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch6DstAddr  ---------------------------------
// SVD Line: 3865

//  <rtree> SFDITEM_REG__DMA_Ch6DstAddr
//    <name> Ch6DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C110) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6DstAddr = (DMA_Ch6DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6DstAddr_DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch6LLPointer  ----------------------------
// SVD Line: 3882

unsigned int DMA_Ch6LLPointer __AT (0x4000C118);



// -----------------------------  Register Item: DMA_Ch6LLPointer  --------------------------------
// SVD Line: 3882

//  <item> SFDITEM_REG__DMA_Ch6LLPointer
//    <name> Ch6LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C118) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch6LLPointer = (DMA_Ch6LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch7Ctrl  -------------------------------
// SVD Line: 3892

unsigned int DMA_Ch7Ctrl __AT (0x4000C120);



// -----------------------------  Field Item: DMA_Ch7Ctrl_Enable  ---------------------------------
// SVD Line: 3901

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Enable
//    <name> Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.0..0> Enable
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch7Ctrl_IntTCMask  -------------------------------
// SVD Line: 3907

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_IntTCMask
//    <name> IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.1..1> IntTCMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch7Ctrl_IntErrMask  -------------------------------
// SVD Line: 3913

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_IntErrMask
//    <name> IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.2..2> IntErrMask
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch7Ctrl_IntAbtMask  -------------------------------
// SVD Line: 3919

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_IntAbtMask
//    <name> IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.3..3> IntAbtMask
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch7Ctrl_DstReqSel  -------------------------------
// SVD Line: 3925

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_DstReqSel
//    <name> DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 4) & 0xF), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch7Ctrl_SrcReqSel  -------------------------------
// SVD Line: 3931

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_SrcReqSel
//    <name> SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 8) & 0xF), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch7Ctrl_DstAddrCtrl  ------------------------------
// SVD Line: 3937

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_DstAddrCtrl
//    <name> DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 12) & 0x3), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch7Ctrl_SrcAddrCtrl  ------------------------------
// SVD Line: 3943

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_SrcAddrCtrl
//    <name> SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 14) & 0x3), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch7Ctrl_DstMode  --------------------------------
// SVD Line: 3949

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_DstMode
//    <name> DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.16..16> DstMode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA_Ch7Ctrl_SrcMode  --------------------------------
// SVD Line: 3955

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_SrcMode
//    <name> SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.17..17> SrcMode
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch7Ctrl_DstWidth  --------------------------------
// SVD Line: 3961

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_DstWidth
//    <name> DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 18) & 0x7), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch7Ctrl_SrcWidth  --------------------------------
// SVD Line: 3967

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_SrcWidth
//    <name> SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 21) & 0x7), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch7Ctrl_SrcBurstSize  ------------------------------
// SVD Line: 3973

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_SrcBurstSize
//    <name> SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 24) & 0xF), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch7Ctrl_en_int_chain_single  --------------------------
// SVD Line: 3979

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_en_int_chain_single
//    <name> en_int_chain_single </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.28..28> en_int_chain_single
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_Ch7Ctrl_Priority  --------------------------------
// SVD Line: 3985

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Priority
//    <name> Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.29..29> Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch7Ctrl  ----------------------------------
// SVD Line: 3892

//  <rtree> SFDITEM_REG__DMA_Ch7Ctrl
//    <name> Ch7Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C120) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_en_int_chain_single </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch7TranSize  -----------------------------
// SVD Line: 3993

unsigned int DMA_Ch7TranSize __AT (0x4000C124);



// --------------------------  Field Item: DMA_Ch7TranSize_TranSize  ------------------------------
// SVD Line: 4002

//  <item> SFDITEM_FIELD__DMA_Ch7TranSize_TranSize
//    <name> TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C124) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch7TranSize = (DMA_Ch7TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch7TranSize  --------------------------------
// SVD Line: 3993

//  <rtree> SFDITEM_REG__DMA_Ch7TranSize
//    <name> Ch7TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C124) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch7TranSize = (DMA_Ch7TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7TranSize_TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch7SrcAddr  -----------------------------
// SVD Line: 4010

unsigned int DMA_Ch7SrcAddr __AT (0x4000C128);



// ---------------------------  Field Item: DMA_Ch7SrcAddr_SrcAddr  -------------------------------
// SVD Line: 4019

//  <item> SFDITEM_FIELD__DMA_Ch7SrcAddr_SrcAddr
//    <name> SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C128) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7SrcAddr = (DMA_Ch7SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch7SrcAddr  ---------------------------------
// SVD Line: 4010

//  <rtree> SFDITEM_REG__DMA_Ch7SrcAddr
//    <name> Ch7SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C128) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7SrcAddr = (DMA_Ch7SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7SrcAddr_SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch7DstAddr  -----------------------------
// SVD Line: 4027

unsigned int DMA_Ch7DstAddr __AT (0x4000C130);



// ---------------------------  Field Item: DMA_Ch7DstAddr_DstAddr  -------------------------------
// SVD Line: 4036

//  <item> SFDITEM_FIELD__DMA_Ch7DstAddr_DstAddr
//    <name> DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C130) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7DstAddr = (DMA_Ch7DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch7DstAddr  ---------------------------------
// SVD Line: 4027

//  <rtree> SFDITEM_REG__DMA_Ch7DstAddr
//    <name> Ch7DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C130) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7DstAddr = (DMA_Ch7DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7DstAddr_DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch7LLPointer  ----------------------------
// SVD Line: 4044

unsigned int DMA_Ch7LLPointer __AT (0x4000C138);



// -----------------------------  Register Item: DMA_Ch7LLPointer  --------------------------------
// SVD Line: 4044

//  <item> SFDITEM_REG__DMA_Ch7LLPointer
//    <name> Ch7LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C138) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch7LLPointer = (DMA_Ch7LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: DMA  --------------------------------------
// SVD Line: 2575

//  <view> DMA
//    <name> DMA </name>
//    <item> SFDITEM_REG__DMA_IdRev </item>
//    <item> SFDITEM_REG__DMA_IdMisc </item>
//    <item> SFDITEM_REG__DMA_DMACfg </item>
//    <item> SFDITEM_REG__DMA_DMACtrl </item>
//    <item> SFDITEM_REG__DMA_ChAbort </item>
//    <item> SFDITEM_REG__DMA_IntStatus </item>
//    <item> SFDITEM_REG__DMA_ChEN </item>
//    <item> SFDITEM_REG__DMA_Ch0Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch0TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch0SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch0DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch0LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch1Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch1TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch1SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch1DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch1LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch2Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch2TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch2SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch2DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch2LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch3Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch3TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch3SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch3DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch3LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch4Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch4TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch4SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch4DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch4LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch5Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch5TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch5SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch5DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch5LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch6Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch6TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch6SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch6DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch6LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch7Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch7TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch7SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch7DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch7LLPointer </item>
//  </view>
//  


// ----------------------------  Register Item Address: QSPI_IdRev  -------------------------------
// SVD Line: 4067

unsigned int QSPI_IdRev __AT (0x4000D000);



// -----------------------------  Field Item: QSPI_IdRev_RevMinor  --------------------------------
// SVD Line: 4076

//  <item> SFDITEM_FIELD__QSPI_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000D000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_IdRev >> 0) & 0xF), ((QSPI_IdRev = (QSPI_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: QSPI_IdRev_RevMajor  --------------------------------
// SVD Line: 4082

//  <item> SFDITEM_FIELD__QSPI_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 11..4] RW (@ 0x4000D000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_IdRev >> 4) & 0xFF), ((QSPI_IdRev = (QSPI_IdRev & ~(0xFFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: QSPI_IdRev_ID  -----------------------------------
// SVD Line: 4088

//  <item> SFDITEM_FIELD__QSPI_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x4000D000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_IdRev >> 12) & 0xFFFFF), ((QSPI_IdRev = (QSPI_IdRev & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_IdRev  -----------------------------------
// SVD Line: 4067

//  <rtree> SFDITEM_REG__QSPI_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D000) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_IdRev >> 0) & 0xFFFFFFFF), ((QSPI_IdRev = (QSPI_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__QSPI_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__QSPI_IdRev_ID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: QSPI_TransFmt  ------------------------------
// SVD Line: 4096

unsigned int QSPI_TransFmt __AT (0x4000D010);



// -----------------------------  Field Item: QSPI_TransFmt_CPHA  ---------------------------------
// SVD Line: 4105

//  <item> SFDITEM_FIELD__QSPI_TransFmt_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000D010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransFmt ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_TransFmt_CPOL  ---------------------------------
// SVD Line: 4111

//  <item> SFDITEM_FIELD__QSPI_TransFmt_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000D010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransFmt ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_TransFmt_SlvMode  -------------------------------
// SVD Line: 4117

//  <item> SFDITEM_FIELD__QSPI_TransFmt_SlvMode
//    <name> SlvMode </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000D010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransFmt ) </loc>
//      <o.2..2> SlvMode
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QSPI_TransFmt_LSB  ---------------------------------
// SVD Line: 4123

//  <item> SFDITEM_FIELD__QSPI_TransFmt_LSB
//    <name> LSB </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000D010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransFmt ) </loc>
//      <o.3..3> LSB
//    </check>
//  </item>
//  


// ---------------------------  Field Item: QSPI_TransFmt_MOSIBiDir  ------------------------------
// SVD Line: 4129

//  <item> SFDITEM_FIELD__QSPI_TransFmt_MOSIBiDir
//    <name> MOSIBiDir </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000D010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransFmt ) </loc>
//      <o.4..4> MOSIBiDir
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: QSPI_TransFmt  ---------------------------------
// SVD Line: 4096

//  <rtree> SFDITEM_REG__QSPI_TransFmt
//    <name> TransFmt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D010) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_TransFmt >> 0) & 0xFFFFFFFF), ((QSPI_TransFmt = (QSPI_TransFmt & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_TransFmt_CPHA </item>
//    <item> SFDITEM_FIELD__QSPI_TransFmt_CPOL </item>
//    <item> SFDITEM_FIELD__QSPI_TransFmt_SlvMode </item>
//    <item> SFDITEM_FIELD__QSPI_TransFmt_LSB </item>
//    <item> SFDITEM_FIELD__QSPI_TransFmt_MOSIBiDir </item>
//  </rtree>
//  


// --------------------------  Register Item Address: QSPI_DirectIO  ------------------------------
// SVD Line: 4137

unsigned int QSPI_DirectIO __AT (0x4000D014);



// -----------------------------  Field Item: QSPI_DirectIO_CS_I  ---------------------------------
// SVD Line: 4146

//  <item> SFDITEM_FIELD__QSPI_DirectIO_CS_I
//    <name> CS_I </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000D014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.0..0> CS_I
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_DirectIO_SCLK_I  --------------------------------
// SVD Line: 4152

//  <item> SFDITEM_FIELD__QSPI_DirectIO_SCLK_I
//    <name> SCLK_I </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000D014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.1..1> SCLK_I
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_DirectIO_MOSI_I  --------------------------------
// SVD Line: 4158

//  <item> SFDITEM_FIELD__QSPI_DirectIO_MOSI_I
//    <name> MOSI_I </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000D014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.2..2> MOSI_I
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_DirectIO_MISO_I  --------------------------------
// SVD Line: 4164

//  <item> SFDITEM_FIELD__QSPI_DirectIO_MISO_I
//    <name> MISO_I </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000D014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.3..3> MISO_I
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_DirectIO_WP_I  ---------------------------------
// SVD Line: 4170

//  <item> SFDITEM_FIELD__QSPI_DirectIO_WP_I
//    <name> WP_I </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000D014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.4..4> WP_I
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_DirectIO_HOLD_I  --------------------------------
// SVD Line: 4176

//  <item> SFDITEM_FIELD__QSPI_DirectIO_HOLD_I
//    <name> HOLD_I </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000D014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.5..5> HOLD_I
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: QSPI_DirectIO  ---------------------------------
// SVD Line: 4137

//  <rtree> SFDITEM_REG__QSPI_DirectIO
//    <name> DirectIO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D014) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_DirectIO >> 0) & 0xFFFFFFFF), ((QSPI_DirectIO = (QSPI_DirectIO & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_CS_I </item>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_SCLK_I </item>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_MOSI_I </item>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_MISO_I </item>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_WP_I </item>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_HOLD_I </item>
//  </rtree>
//  


// --------------------------  Register Item Address: QSPI_TransCtrl  -----------------------------
// SVD Line: 4184

unsigned int QSPI_TransCtrl __AT (0x4000D020);



// --------------------------  Field Item: QSPI_TransCtrl_RdTranCnt  ------------------------------
// SVD Line: 4193

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_RdTranCnt
//    <name> RdTranCnt </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x4000D020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((QSPI_TransCtrl >> 0) & 0x1FF), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: QSPI_TransCtrl_DummyCnt  ------------------------------
// SVD Line: 4199

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_DummyCnt
//    <name> DummyCnt </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x4000D020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_TransCtrl >> 9) & 0x3), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: QSPI_TransCtrl_TokenValue  -----------------------------
// SVD Line: 4205

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_TokenValue
//    <name> TokenValue </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000D020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.11..11> TokenValue
//    </check>
//  </item>
//  


// --------------------------  Field Item: QSPI_TransCtrl_WrTranCnt  ------------------------------
// SVD Line: 4211

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_WrTranCnt
//    <name> WrTranCnt </name>
//    <rw> 
//    <i> [Bits 20..12] RW (@ 0x4000D020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((QSPI_TransCtrl >> 12) & 0x1FF), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0x1FFUL << 12 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: QSPI_TransCtrl_TokenEn  -------------------------------
// SVD Line: 4217

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_TokenEn
//    <name> TokenEn </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4000D020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.21..21> TokenEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: QSPI_TransCtrl_DualQuad  ------------------------------
// SVD Line: 4223

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_DualQuad
//    <name> DualQuad </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4000D020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_TransCtrl >> 22) & 0x3), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: QSPI_TransCtrl_TransMode  ------------------------------
// SVD Line: 4229

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_TransMode
//    <name> TransMode </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000D020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_TransCtrl >> 24) & 0xF), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: QSPI_TransCtrl_AddrFmt  -------------------------------
// SVD Line: 4235

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_AddrFmt
//    <name> AddrFmt </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000D020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.28..28> AddrFmt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_TransCtrl_AddrEn  -------------------------------
// SVD Line: 4241

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_AddrEn
//    <name> AddrEn </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000D020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.29..29> AddrEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_TransCtrl_CmdEn  --------------------------------
// SVD Line: 4247

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_CmdEn
//    <name> CmdEn </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4000D020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.30..30> CmdEn
//    </check>
//  </item>
//  


// -------------------------  Field Item: QSPI_TransCtrl_SlvDataOnly  -----------------------------
// SVD Line: 4253

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_SlvDataOnly
//    <name> SlvDataOnly </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4000D020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.31..31> SlvDataOnly
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: QSPI_TransCtrl  ---------------------------------
// SVD Line: 4184

//  <rtree> SFDITEM_REG__QSPI_TransCtrl
//    <name> TransCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D020) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_TransCtrl >> 0) & 0xFFFFFFFF), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_RdTranCnt </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_DummyCnt </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_TokenValue </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_WrTranCnt </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_TokenEn </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_DualQuad </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_TransMode </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_AddrFmt </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_AddrEn </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_CmdEn </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_SlvDataOnly </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: QSPI_Cmd  --------------------------------
// SVD Line: 4261

unsigned int QSPI_Cmd __AT (0x4000D024);



// --------------------------------  Field Item: QSPI_Cmd_CMD  ------------------------------------
// SVD Line: 4270

//  <item> SFDITEM_FIELD__QSPI_Cmd_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000D024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Cmd >> 0) & 0xFF), ((QSPI_Cmd = (QSPI_Cmd & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Cmd  ------------------------------------
// SVD Line: 4261

//  <rtree> SFDITEM_REG__QSPI_Cmd
//    <name> Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D024) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Cmd >> 0) & 0xFFFFFFFF), ((QSPI_Cmd = (QSPI_Cmd & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Cmd_CMD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_Addr  --------------------------------
// SVD Line: 4278

unsigned int QSPI_Addr __AT (0x4000D028);



// -------------------------------  Field Item: QSPI_Addr_ADDR  -----------------------------------
// SVD Line: 4287

//  <item> SFDITEM_FIELD__QSPI_Addr_ADDR
//    <name> ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_Addr >> 0) & 0xFFFFFFFF), ((QSPI_Addr = (QSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Addr  -----------------------------------
// SVD Line: 4278

//  <rtree> SFDITEM_REG__QSPI_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D028) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Addr >> 0) & 0xFFFFFFFF), ((QSPI_Addr = (QSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Addr_ADDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_Data  --------------------------------
// SVD Line: 4295

unsigned int QSPI_Data __AT (0x4000D02C);



// -------------------------------  Field Item: QSPI_Data_DATA  -----------------------------------
// SVD Line: 4304

//  <item> SFDITEM_FIELD__QSPI_Data_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D02C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_Data >> 0) & 0xFFFFFFFF), ((QSPI_Data = (QSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Data  -----------------------------------
// SVD Line: 4295

//  <rtree> SFDITEM_REG__QSPI_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D02C) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Data >> 0) & 0xFFFFFFFF), ((QSPI_Data = (QSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Data_DATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_Ctrl  --------------------------------
// SVD Line: 4312

unsigned int QSPI_Ctrl __AT (0x4000D030);



// ------------------------------  Field Item: QSPI_Ctrl_SPIRST  ----------------------------------
// SVD Line: 4321

//  <item> SFDITEM_FIELD__QSPI_Ctrl_SPIRST
//    <name> SPIRST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000D030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Ctrl ) </loc>
//      <o.0..0> SPIRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_Ctrl_RXFIFORST  --------------------------------
// SVD Line: 4327

//  <item> SFDITEM_FIELD__QSPI_Ctrl_RXFIFORST
//    <name> RXFIFORST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000D030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Ctrl ) </loc>
//      <o.1..1> RXFIFORST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_Ctrl_TXFIFORST  --------------------------------
// SVD Line: 4333

//  <item> SFDITEM_FIELD__QSPI_Ctrl_TXFIFORST
//    <name> TXFIFORST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000D030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Ctrl ) </loc>
//      <o.2..2> TXFIFORST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QSPI_Ctrl_RXDMAEN  ---------------------------------
// SVD Line: 4339

//  <item> SFDITEM_FIELD__QSPI_Ctrl_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000D030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Ctrl ) </loc>
//      <o.3..3> RXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QSPI_Ctrl_TXDMAEN  ---------------------------------
// SVD Line: 4345

//  <item> SFDITEM_FIELD__QSPI_Ctrl_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000D030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Ctrl ) </loc>
//      <o.4..4> TXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Ctrl  -----------------------------------
// SVD Line: 4312

//  <rtree> SFDITEM_REG__QSPI_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D030) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Ctrl >> 0) & 0xFFFFFFFF), ((QSPI_Ctrl = (QSPI_Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Ctrl_SPIRST </item>
//    <item> SFDITEM_FIELD__QSPI_Ctrl_RXFIFORST </item>
//    <item> SFDITEM_FIELD__QSPI_Ctrl_TXFIFORST </item>
//    <item> SFDITEM_FIELD__QSPI_Ctrl_RXDMAEN </item>
//    <item> SFDITEM_FIELD__QSPI_Ctrl_TXDMAEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_Status  -------------------------------
// SVD Line: 4353

unsigned int QSPI_Status __AT (0x4000D034);



// ----------------------------  Field Item: QSPI_Status_SPIActive  -------------------------------
// SVD Line: 4362

//  <item> SFDITEM_FIELD__QSPI_Status_SPIActive
//    <name> SPIActive </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000D034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Status ) </loc>
//      <o.0..0> SPIActive
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_Status  ----------------------------------
// SVD Line: 4353

//  <rtree> SFDITEM_REG__QSPI_Status
//    <name> Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D034) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Status >> 0) & 0xFFFFFFFF), ((QSPI_Status = (QSPI_Status & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Status_SPIActive </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_IntrEn  -------------------------------
// SVD Line: 4370

unsigned int QSPI_IntrEn __AT (0x4000D038);



// --------------------------  Field Item: QSPI_IntrEn_RXFIFOORIntEn  -----------------------------
// SVD Line: 4379

//  <item> SFDITEM_FIELD__QSPI_IntrEn_RXFIFOORIntEn
//    <name> RXFIFOORIntEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000D038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.0..0> RXFIFOORIntEn
//    </check>
//  </item>
//  


// --------------------------  Field Item: QSPI_IntrEn_TXFIFOURIntEn  -----------------------------
// SVD Line: 4385

//  <item> SFDITEM_FIELD__QSPI_IntrEn_TXFIFOURIntEn
//    <name> TXFIFOURIntEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000D038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.1..1> TXFIFOURIntEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: QSPI_IntrEn_RXFIFOIntEn  ------------------------------
// SVD Line: 4391

//  <item> SFDITEM_FIELD__QSPI_IntrEn_RXFIFOIntEn
//    <name> RXFIFOIntEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000D038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.2..2> RXFIFOIntEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: QSPI_IntrEn_TXFIFOIntEn  ------------------------------
// SVD Line: 4397

//  <item> SFDITEM_FIELD__QSPI_IntrEn_TXFIFOIntEn
//    <name> TXFIFOIntEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000D038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.3..3> TXFIFOIntEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_IntrEn_EndIntEn  --------------------------------
// SVD Line: 4403

//  <item> SFDITEM_FIELD__QSPI_IntrEn_EndIntEn
//    <name> EndIntEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000D038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.4..4> EndIntEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_IntrEn_SlvCmdEn  --------------------------------
// SVD Line: 4409

//  <item> SFDITEM_FIELD__QSPI_IntrEn_SlvCmdEn
//    <name> SlvCmdEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000D038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.5..5> SlvCmdEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_IntrEn  ----------------------------------
// SVD Line: 4370

//  <rtree> SFDITEM_REG__QSPI_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D038) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_IntrEn >> 0) & 0xFFFFFFFF), ((QSPI_IntrEn = (QSPI_IntrEn & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_RXFIFOORIntEn </item>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_TXFIFOURIntEn </item>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_RXFIFOIntEn </item>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_TXFIFOIntEn </item>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_EndIntEn </item>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_SlvCmdEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_IntrSt  -------------------------------
// SVD Line: 4417

unsigned int QSPI_IntrSt __AT (0x4000D03C);



// ---------------------------  Field Item: QSPI_IntrSt_RXFIFOORInt  ------------------------------
// SVD Line: 4426

//  <item> SFDITEM_FIELD__QSPI_IntrSt_RXFIFOORInt
//    <name> RXFIFOORInt </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000D03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.0..0> RXFIFOORInt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: QSPI_IntrSt_TXFIFOURInt  ------------------------------
// SVD Line: 4432

//  <item> SFDITEM_FIELD__QSPI_IntrSt_TXFIFOURInt
//    <name> TXFIFOURInt </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000D03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.1..1> TXFIFOURInt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_IntrSt_RXFIFOInt  -------------------------------
// SVD Line: 4438

//  <item> SFDITEM_FIELD__QSPI_IntrSt_RXFIFOInt
//    <name> RXFIFOInt </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000D03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.2..2> RXFIFOInt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_IntrSt_TXFIFOInt  -------------------------------
// SVD Line: 4444

//  <item> SFDITEM_FIELD__QSPI_IntrSt_TXFIFOInt
//    <name> TXFIFOInt </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000D03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.3..3> TXFIFOInt
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_IntrSt_EndInt  ---------------------------------
// SVD Line: 4450

//  <item> SFDITEM_FIELD__QSPI_IntrSt_EndInt
//    <name> EndInt </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000D03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.4..4> EndInt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_IntrSt_SlvCmdInt  -------------------------------
// SVD Line: 4456

//  <item> SFDITEM_FIELD__QSPI_IntrSt_SlvCmdInt
//    <name> SlvCmdInt </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000D03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.5..5> SlvCmdInt
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_IntrSt  ----------------------------------
// SVD Line: 4417

//  <rtree> SFDITEM_REG__QSPI_IntrSt
//    <name> IntrSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D03C) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_IntrSt >> 0) & 0xFFFFFFFF), ((QSPI_IntrSt = (QSPI_IntrSt & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_RXFIFOORInt </item>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_TXFIFOURInt </item>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_RXFIFOInt </item>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_TXFIFOInt </item>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_EndInt </item>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_SlvCmdInt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_Timing  -------------------------------
// SVD Line: 4464

unsigned int QSPI_Timing __AT (0x4000D040);



// ----------------------------  Field Item: QSPI_Timing_SCLK_DIV  --------------------------------
// SVD Line: 4473

//  <item> SFDITEM_FIELD__QSPI_Timing_SCLK_DIV
//    <name> SCLK_DIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000D040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Timing >> 0) & 0xFF), ((QSPI_Timing = (QSPI_Timing & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: QSPI_Timing_CSHT  ----------------------------------
// SVD Line: 4479

//  <item> SFDITEM_FIELD__QSPI_Timing_CSHT
//    <name> CSHT </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000D040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Timing >> 8) & 0xF), ((QSPI_Timing = (QSPI_Timing & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: QSPI_Timing_CS2SCLK  --------------------------------
// SVD Line: 4485

//  <item> SFDITEM_FIELD__QSPI_Timing_CS2SCLK
//    <name> CS2SCLK </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000D040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Timing >> 12) & 0x3), ((QSPI_Timing = (QSPI_Timing & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_Timing  ----------------------------------
// SVD Line: 4464

//  <rtree> SFDITEM_REG__QSPI_Timing
//    <name> Timing </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D040) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Timing >> 0) & 0xFFFFFFFF), ((QSPI_Timing = (QSPI_Timing & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Timing_SCLK_DIV </item>
//    <item> SFDITEM_FIELD__QSPI_Timing_CSHT </item>
//    <item> SFDITEM_FIELD__QSPI_Timing_CS2SCLK </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_MemCtrl  ------------------------------
// SVD Line: 4493

unsigned int QSPI_MemCtrl __AT (0x4000D050);



// ----------------------------  Field Item: QSPI_MemCtrl_MemRdCmd  -------------------------------
// SVD Line: 4502

//  <item> SFDITEM_FIELD__QSPI_MemCtrl_MemRdCmd
//    <name> MemRdCmd </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000D050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_MemCtrl >> 0) & 0xF), ((QSPI_MemCtrl = (QSPI_MemCtrl & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: QSPI_MemCtrl  ----------------------------------
// SVD Line: 4493

//  <rtree> SFDITEM_REG__QSPI_MemCtrl
//    <name> MemCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D050) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_MemCtrl >> 0) & 0xFFFFFFFF), ((QSPI_MemCtrl = (QSPI_MemCtrl & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_MemCtrl_MemRdCmd </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_SlvSt  -------------------------------
// SVD Line: 4510

unsigned int QSPI_SlvSt __AT (0x4000D060);



// ----------------------------  Field Item: QSPI_SlvSt_USR_Status  -------------------------------
// SVD Line: 4519

//  <item> SFDITEM_FIELD__QSPI_SlvSt_USR_Status
//    <name> USR_Status </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000D060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((QSPI_SlvSt >> 0) & 0xFFFF), ((QSPI_SlvSt = (QSPI_SlvSt & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: QSPI_SlvSt_Ready  ----------------------------------
// SVD Line: 4525

//  <item> SFDITEM_FIELD__QSPI_SlvSt_Ready
//    <name> Ready </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000D060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_SlvSt ) </loc>
//      <o.16..16> Ready
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_SlvSt_OverRun  ---------------------------------
// SVD Line: 4531

//  <item> SFDITEM_FIELD__QSPI_SlvSt_OverRun
//    <name> OverRun </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000D060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_SlvSt ) </loc>
//      <o.17..17> OverRun
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_SlvSt_UnderRun  --------------------------------
// SVD Line: 4537

//  <item> SFDITEM_FIELD__QSPI_SlvSt_UnderRun
//    <name> UnderRun </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4000D060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_SlvSt ) </loc>
//      <o.18..18> UnderRun
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_SlvSt  -----------------------------------
// SVD Line: 4510

//  <rtree> SFDITEM_REG__QSPI_SlvSt
//    <name> SlvSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D060) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_SlvSt >> 0) & 0xFFFFFFFF), ((QSPI_SlvSt = (QSPI_SlvSt & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_SlvSt_USR_Status </item>
//    <item> SFDITEM_FIELD__QSPI_SlvSt_Ready </item>
//    <item> SFDITEM_FIELD__QSPI_SlvSt_OverRun </item>
//    <item> SFDITEM_FIELD__QSPI_SlvSt_UnderRun </item>
//  </rtree>
//  


// -------------------------  Register Item Address: QSPI_SlvDataCnt  -----------------------------
// SVD Line: 4545

unsigned int QSPI_SlvDataCnt __AT (0x4000D064);



// ----------------------------  Field Item: QSPI_SlvDataCnt_RCnt  --------------------------------
// SVD Line: 4554

//  <item> SFDITEM_FIELD__QSPI_SlvDataCnt_RCnt
//    <name> RCnt </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000D064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((QSPI_SlvDataCnt >> 0) & 0x3FF), ((QSPI_SlvDataCnt = (QSPI_SlvDataCnt & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: QSPI_SlvDataCnt  --------------------------------
// SVD Line: 4545

//  <rtree> SFDITEM_REG__QSPI_SlvDataCnt
//    <name> SlvDataCnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D064) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_SlvDataCnt >> 0) & 0xFFFFFFFF), ((QSPI_SlvDataCnt = (QSPI_SlvDataCnt & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_SlvDataCnt_RCnt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_Config  -------------------------------
// SVD Line: 4562

unsigned int QSPI_Config __AT (0x4000D07C);



// ---------------------------  Field Item: QSPI_Config_RxFIFOSize  -------------------------------
// SVD Line: 4571

//  <item> SFDITEM_FIELD__QSPI_Config_RxFIFOSize
//    <name> RxFIFOSize </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000D07C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Config >> 0) & 0xF), ((QSPI_Config = (QSPI_Config & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: QSPI_Config_TxFIFOSize  -------------------------------
// SVD Line: 4577

//  <item> SFDITEM_FIELD__QSPI_Config_TxFIFOSize
//    <name> TxFIFOSize </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000D07C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Config >> 4) & 0xF), ((QSPI_Config = (QSPI_Config & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: QSPI_Config_DualSPI  --------------------------------
// SVD Line: 4583

//  <item> SFDITEM_FIELD__QSPI_Config_DualSPI
//    <name> DualSPI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000D07C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Config ) </loc>
//      <o.8..8> DualSPI
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_Config_QuadSPI  --------------------------------
// SVD Line: 4589

//  <item> SFDITEM_FIELD__QSPI_Config_QuadSPI
//    <name> QuadSPI </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000D07C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Config ) </loc>
//      <o.9..9> QuadSPI
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_Config  ----------------------------------
// SVD Line: 4562

//  <rtree> SFDITEM_REG__QSPI_Config
//    <name> Config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000D07C) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Config >> 0) & 0xFFFFFFFF), ((QSPI_Config = (QSPI_Config & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Config_RxFIFOSize </item>
//    <item> SFDITEM_FIELD__QSPI_Config_TxFIFOSize </item>
//    <item> SFDITEM_FIELD__QSPI_Config_DualSPI </item>
//    <item> SFDITEM_FIELD__QSPI_Config_QuadSPI </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: QSPI  -------------------------------------
// SVD Line: 4056

//  <view> QSPI
//    <name> QSPI </name>
//    <item> SFDITEM_REG__QSPI_IdRev </item>
//    <item> SFDITEM_REG__QSPI_TransFmt </item>
//    <item> SFDITEM_REG__QSPI_DirectIO </item>
//    <item> SFDITEM_REG__QSPI_TransCtrl </item>
//    <item> SFDITEM_REG__QSPI_Cmd </item>
//    <item> SFDITEM_REG__QSPI_Addr </item>
//    <item> SFDITEM_REG__QSPI_Data </item>
//    <item> SFDITEM_REG__QSPI_Ctrl </item>
//    <item> SFDITEM_REG__QSPI_Status </item>
//    <item> SFDITEM_REG__QSPI_IntrEn </item>
//    <item> SFDITEM_REG__QSPI_IntrSt </item>
//    <item> SFDITEM_REG__QSPI_Timing </item>
//    <item> SFDITEM_REG__QSPI_MemCtrl </item>
//    <item> SFDITEM_REG__QSPI_SlvSt </item>
//    <item> SFDITEM_REG__QSPI_SlvDataCnt </item>
//    <item> SFDITEM_REG__QSPI_Config </item>
//  </view>
//  


// ---------------------------  Register Item Address: APBSPI_IdRev  ------------------------------
// SVD Line: 4610

unsigned int APBSPI_IdRev __AT (0x4000E000);



// ----------------------------  Field Item: APBSPI_IdRev_RevMinor  -------------------------------
// SVD Line: 4619

//  <item> SFDITEM_FIELD__APBSPI_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000E000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_IdRev >> 0) & 0xF), ((APBSPI_IdRev = (APBSPI_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_IdRev_RevMajor  -------------------------------
// SVD Line: 4625

//  <item> SFDITEM_FIELD__APBSPI_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 11..4] RW (@ 0x4000E000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_IdRev >> 4) & 0xFF), ((APBSPI_IdRev = (APBSPI_IdRev & ~(0xFFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: APBSPI_IdRev_ID  ----------------------------------
// SVD Line: 4631

//  <item> SFDITEM_FIELD__APBSPI_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x4000E000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_IdRev >> 12) & 0xFFFFF), ((APBSPI_IdRev = (APBSPI_IdRev & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_IdRev  ----------------------------------
// SVD Line: 4610

//  <rtree> SFDITEM_REG__APBSPI_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E000) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_IdRev >> 0) & 0xFFFFFFFF), ((APBSPI_IdRev = (APBSPI_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__APBSPI_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__APBSPI_IdRev_ID </item>
//  </rtree>
//  


// -------------------------  Register Item Address: APBSPI_TransFmt  -----------------------------
// SVD Line: 4639

unsigned int APBSPI_TransFmt __AT (0x4000E010);



// ----------------------------  Field Item: APBSPI_TransFmt_CPHA  --------------------------------
// SVD Line: 4648

//  <item> SFDITEM_FIELD__APBSPI_TransFmt_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransFmt ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_TransFmt_CPOL  --------------------------------
// SVD Line: 4654

//  <item> SFDITEM_FIELD__APBSPI_TransFmt_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000E010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransFmt ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_TransFmt_SlvMode  ------------------------------
// SVD Line: 4660

//  <item> SFDITEM_FIELD__APBSPI_TransFmt_SlvMode
//    <name> SlvMode </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000E010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransFmt ) </loc>
//      <o.2..2> SlvMode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: APBSPI_TransFmt_LSB  --------------------------------
// SVD Line: 4666

//  <item> SFDITEM_FIELD__APBSPI_TransFmt_LSB
//    <name> LSB </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000E010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransFmt ) </loc>
//      <o.3..3> LSB
//    </check>
//  </item>
//  


// --------------------------  Field Item: APBSPI_TransFmt_MOSIBiDir  -----------------------------
// SVD Line: 4672

//  <item> SFDITEM_FIELD__APBSPI_TransFmt_MOSIBiDir
//    <name> MOSIBiDir </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000E010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransFmt ) </loc>
//      <o.4..4> MOSIBiDir
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: APBSPI_TransFmt  --------------------------------
// SVD Line: 4639

//  <rtree> SFDITEM_REG__APBSPI_TransFmt
//    <name> TransFmt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E010) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_TransFmt >> 0) & 0xFFFFFFFF), ((APBSPI_TransFmt = (APBSPI_TransFmt & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_TransFmt_CPHA </item>
//    <item> SFDITEM_FIELD__APBSPI_TransFmt_CPOL </item>
//    <item> SFDITEM_FIELD__APBSPI_TransFmt_SlvMode </item>
//    <item> SFDITEM_FIELD__APBSPI_TransFmt_LSB </item>
//    <item> SFDITEM_FIELD__APBSPI_TransFmt_MOSIBiDir </item>
//  </rtree>
//  


// -------------------------  Register Item Address: APBSPI_DirectIO  -----------------------------
// SVD Line: 4680

unsigned int APBSPI_DirectIO __AT (0x4000E014);



// ----------------------------  Field Item: APBSPI_DirectIO_CS_I  --------------------------------
// SVD Line: 4689

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_CS_I
//    <name> CS_I </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.0..0> CS_I
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_DirectIO_SCLK_I  -------------------------------
// SVD Line: 4695

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_SCLK_I
//    <name> SCLK_I </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.1..1> SCLK_I
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_DirectIO_MOSI_I  -------------------------------
// SVD Line: 4701

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_MOSI_I
//    <name> MOSI_I </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.2..2> MOSI_I
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_DirectIO_MISO_I  -------------------------------
// SVD Line: 4707

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_MISO_I
//    <name> MISO_I </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.3..3> MISO_I
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_DirectIO_WP_I  --------------------------------
// SVD Line: 4713

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_WP_I
//    <name> WP_I </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.4..4> WP_I
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_DirectIO_HOLD_I  -------------------------------
// SVD Line: 4719

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_HOLD_I
//    <name> HOLD_I </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.5..5> HOLD_I
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: APBSPI_DirectIO  --------------------------------
// SVD Line: 4680

//  <rtree> SFDITEM_REG__APBSPI_DirectIO
//    <name> DirectIO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E014) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_DirectIO >> 0) & 0xFFFFFFFF), ((APBSPI_DirectIO = (APBSPI_DirectIO & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_CS_I </item>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_SCLK_I </item>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_MOSI_I </item>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_MISO_I </item>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_WP_I </item>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_HOLD_I </item>
//  </rtree>
//  


// -------------------------  Register Item Address: APBSPI_TransCtrl  ----------------------------
// SVD Line: 4727

unsigned int APBSPI_TransCtrl __AT (0x4000E020);



// -------------------------  Field Item: APBSPI_TransCtrl_RdTranCnt  -----------------------------
// SVD Line: 4736

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_RdTranCnt
//    <name> RdTranCnt </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x4000E020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((APBSPI_TransCtrl >> 0) & 0x1FF), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: APBSPI_TransCtrl_DummyCnt  -----------------------------
// SVD Line: 4742

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_DummyCnt
//    <name> DummyCnt </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x4000E020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_TransCtrl >> 9) & 0x3), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: APBSPI_TransCtrl_TokenValue  ----------------------------
// SVD Line: 4748

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_TokenValue
//    <name> TokenValue </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.11..11> TokenValue
//    </check>
//  </item>
//  


// -------------------------  Field Item: APBSPI_TransCtrl_WrTranCnt  -----------------------------
// SVD Line: 4754

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_WrTranCnt
//    <name> WrTranCnt </name>
//    <rw> 
//    <i> [Bits 20..12] RW (@ 0x4000E020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((APBSPI_TransCtrl >> 12) & 0x1FF), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0x1FFUL << 12 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: APBSPI_TransCtrl_TokenEn  ------------------------------
// SVD Line: 4760

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_TokenEn
//    <name> TokenEn </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.21..21> TokenEn
//    </check>
//  </item>
//  


// --------------------------  Field Item: APBSPI_TransCtrl_DualQuad  -----------------------------
// SVD Line: 4766

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_DualQuad
//    <name> DualQuad </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4000E020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_TransCtrl >> 22) & 0x3), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: APBSPI_TransCtrl_TransMode  -----------------------------
// SVD Line: 4772

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_TransMode
//    <name> TransMode </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000E020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_TransCtrl >> 24) & 0xF), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: APBSPI_TransCtrl_AddrFmt  ------------------------------
// SVD Line: 4778

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_AddrFmt
//    <name> AddrFmt </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.28..28> AddrFmt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_TransCtrl_AddrEn  ------------------------------
// SVD Line: 4784

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_AddrEn
//    <name> AddrEn </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.29..29> AddrEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_TransCtrl_CmdEn  -------------------------------
// SVD Line: 4790

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_CmdEn
//    <name> CmdEn </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.30..30> CmdEn
//    </check>
//  </item>
//  


// ------------------------  Field Item: APBSPI_TransCtrl_SlvDataOnly  ----------------------------
// SVD Line: 4796

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_SlvDataOnly
//    <name> SlvDataOnly </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.31..31> SlvDataOnly
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: APBSPI_TransCtrl  --------------------------------
// SVD Line: 4727

//  <rtree> SFDITEM_REG__APBSPI_TransCtrl
//    <name> TransCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E020) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_TransCtrl >> 0) & 0xFFFFFFFF), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_RdTranCnt </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_DummyCnt </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_TokenValue </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_WrTranCnt </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_TokenEn </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_DualQuad </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_TransMode </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_AddrFmt </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_AddrEn </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_CmdEn </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_SlvDataOnly </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: APBSPI_Cmd  -------------------------------
// SVD Line: 4804

unsigned int APBSPI_Cmd __AT (0x4000E024);



// -------------------------------  Field Item: APBSPI_Cmd_CMD  -----------------------------------
// SVD Line: 4813

//  <item> SFDITEM_FIELD__APBSPI_Cmd_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000E024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Cmd >> 0) & 0xFF), ((APBSPI_Cmd = (APBSPI_Cmd & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Cmd  -----------------------------------
// SVD Line: 4804

//  <rtree> SFDITEM_REG__APBSPI_Cmd
//    <name> Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E024) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Cmd >> 0) & 0xFFFFFFFF), ((APBSPI_Cmd = (APBSPI_Cmd & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Cmd_CMD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_Addr  -------------------------------
// SVD Line: 4821

unsigned int APBSPI_Addr __AT (0x4000E028);



// ------------------------------  Field Item: APBSPI_Addr_ADDR  ----------------------------------
// SVD Line: 4830

//  <item> SFDITEM_FIELD__APBSPI_Addr_ADDR
//    <name> ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_Addr >> 0) & 0xFFFFFFFF), ((APBSPI_Addr = (APBSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Addr  ----------------------------------
// SVD Line: 4821

//  <rtree> SFDITEM_REG__APBSPI_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E028) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Addr >> 0) & 0xFFFFFFFF), ((APBSPI_Addr = (APBSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Addr_ADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_Data  -------------------------------
// SVD Line: 4838

unsigned int APBSPI_Data __AT (0x4000E02C);



// ------------------------------  Field Item: APBSPI_Data_DATA  ----------------------------------
// SVD Line: 4847

//  <item> SFDITEM_FIELD__APBSPI_Data_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E02C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_Data >> 0) & 0xFFFFFFFF), ((APBSPI_Data = (APBSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Data  ----------------------------------
// SVD Line: 4838

//  <rtree> SFDITEM_REG__APBSPI_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E02C) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Data >> 0) & 0xFFFFFFFF), ((APBSPI_Data = (APBSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Data_DATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_Ctrl  -------------------------------
// SVD Line: 4855

unsigned int APBSPI_Ctrl __AT (0x4000E030);



// -----------------------------  Field Item: APBSPI_Ctrl_SPIRST  ---------------------------------
// SVD Line: 4864

//  <item> SFDITEM_FIELD__APBSPI_Ctrl_SPIRST
//    <name> SPIRST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Ctrl ) </loc>
//      <o.0..0> SPIRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_Ctrl_RXFIFORST  -------------------------------
// SVD Line: 4870

//  <item> SFDITEM_FIELD__APBSPI_Ctrl_RXFIFORST
//    <name> RXFIFORST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000E030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Ctrl ) </loc>
//      <o.1..1> RXFIFORST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_Ctrl_TXFIFORST  -------------------------------
// SVD Line: 4876

//  <item> SFDITEM_FIELD__APBSPI_Ctrl_TXFIFORST
//    <name> TXFIFORST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000E030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Ctrl ) </loc>
//      <o.2..2> TXFIFORST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: APBSPI_Ctrl_RXDMAEN  --------------------------------
// SVD Line: 4882

//  <item> SFDITEM_FIELD__APBSPI_Ctrl_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000E030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Ctrl ) </loc>
//      <o.3..3> RXDMAEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: APBSPI_Ctrl_TXDMAEN  --------------------------------
// SVD Line: 4888

//  <item> SFDITEM_FIELD__APBSPI_Ctrl_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000E030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Ctrl ) </loc>
//      <o.4..4> TXDMAEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Ctrl  ----------------------------------
// SVD Line: 4855

//  <rtree> SFDITEM_REG__APBSPI_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E030) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Ctrl >> 0) & 0xFFFFFFFF), ((APBSPI_Ctrl = (APBSPI_Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Ctrl_SPIRST </item>
//    <item> SFDITEM_FIELD__APBSPI_Ctrl_RXFIFORST </item>
//    <item> SFDITEM_FIELD__APBSPI_Ctrl_TXFIFORST </item>
//    <item> SFDITEM_FIELD__APBSPI_Ctrl_RXDMAEN </item>
//    <item> SFDITEM_FIELD__APBSPI_Ctrl_TXDMAEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_Status  ------------------------------
// SVD Line: 4896

unsigned int APBSPI_Status __AT (0x4000E034);



// ---------------------------  Field Item: APBSPI_Status_SPIActive  ------------------------------
// SVD Line: 4905

//  <item> SFDITEM_FIELD__APBSPI_Status_SPIActive
//    <name> SPIActive </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Status ) </loc>
//      <o.0..0> SPIActive
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_Status  ---------------------------------
// SVD Line: 4896

//  <rtree> SFDITEM_REG__APBSPI_Status
//    <name> Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E034) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Status >> 0) & 0xFFFFFFFF), ((APBSPI_Status = (APBSPI_Status & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Status_SPIActive </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_IntrEn  ------------------------------
// SVD Line: 4913

unsigned int APBSPI_IntrEn __AT (0x4000E038);



// -------------------------  Field Item: APBSPI_IntrEn_RXFIFOORIntEn  ----------------------------
// SVD Line: 4922

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_RXFIFOORIntEn
//    <name> RXFIFOORIntEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.0..0> RXFIFOORIntEn
//    </check>
//  </item>
//  


// -------------------------  Field Item: APBSPI_IntrEn_TXFIFOURIntEn  ----------------------------
// SVD Line: 4928

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_TXFIFOURIntEn
//    <name> TXFIFOURIntEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.1..1> TXFIFOURIntEn
//    </check>
//  </item>
//  


// --------------------------  Field Item: APBSPI_IntrEn_RXFIFOIntEn  -----------------------------
// SVD Line: 4934

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_RXFIFOIntEn
//    <name> RXFIFOIntEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.2..2> RXFIFOIntEn
//    </check>
//  </item>
//  


// --------------------------  Field Item: APBSPI_IntrEn_TXFIFOIntEn  -----------------------------
// SVD Line: 4940

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_TXFIFOIntEn
//    <name> TXFIFOIntEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.3..3> TXFIFOIntEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_IntrEn_EndIntEn  -------------------------------
// SVD Line: 4946

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_EndIntEn
//    <name> EndIntEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.4..4> EndIntEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_IntrEn_SlvCmdEn  -------------------------------
// SVD Line: 4952

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_SlvCmdEn
//    <name> SlvCmdEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.5..5> SlvCmdEn
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_IntrEn  ---------------------------------
// SVD Line: 4913

//  <rtree> SFDITEM_REG__APBSPI_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E038) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_IntrEn >> 0) & 0xFFFFFFFF), ((APBSPI_IntrEn = (APBSPI_IntrEn & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_RXFIFOORIntEn </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_TXFIFOURIntEn </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_RXFIFOIntEn </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_TXFIFOIntEn </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_EndIntEn </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_SlvCmdEn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_IntrSt  ------------------------------
// SVD Line: 4960

unsigned int APBSPI_IntrSt __AT (0x4000E03C);



// --------------------------  Field Item: APBSPI_IntrSt_RXFIFOORInt  -----------------------------
// SVD Line: 4969

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_RXFIFOORInt
//    <name> RXFIFOORInt </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.0..0> RXFIFOORInt
//    </check>
//  </item>
//  


// --------------------------  Field Item: APBSPI_IntrSt_TXFIFOURInt  -----------------------------
// SVD Line: 4975

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_TXFIFOURInt
//    <name> TXFIFOURInt </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.1..1> TXFIFOURInt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_IntrSt_RXFIFOInt  ------------------------------
// SVD Line: 4981

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_RXFIFOInt
//    <name> RXFIFOInt </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.2..2> RXFIFOInt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_IntrSt_TXFIFOInt  ------------------------------
// SVD Line: 4987

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_TXFIFOInt
//    <name> TXFIFOInt </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.3..3> TXFIFOInt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_IntrSt_EndInt  --------------------------------
// SVD Line: 4993

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_EndInt
//    <name> EndInt </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.4..4> EndInt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_IntrSt_SlvCmdInt  ------------------------------
// SVD Line: 4999

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_SlvCmdInt
//    <name> SlvCmdInt </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.5..5> SlvCmdInt
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_IntrSt  ---------------------------------
// SVD Line: 4960

//  <rtree> SFDITEM_REG__APBSPI_IntrSt
//    <name> IntrSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E03C) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_IntrSt >> 0) & 0xFFFFFFFF), ((APBSPI_IntrSt = (APBSPI_IntrSt & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_RXFIFOORInt </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_TXFIFOURInt </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_RXFIFOInt </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_TXFIFOInt </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_EndInt </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_SlvCmdInt </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_Timing  ------------------------------
// SVD Line: 5007

unsigned int APBSPI_Timing __AT (0x4000E040);



// ---------------------------  Field Item: APBSPI_Timing_SCLK_DIV  -------------------------------
// SVD Line: 5016

//  <item> SFDITEM_FIELD__APBSPI_Timing_SCLK_DIV
//    <name> SCLK_DIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000E040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Timing >> 0) & 0xFF), ((APBSPI_Timing = (APBSPI_Timing & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: APBSPI_Timing_CSHT  ---------------------------------
// SVD Line: 5022

//  <item> SFDITEM_FIELD__APBSPI_Timing_CSHT
//    <name> CSHT </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000E040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Timing >> 8) & 0xF), ((APBSPI_Timing = (APBSPI_Timing & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_Timing_CS2SCLK  -------------------------------
// SVD Line: 5028

//  <item> SFDITEM_FIELD__APBSPI_Timing_CS2SCLK
//    <name> CS2SCLK </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000E040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Timing >> 12) & 0x3), ((APBSPI_Timing = (APBSPI_Timing & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_Timing  ---------------------------------
// SVD Line: 5007

//  <rtree> SFDITEM_REG__APBSPI_Timing
//    <name> Timing </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E040) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Timing >> 0) & 0xFFFFFFFF), ((APBSPI_Timing = (APBSPI_Timing & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Timing_SCLK_DIV </item>
//    <item> SFDITEM_FIELD__APBSPI_Timing_CSHT </item>
//    <item> SFDITEM_FIELD__APBSPI_Timing_CS2SCLK </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_MemCtrl  -----------------------------
// SVD Line: 5036

unsigned int APBSPI_MemCtrl __AT (0x4000E050);



// ---------------------------  Field Item: APBSPI_MemCtrl_MemRdCmd  ------------------------------
// SVD Line: 5045

//  <item> SFDITEM_FIELD__APBSPI_MemCtrl_MemRdCmd
//    <name> MemRdCmd </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000E050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_MemCtrl >> 0) & 0xF), ((APBSPI_MemCtrl = (APBSPI_MemCtrl & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: APBSPI_MemCtrl  ---------------------------------
// SVD Line: 5036

//  <rtree> SFDITEM_REG__APBSPI_MemCtrl
//    <name> MemCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E050) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_MemCtrl >> 0) & 0xFFFFFFFF), ((APBSPI_MemCtrl = (APBSPI_MemCtrl & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_MemCtrl_MemRdCmd </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_SlvSt  ------------------------------
// SVD Line: 5053

unsigned int APBSPI_SlvSt __AT (0x4000E060);



// ---------------------------  Field Item: APBSPI_SlvSt_USR_Status  ------------------------------
// SVD Line: 5062

//  <item> SFDITEM_FIELD__APBSPI_SlvSt_USR_Status
//    <name> USR_Status </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000E060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((APBSPI_SlvSt >> 0) & 0xFFFF), ((APBSPI_SlvSt = (APBSPI_SlvSt & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: APBSPI_SlvSt_Ready  ---------------------------------
// SVD Line: 5068

//  <item> SFDITEM_FIELD__APBSPI_SlvSt_Ready
//    <name> Ready </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000E060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_SlvSt ) </loc>
//      <o.16..16> Ready
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_SlvSt_OverRun  --------------------------------
// SVD Line: 5074

//  <item> SFDITEM_FIELD__APBSPI_SlvSt_OverRun
//    <name> OverRun </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000E060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_SlvSt ) </loc>
//      <o.17..17> OverRun
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_SlvSt_UnderRun  -------------------------------
// SVD Line: 5080

//  <item> SFDITEM_FIELD__APBSPI_SlvSt_UnderRun
//    <name> UnderRun </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4000E060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_SlvSt ) </loc>
//      <o.18..18> UnderRun
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_SlvSt  ----------------------------------
// SVD Line: 5053

//  <rtree> SFDITEM_REG__APBSPI_SlvSt
//    <name> SlvSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E060) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_SlvSt >> 0) & 0xFFFFFFFF), ((APBSPI_SlvSt = (APBSPI_SlvSt & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_SlvSt_USR_Status </item>
//    <item> SFDITEM_FIELD__APBSPI_SlvSt_Ready </item>
//    <item> SFDITEM_FIELD__APBSPI_SlvSt_OverRun </item>
//    <item> SFDITEM_FIELD__APBSPI_SlvSt_UnderRun </item>
//  </rtree>
//  


// ------------------------  Register Item Address: APBSPI_SlvDataCnt  ----------------------------
// SVD Line: 5088

unsigned int APBSPI_SlvDataCnt __AT (0x4000E064);



// ---------------------------  Field Item: APBSPI_SlvDataCnt_RCnt  -------------------------------
// SVD Line: 5097

//  <item> SFDITEM_FIELD__APBSPI_SlvDataCnt_RCnt
//    <name> RCnt </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000E064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((APBSPI_SlvDataCnt >> 0) & 0x3FF), ((APBSPI_SlvDataCnt = (APBSPI_SlvDataCnt & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: APBSPI_SlvDataCnt  -------------------------------
// SVD Line: 5088

//  <rtree> SFDITEM_REG__APBSPI_SlvDataCnt
//    <name> SlvDataCnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E064) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_SlvDataCnt >> 0) & 0xFFFFFFFF), ((APBSPI_SlvDataCnt = (APBSPI_SlvDataCnt & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_SlvDataCnt_RCnt </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_Config  ------------------------------
// SVD Line: 5105

unsigned int APBSPI_Config __AT (0x4000E07C);



// --------------------------  Field Item: APBSPI_Config_RxFIFOSize  ------------------------------
// SVD Line: 5114

//  <item> SFDITEM_FIELD__APBSPI_Config_RxFIFOSize
//    <name> RxFIFOSize </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000E07C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Config >> 0) & 0xF), ((APBSPI_Config = (APBSPI_Config & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: APBSPI_Config_TxFIFOSize  ------------------------------
// SVD Line: 5120

//  <item> SFDITEM_FIELD__APBSPI_Config_TxFIFOSize
//    <name> TxFIFOSize </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000E07C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Config >> 4) & 0xF), ((APBSPI_Config = (APBSPI_Config & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_Config_DualSPI  -------------------------------
// SVD Line: 5126

//  <item> SFDITEM_FIELD__APBSPI_Config_DualSPI
//    <name> DualSPI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000E07C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Config ) </loc>
//      <o.8..8> DualSPI
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_Config_QuadSPI  -------------------------------
// SVD Line: 5132

//  <item> SFDITEM_FIELD__APBSPI_Config_QuadSPI
//    <name> QuadSPI </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000E07C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Config ) </loc>
//      <o.9..9> QuadSPI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_Config  ---------------------------------
// SVD Line: 5105

//  <rtree> SFDITEM_REG__APBSPI_Config
//    <name> Config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E07C) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Config >> 0) & 0xFFFFFFFF), ((APBSPI_Config = (APBSPI_Config & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Config_RxFIFOSize </item>
//    <item> SFDITEM_FIELD__APBSPI_Config_TxFIFOSize </item>
//    <item> SFDITEM_FIELD__APBSPI_Config_DualSPI </item>
//    <item> SFDITEM_FIELD__APBSPI_Config_QuadSPI </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: APBSPI  ------------------------------------
// SVD Line: 4599

//  <view> APBSPI
//    <name> APBSPI </name>
//    <item> SFDITEM_REG__APBSPI_IdRev </item>
//    <item> SFDITEM_REG__APBSPI_TransFmt </item>
//    <item> SFDITEM_REG__APBSPI_DirectIO </item>
//    <item> SFDITEM_REG__APBSPI_TransCtrl </item>
//    <item> SFDITEM_REG__APBSPI_Cmd </item>
//    <item> SFDITEM_REG__APBSPI_Addr </item>
//    <item> SFDITEM_REG__APBSPI_Data </item>
//    <item> SFDITEM_REG__APBSPI_Ctrl </item>
//    <item> SFDITEM_REG__APBSPI_Status </item>
//    <item> SFDITEM_REG__APBSPI_IntrEn </item>
//    <item> SFDITEM_REG__APBSPI_IntrSt </item>
//    <item> SFDITEM_REG__APBSPI_Timing </item>
//    <item> SFDITEM_REG__APBSPI_MemCtrl </item>
//    <item> SFDITEM_REG__APBSPI_SlvSt </item>
//    <item> SFDITEM_REG__APBSPI_SlvDataCnt </item>
//    <item> SFDITEM_REG__APBSPI_Config </item>
//  </view>
//  


// -----------------------  Register Item Address: I2S_I2S_MODE_CONFIG  ---------------------------
// SVD Line: 5153

unsigned int I2S_I2S_MODE_CONFIG __AT (0x40010000);



// --------------------------  Field Item: I2S_I2S_MODE_CONFIG_TX_EN  -----------------------------
// SVD Line: 5162

//  <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_TX_EN
//    <name> TX_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_MODE_CONFIG ) </loc>
//      <o.0..0> TX_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: I2S_I2S_MODE_CONFIG_RX_EN  -----------------------------
// SVD Line: 5168

//  <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_RX_EN
//    <name> RX_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_MODE_CONFIG ) </loc>
//      <o.1..1> RX_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: I2S_I2S_MODE_CONFIG_MODE_SEL  ----------------------------
// SVD Line: 5174

//  <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_MODE_SEL
//    <name> MODE_SEL </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40010000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S_I2S_MODE_CONFIG >> 2) & 0x3), ((I2S_I2S_MODE_CONFIG = (I2S_I2S_MODE_CONFIG & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: I2S_I2S_MODE_CONFIG_MONO  ------------------------------
// SVD Line: 5180

//  <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_MONO
//    <name> MONO </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_MODE_CONFIG ) </loc>
//      <o.4..4> MONO
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: I2S_I2S_MODE_CONFIG  ------------------------------
// SVD Line: 5153

//  <rtree> SFDITEM_REG__I2S_I2S_MODE_CONFIG
//    <name> I2S_MODE_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010000) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_MODE_CONFIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_MODE_CONFIG = (I2S_I2S_MODE_CONFIG & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_TX_EN </item>
//    <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_RX_EN </item>
//    <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_MODE_SEL </item>
//    <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_MONO </item>
//  </rtree>
//  


// -------------------------  Register Item Address: I2S_I2S_CLK_DIV  -----------------------------
// SVD Line: 5188

unsigned int I2S_I2S_CLK_DIV __AT (0x40010004);



// ----------------------------  Field Item: I2S_I2S_CLK_DIV_LRDIV  -------------------------------
// SVD Line: 5197

//  <item> SFDITEM_FIELD__I2S_I2S_CLK_DIV_LRDIV
//    <name> LRDIV </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40010004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S_I2S_CLK_DIV >> 0) & 0x7F), ((I2S_I2S_CLK_DIV = (I2S_I2S_CLK_DIV & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: I2S_I2S_CLK_DIV  --------------------------------
// SVD Line: 5188

//  <rtree> SFDITEM_REG__I2S_I2S_CLK_DIV
//    <name> I2S_CLK_DIV </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010004) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_CLK_DIV >> 0) & 0xFFFFFFFF), ((I2S_I2S_CLK_DIV = (I2S_I2S_CLK_DIV & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_CLK_DIV_LRDIV </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S_I2S_CONFIG  -----------------------------
// SVD Line: 5205

unsigned int I2S_I2S_CONFIG __AT (0x40010008);



// -----------------------------  Field Item: I2S_I2S_CONFIG_MSS  ---------------------------------
// SVD Line: 5214

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_MSS
//    <name> MSS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.0..0> MSS
//    </check>
//  </item>
//  


// --------------------------  Field Item: I2S_I2S_CONFIG_LRCLK_POL  ------------------------------
// SVD Line: 5220

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_LRCLK_POL
//    <name> LRCLK_POL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.1..1> LRCLK_POL
//    </check>
//  </item>
//  


// --------------------------  Field Item: I2S_I2S_CONFIG_TXBCLK_POL  -----------------------------
// SVD Line: 5226

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TXBCLK_POL
//    <name> TXBCLK_POL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.2..2> TXBCLK_POL
//    </check>
//  </item>
//  


// --------------------------  Field Item: I2S_I2S_CONFIG_RXBCLK_POL  -----------------------------
// SVD Line: 5232

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RXBCLK_POL
//    <name> RXBCLK_POL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.3..3> RXBCLK_POL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S_I2S_CONFIG_TX_IE  --------------------------------
// SVD Line: 5238

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TX_IE
//    <name> TX_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.4..4> TX_IE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S_I2S_CONFIG_RX_IE  --------------------------------
// SVD Line: 5244

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RX_IE
//    <name> RX_IE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.5..5> RX_IE
//    </check>
//  </item>
//  


// -------------------------  Field Item: I2S_I2S_CONFIG_TX_RST_FIFO  -----------------------------
// SVD Line: 5250

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TX_RST_FIFO
//    <name> TX_RST_FIFO </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.6..6> TX_RST_FIFO
//    </check>
//  </item>
//  


// -------------------------  Field Item: I2S_I2S_CONFIG_RX_RST_FIFO  -----------------------------
// SVD Line: 5256

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RX_RST_FIFO
//    <name> RX_RST_FIFO </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.7..7> RX_RST_FIFO
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2S_I2S_CONFIG_DATA_LEN  ------------------------------
// SVD Line: 5262

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_DATA_LEN
//    <name> DATA_LEN </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40010008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S_I2S_CONFIG >> 8) & 0x1F), ((I2S_I2S_CONFIG = (I2S_I2S_CONFIG & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: I2S_I2S_CONFIG_I2S_TX_DMA_EN  ----------------------------
// SVD Line: 5268

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_I2S_TX_DMA_EN
//    <name> I2S_TX_DMA_EN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.13..13> I2S_TX_DMA_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: I2S_I2S_CONFIG_I2S_RX_DMA_EN  ----------------------------
// SVD Line: 5274

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_I2S_RX_DMA_EN
//    <name> I2S_RX_DMA_EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.14..14> I2S_RX_DMA_EN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: I2S_I2S_CONFIG  ---------------------------------
// SVD Line: 5205

//  <rtree> SFDITEM_REG__I2S_I2S_CONFIG
//    <name> I2S_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010008) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_CONFIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_CONFIG = (I2S_I2S_CONFIG & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_MSS </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_LRCLK_POL </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TXBCLK_POL </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RXBCLK_POL </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TX_IE </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RX_IE </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TX_RST_FIFO </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RX_RST_FIFO </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_DATA_LEN </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_I2S_TX_DMA_EN </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_I2S_RX_DMA_EN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2S_I2S_TX  -------------------------------
// SVD Line: 5282

unsigned int I2S_I2S_TX __AT (0x4001000C);



// ------------------------------  Field Item: I2S_I2S_TX_I2S_TX  ---------------------------------
// SVD Line: 5291

//  <item> SFDITEM_FIELD__I2S_I2S_TX_I2S_TX
//    <name> I2S_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_TX >> 0) & 0xFFFFFFFF), ((I2S_I2S_TX = (I2S_I2S_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2S_I2S_TX  -----------------------------------
// SVD Line: 5282

//  <rtree> SFDITEM_REG__I2S_I2S_TX
//    <name> I2S_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_TX >> 0) & 0xFFFFFFFF), ((I2S_I2S_TX = (I2S_I2S_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_TX_I2S_TX </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2S_I2S_RX  -------------------------------
// SVD Line: 5299

unsigned int I2S_I2S_RX __AT (0x40010010);



// ------------------------------  Field Item: I2S_I2S_RX_I2S_RX  ---------------------------------
// SVD Line: 5308

//  <item> SFDITEM_FIELD__I2S_I2S_RX_I2S_RX
//    <name> I2S_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_RX >> 0) & 0xFFFFFFFF), ((I2S_I2S_RX = (I2S_I2S_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2S_I2S_RX  -----------------------------------
// SVD Line: 5299

//  <rtree> SFDITEM_REG__I2S_I2S_RX
//    <name> I2S_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010010) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_RX >> 0) & 0xFFFFFFFF), ((I2S_I2S_RX = (I2S_I2S_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_RX_I2S_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2S_I2S_TRIG  ------------------------------
// SVD Line: 5316

unsigned int I2S_I2S_TRIG __AT (0x40010014);



// ----------------------------  Field Item: I2S_I2S_TRIG_TX_TRIG  --------------------------------
// SVD Line: 5325

//  <item> SFDITEM_FIELD__I2S_I2S_TRIG_TX_TRIG
//    <name> TX_TRIG </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40010014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S_I2S_TRIG >> 0) & 0xF), ((I2S_I2S_TRIG = (I2S_I2S_TRIG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2S_I2S_TRIG  ----------------------------------
// SVD Line: 5316

//  <rtree> SFDITEM_REG__I2S_I2S_TRIG
//    <name> I2S_TRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010014) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_TRIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_TRIG = (I2S_I2S_TRIG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_TRIG_TX_TRIG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S_I2S_STATUS  -----------------------------
// SVD Line: 5333

unsigned int I2S_I2S_STATUS __AT (0x40010018);



// ----------------------------  Field Item: I2S_I2S_STATUS_TX_INT  -------------------------------
// SVD Line: 5342

//  <item> SFDITEM_FIELD__I2S_I2S_STATUS_TX_INT
//    <name> TX_INT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_STATUS ) </loc>
//      <o.0..0> TX_INT
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S_I2S_STATUS_RX_INT  -------------------------------
// SVD Line: 5348

//  <item> SFDITEM_FIELD__I2S_I2S_STATUS_RX_INT
//    <name> RX_INT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_STATUS ) </loc>
//      <o.1..1> RX_INT
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: I2S_I2S_STATUS  ---------------------------------
// SVD Line: 5333

//  <rtree> SFDITEM_REG__I2S_I2S_STATUS
//    <name> I2S_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010018) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_STATUS >> 0) & 0xFFFFFFFF), ((I2S_I2S_STATUS = (I2S_I2S_STATUS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_STATUS_TX_INT </item>
//    <item> SFDITEM_FIELD__I2S_I2S_STATUS_RX_INT </item>
//  </rtree>
//  


// -----------------------  Register Item Address: I2S_I2S_FIFO_STATUS  ---------------------------
// SVD Line: 5356

unsigned int I2S_I2S_FIFO_STATUS __AT (0x4001001C);



// -----------------------  Field Item: I2S_I2S_FIFO_STATUS_TX_FIFO_CNT  --------------------------
// SVD Line: 5365

//  <item> SFDITEM_FIELD__I2S_I2S_FIFO_STATUS_TX_FIFO_CNT
//    <name> TX_FIFO_CNT </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4001001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S_I2S_FIFO_STATUS >> 0) & 0x1F), ((I2S_I2S_FIFO_STATUS = (I2S_I2S_FIFO_STATUS & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: I2S_I2S_FIFO_STATUS  ------------------------------
// SVD Line: 5356

//  <rtree> SFDITEM_REG__I2S_I2S_FIFO_STATUS
//    <name> I2S_FIFO_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001001C) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_FIFO_STATUS >> 0) & 0xFFFFFFFF), ((I2S_I2S_FIFO_STATUS = (I2S_I2S_FIFO_STATUS & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_FIFO_STATUS_TX_FIFO_CNT </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2S  --------------------------------------
// SVD Line: 5142

//  <view> I2S
//    <name> I2S </name>
//    <item> SFDITEM_REG__I2S_I2S_MODE_CONFIG </item>
//    <item> SFDITEM_REG__I2S_I2S_CLK_DIV </item>
//    <item> SFDITEM_REG__I2S_I2S_CONFIG </item>
//    <item> SFDITEM_REG__I2S_I2S_TX </item>
//    <item> SFDITEM_REG__I2S_I2S_RX </item>
//    <item> SFDITEM_REG__I2S_I2S_TRIG </item>
//    <item> SFDITEM_REG__I2S_I2S_STATUS </item>
//    <item> SFDITEM_REG__I2S_I2S_FIFO_STATUS </item>
//  </view>
//  


// ---------------------------  Register Item Address: UART0_UARTDR  ------------------------------
// SVD Line: 5386

unsigned int UART0_UARTDR __AT (0x40011000);



// ------------------------------  Field Item: UART0_UARTDR_DATA  ---------------------------------
// SVD Line: 5395

//  <item> SFDITEM_FIELD__UART0_UARTDR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTDR >> 0) & 0xFF), ((UART0_UARTDR = (UART0_UARTDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UART0_UARTDR_FE  ----------------------------------
// SVD Line: 5401

//  <item> SFDITEM_FIELD__UART0_UARTDR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDR ) </loc>
//      <o.8..8> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_UARTDR_PE  ----------------------------------
// SVD Line: 5407

//  <item> SFDITEM_FIELD__UART0_UARTDR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDR ) </loc>
//      <o.9..9> PE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_UARTDR_BE  ----------------------------------
// SVD Line: 5413

//  <item> SFDITEM_FIELD__UART0_UARTDR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDR ) </loc>
//      <o.10..10> BE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_UARTDR_OE  ----------------------------------
// SVD Line: 5419

//  <item> SFDITEM_FIELD__UART0_UARTDR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40011000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDR ) </loc>
//      <o.11..11> OE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTDR  ----------------------------------
// SVD Line: 5386

//  <rtree> SFDITEM_REG__UART0_UARTDR
//    <name> UARTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011000) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTDR >> 0) & 0xFFFFFFFF), ((UART0_UARTDR = (UART0_UARTDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTDR_DATA </item>
//    <item> SFDITEM_FIELD__UART0_UARTDR_FE </item>
//    <item> SFDITEM_FIELD__UART0_UARTDR_PE </item>
//    <item> SFDITEM_FIELD__UART0_UARTDR_BE </item>
//    <item> SFDITEM_FIELD__UART0_UARTDR_OE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: UART0_UARTRSR_UARTECR  --------------------------
// SVD Line: 5427

unsigned int UART0_UARTRSR_UARTECR __AT (0x40011004);



// --------------------------  Field Item: UART0_UARTRSR_UARTECR_FE  ------------------------------
// SVD Line: 5436

//  <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRSR_UARTECR ) </loc>
//      <o.0..0> FE
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART0_UARTRSR_UARTECR_PE  ------------------------------
// SVD Line: 5442

//  <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRSR_UARTECR ) </loc>
//      <o.1..1> PE
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART0_UARTRSR_UARTECR_BE  ------------------------------
// SVD Line: 5448

//  <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRSR_UARTECR ) </loc>
//      <o.2..2> BE
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART0_UARTRSR_UARTECR_OE  ------------------------------
// SVD Line: 5454

//  <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRSR_UARTECR ) </loc>
//      <o.3..3> OE
//    </check>
//  </item>
//  


// --------------------------  Register RTree: UART0_UARTRSR_UARTECR  -----------------------------
// SVD Line: 5427

//  <rtree> SFDITEM_REG__UART0_UARTRSR_UARTECR
//    <name> UARTRSR_UARTECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011004) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTRSR_UARTECR >> 0) & 0xFFFFFFFF), ((UART0_UARTRSR_UARTECR = (UART0_UARTRSR_UARTECR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_FE </item>
//    <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_PE </item>
//    <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_BE </item>
//    <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_OE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_UARTFR  ------------------------------
// SVD Line: 5462

unsigned int UART0_UARTFR __AT (0x40011018);



// ------------------------------  Field Item: UART0_UARTFR_CTS  ----------------------------------
// SVD Line: 5471

//  <item> SFDITEM_FIELD__UART0_UARTFR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.0..0> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_DSR  ----------------------------------
// SVD Line: 5477

//  <item> SFDITEM_FIELD__UART0_UARTFR_DSR
//    <name> DSR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.1..1> DSR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_DCD  ----------------------------------
// SVD Line: 5483

//  <item> SFDITEM_FIELD__UART0_UARTFR_DCD
//    <name> DCD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.2..2> DCD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_BUSY  ---------------------------------
// SVD Line: 5489

//  <item> SFDITEM_FIELD__UART0_UARTFR_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.3..3> BUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_RXFE  ---------------------------------
// SVD Line: 5495

//  <item> SFDITEM_FIELD__UART0_UARTFR_RXFE
//    <name> RXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.4..4> RXFE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_TXFF  ---------------------------------
// SVD Line: 5501

//  <item> SFDITEM_FIELD__UART0_UARTFR_TXFF
//    <name> TXFF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.5..5> TXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_RXFF  ---------------------------------
// SVD Line: 5507

//  <item> SFDITEM_FIELD__UART0_UARTFR_RXFF
//    <name> RXFF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.6..6> RXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_TXFE  ---------------------------------
// SVD Line: 5513

//  <item> SFDITEM_FIELD__UART0_UARTFR_TXFE
//    <name> TXFE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_UARTFR_RI  ----------------------------------
// SVD Line: 5519

//  <item> SFDITEM_FIELD__UART0_UARTFR_RI
//    <name> RI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.8..8> RI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTFR  ----------------------------------
// SVD Line: 5462

//  <rtree> SFDITEM_REG__UART0_UARTFR
//    <name> UARTFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011018) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTFR >> 0) & 0xFFFFFFFF), ((UART0_UARTFR = (UART0_UARTFR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTFR_CTS </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_DSR </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_DCD </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_BUSY </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_RXFE </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_TXFF </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_RXFF </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_TXFE </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_RI </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTILPR  -----------------------------
// SVD Line: 5527

unsigned int UART0_UARTILPR __AT (0x40011020);



// ---------------------------  Field Item: UART0_UARTILPR_ILPDVSR  -------------------------------
// SVD Line: 5536

//  <item> SFDITEM_FIELD__UART0_UARTILPR_ILPDVSR
//    <name> ILPDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTILPR >> 0) & 0xFF), ((UART0_UARTILPR = (UART0_UARTILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTILPR  ---------------------------------
// SVD Line: 5527

//  <rtree> SFDITEM_REG__UART0_UARTILPR
//    <name> UARTILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011020) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTILPR >> 0) & 0xFFFFFFFF), ((UART0_UARTILPR = (UART0_UARTILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTILPR_ILPDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTIBRD  -----------------------------
// SVD Line: 5544

unsigned int UART0_UARTIBRD __AT (0x40011024);



// -------------------------  Field Item: UART0_UARTIBRD_BAUD_DIVINT  -----------------------------
// SVD Line: 5553

//  <item> SFDITEM_FIELD__UART0_UARTIBRD_BAUD_DIVINT
//    <name> BAUD_DIVINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40011024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART0_UARTIBRD >> 0) & 0xFFFF), ((UART0_UARTIBRD = (UART0_UARTIBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTIBRD  ---------------------------------
// SVD Line: 5544

//  <rtree> SFDITEM_REG__UART0_UARTIBRD
//    <name> UARTIBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011024) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTIBRD >> 0) & 0xFFFFFFFF), ((UART0_UARTIBRD = (UART0_UARTIBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTIBRD_BAUD_DIVINT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTFBRD  -----------------------------
// SVD Line: 5561

unsigned int UART0_UARTFBRD __AT (0x40011028);



// -------------------------  Field Item: UART0_UARTFBRD_BAUD_DIVFRAC  ----------------------------
// SVD Line: 5570

//  <item> SFDITEM_FIELD__UART0_UARTFBRD_BAUD_DIVFRAC
//    <name> BAUD_DIVFRAC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40011028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTFBRD >> 0) & 0x3F), ((UART0_UARTFBRD = (UART0_UARTFBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTFBRD  ---------------------------------
// SVD Line: 5561

//  <rtree> SFDITEM_REG__UART0_UARTFBRD
//    <name> UARTFBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011028) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTFBRD >> 0) & 0xFFFFFFFF), ((UART0_UARTFBRD = (UART0_UARTFBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTFBRD_BAUD_DIVFRAC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART0_UARTLCR_H  -----------------------------
// SVD Line: 5578

unsigned int UART0_UARTLCR_H __AT (0x4001102C);



// -----------------------------  Field Item: UART0_UARTLCR_H_BRK  --------------------------------
// SVD Line: 5587

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_BRK
//    <name> BRK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.0..0> BRK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTLCR_H_PEN  --------------------------------
// SVD Line: 5593

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.1..1> PEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTLCR_H_EPS  --------------------------------
// SVD Line: 5599

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_EPS
//    <name> EPS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.2..2> EPS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTLCR_H_STP2  --------------------------------
// SVD Line: 5605

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_STP2
//    <name> STP2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.3..3> STP2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTLCR_H_FEN  --------------------------------
// SVD Line: 5611

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_FEN
//    <name> FEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.4..4> FEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTLCR_H_WLEN  --------------------------------
// SVD Line: 5617

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_WLEN
//    <name> WLEN </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4001102C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTLCR_H >> 5) & 0x3), ((UART0_UARTLCR_H = (UART0_UARTLCR_H & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTLCR_H_SPS  --------------------------------
// SVD Line: 5623

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_SPS
//    <name> SPS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.7..7> SPS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTLCR_H  --------------------------------
// SVD Line: 5578

//  <rtree> SFDITEM_REG__UART0_UARTLCR_H
//    <name> UARTLCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001102C) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTLCR_H >> 0) & 0xFFFFFFFF), ((UART0_UARTLCR_H = (UART0_UARTLCR_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_BRK </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_PEN </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_EPS </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_STP2 </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_FEN </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_WLEN </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_SPS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_UARTCR  ------------------------------
// SVD Line: 5631

unsigned int UART0_UARTCR __AT (0x40011030);



// -----------------------------  Field Item: UART0_UARTCR_UARTEN  --------------------------------
// SVD Line: 5640

//  <item> SFDITEM_FIELD__UART0_UARTCR_UARTEN
//    <name> UARTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTCR ) </loc>
//      <o.0..0> UARTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTCR_SIREN  ---------------------------------
// SVD Line: 5646

//  <item> SFDITEM_FIELD__UART0_UARTCR_SIREN
//    <name> SIREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTCR ) </loc>
//      <o.1..1> SIREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTCR_SIRLP  ---------------------------------
// SVD Line: 5652

//  <item> SFDITEM_FIELD__UART0_UARTCR_SIRLP
//    <name> SIRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTCR ) </loc>
//      <o.2..2> SIRLP
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTCR  ----------------------------------
// SVD Line: 5631

//  <rtree> SFDITEM_REG__UART0_UARTCR
//    <name> UARTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011030) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTCR >> 0) & 0xFFFFFFFF), ((UART0_UARTCR = (UART0_UARTCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTCR_UARTEN </item>
//    <item> SFDITEM_FIELD__UART0_UARTCR_SIREN </item>
//    <item> SFDITEM_FIELD__UART0_UARTCR_SIRLP </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTIFLS  -----------------------------
// SVD Line: 5660

unsigned int UART0_UARTIFLS __AT (0x40011034);



// ---------------------------  Field Item: UART0_UARTIFLS_TXIFLSEL  ------------------------------
// SVD Line: 5669

//  <item> SFDITEM_FIELD__UART0_UARTIFLS_TXIFLSEL
//    <name> TXIFLSEL </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTIFLS >> 0) & 0xFF), ((UART0_UARTIFLS = (UART0_UARTIFLS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: UART0_UARTIFLS_RXIFLSEL  ------------------------------
// SVD Line: 5675

//  <item> SFDITEM_FIELD__UART0_UARTIFLS_RXIFLSEL
//    <name> RXIFLSEL </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40011034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTIFLS >> 8) & 0xFF), ((UART0_UARTIFLS = (UART0_UARTIFLS & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTIFLS  ---------------------------------
// SVD Line: 5660

//  <rtree> SFDITEM_REG__UART0_UARTIFLS
//    <name> UARTIFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011034) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTIFLS >> 0) & 0xFFFFFFFF), ((UART0_UARTIFLS = (UART0_UARTIFLS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTIFLS_TXIFLSEL </item>
//    <item> SFDITEM_FIELD__UART0_UARTIFLS_RXIFLSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTIMSC  -----------------------------
// SVD Line: 5683

unsigned int UART0_UARTIMSC __AT (0x40011038);



// ----------------------------  Field Item: UART0_UARTIMSC_RIMIM  --------------------------------
// SVD Line: 5692

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_RIMIM
//    <name> RIMIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.0..0> RIMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTIMSC_CTSMIM  -------------------------------
// SVD Line: 5698

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_CTSMIM
//    <name> CTSMIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.1..1> CTSMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTIMSC_DCDMIM  -------------------------------
// SVD Line: 5704

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_DCDMIM
//    <name> DCDMIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.2..2> DCDMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTIMSC_DSRMIM  -------------------------------
// SVD Line: 5710

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_DSRMIM
//    <name> DSRMIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.3..3> DSRMIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_RXIM  --------------------------------
// SVD Line: 5716

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.4..4> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_TXIM  --------------------------------
// SVD Line: 5722

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.5..5> TXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_RTIM  --------------------------------
// SVD Line: 5728

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.6..6> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_FEIM  --------------------------------
// SVD Line: 5734

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_FEIM
//    <name> FEIM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.7..7> FEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_PEIM  --------------------------------
// SVD Line: 5740

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_PEIM
//    <name> PEIM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.8..8> PEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_BEIM  --------------------------------
// SVD Line: 5746

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_BEIM
//    <name> BEIM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.9..9> BEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_OEIM  --------------------------------
// SVD Line: 5752

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_OEIM
//    <name> OEIM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.10..10> OEIM
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTIMSC  ---------------------------------
// SVD Line: 5683

//  <rtree> SFDITEM_REG__UART0_UARTIMSC
//    <name> UARTIMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011038) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTIMSC >> 0) & 0xFFFFFFFF), ((UART0_UARTIMSC = (UART0_UARTIMSC & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_RIMIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_CTSMIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_DCDMIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_DSRMIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_RXIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_TXIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_RTIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_FEIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_PEIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_BEIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_OEIM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTRIS  ------------------------------
// SVD Line: 5760

unsigned int UART0_UARTRIS __AT (0x4001103C);



// ----------------------------  Field Item: UART0_UARTRIS_RIRMIS  --------------------------------
// SVD Line: 5769

//  <item> SFDITEM_FIELD__UART0_UARTRIS_RIRMIS
//    <name> RIRMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.0..0> RIRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTRIS_CTSRMIS  -------------------------------
// SVD Line: 5775

//  <item> SFDITEM_FIELD__UART0_UARTRIS_CTSRMIS
//    <name> CTSRMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.1..1> CTSRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTRIS_DCDRMIS  -------------------------------
// SVD Line: 5781

//  <item> SFDITEM_FIELD__UART0_UARTRIS_DCDRMIS
//    <name> DCDRMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.2..2> DCDRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTRIS_DSRRMIS  -------------------------------
// SVD Line: 5787

//  <item> SFDITEM_FIELD__UART0_UARTRIS_DSRRMIS
//    <name> DSRRMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.3..3> DSRRMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_RXRIS  --------------------------------
// SVD Line: 5793

//  <item> SFDITEM_FIELD__UART0_UARTRIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.4..4> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_TXRIS  --------------------------------
// SVD Line: 5799

//  <item> SFDITEM_FIELD__UART0_UARTRIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.5..5> TXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_RTRIS  --------------------------------
// SVD Line: 5805

//  <item> SFDITEM_FIELD__UART0_UARTRIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.6..6> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_FERIS  --------------------------------
// SVD Line: 5811

//  <item> SFDITEM_FIELD__UART0_UARTRIS_FERIS
//    <name> FERIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.7..7> FERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_PERIS  --------------------------------
// SVD Line: 5817

//  <item> SFDITEM_FIELD__UART0_UARTRIS_PERIS
//    <name> PERIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.8..8> PERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_BERIS  --------------------------------
// SVD Line: 5823

//  <item> SFDITEM_FIELD__UART0_UARTRIS_BERIS
//    <name> BERIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.9..9> BERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_OERIS  --------------------------------
// SVD Line: 5829

//  <item> SFDITEM_FIELD__UART0_UARTRIS_OERIS
//    <name> OERIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.10..10> OERIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTRIS  ---------------------------------
// SVD Line: 5760

//  <rtree> SFDITEM_REG__UART0_UARTRIS
//    <name> UARTRIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001103C) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTRIS >> 0) & 0xFFFFFFFF), ((UART0_UARTRIS = (UART0_UARTRIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_RIRMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_CTSRMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_DCDRMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_DSRRMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_RXRIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_TXRIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_RTRIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_FERIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_PERIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_BERIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_OERIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTMIS  ------------------------------
// SVD Line: 5837

unsigned int UART0_UARTMIS __AT (0x40011040);



// ----------------------------  Field Item: UART0_UARTMIS_RIMMIS  --------------------------------
// SVD Line: 5846

//  <item> SFDITEM_FIELD__UART0_UARTMIS_RIMMIS
//    <name> RIMMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.0..0> RIMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTMIS_CTSMMIS  -------------------------------
// SVD Line: 5852

//  <item> SFDITEM_FIELD__UART0_UARTMIS_CTSMMIS
//    <name> CTSMMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.1..1> CTSMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTMIS_DCDMMIS  -------------------------------
// SVD Line: 5858

//  <item> SFDITEM_FIELD__UART0_UARTMIS_DCDMMIS
//    <name> DCDMMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.2..2> DCDMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTMIS_DSRMMIS  -------------------------------
// SVD Line: 5864

//  <item> SFDITEM_FIELD__UART0_UARTMIS_DSRMMIS
//    <name> DSRMMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.3..3> DSRMMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_RXMIS  --------------------------------
// SVD Line: 5870

//  <item> SFDITEM_FIELD__UART0_UARTMIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.4..4> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_TXMIS  --------------------------------
// SVD Line: 5876

//  <item> SFDITEM_FIELD__UART0_UARTMIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.5..5> TXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_RTMIS  --------------------------------
// SVD Line: 5882

//  <item> SFDITEM_FIELD__UART0_UARTMIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.6..6> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_FEMIS  --------------------------------
// SVD Line: 5888

//  <item> SFDITEM_FIELD__UART0_UARTMIS_FEMIS
//    <name> FEMIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.7..7> FEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_PEMIS  --------------------------------
// SVD Line: 5894

//  <item> SFDITEM_FIELD__UART0_UARTMIS_PEMIS
//    <name> PEMIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.8..8> PEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_BEMIS  --------------------------------
// SVD Line: 5900

//  <item> SFDITEM_FIELD__UART0_UARTMIS_BEMIS
//    <name> BEMIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.9..9> BEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_OEMIS  --------------------------------
// SVD Line: 5906

//  <item> SFDITEM_FIELD__UART0_UARTMIS_OEMIS
//    <name> OEMIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.10..10> OEMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTMIS  ---------------------------------
// SVD Line: 5837

//  <rtree> SFDITEM_REG__UART0_UARTMIS
//    <name> UARTMIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011040) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTMIS >> 0) & 0xFFFFFFFF), ((UART0_UARTMIS = (UART0_UARTMIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_RIMMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_CTSMMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_DCDMMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_DSRMMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_RXMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_TXMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_RTMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_FEMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_PEMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_BEMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_OEMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTICR  ------------------------------
// SVD Line: 5914

unsigned int UART0_UARTICR __AT (0x40011044);



// -----------------------------  Field Item: UART0_UARTICR_RIMIC  --------------------------------
// SVD Line: 5923

//  <item> SFDITEM_FIELD__UART0_UARTICR_RIMIC
//    <name> RIMIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.0..0> RIMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTICR_CTSMIC  --------------------------------
// SVD Line: 5929

//  <item> SFDITEM_FIELD__UART0_UARTICR_CTSMIC
//    <name> CTSMIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.1..1> CTSMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTICR_DCDMIC  --------------------------------
// SVD Line: 5935

//  <item> SFDITEM_FIELD__UART0_UARTICR_DCDMIC
//    <name> DCDMIC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.2..2> DCDMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTICR_DSRMIC  --------------------------------
// SVD Line: 5941

//  <item> SFDITEM_FIELD__UART0_UARTICR_DSRMIC
//    <name> DSRMIC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.3..3> DSRMIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_RXIC  ---------------------------------
// SVD Line: 5947

//  <item> SFDITEM_FIELD__UART0_UARTICR_RXIC
//    <name> RXIC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.4..4> RXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_TXIC  ---------------------------------
// SVD Line: 5953

//  <item> SFDITEM_FIELD__UART0_UARTICR_TXIC
//    <name> TXIC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.5..5> TXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_RTIC  ---------------------------------
// SVD Line: 5959

//  <item> SFDITEM_FIELD__UART0_UARTICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.6..6> RTIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_FEIC  ---------------------------------
// SVD Line: 5965

//  <item> SFDITEM_FIELD__UART0_UARTICR_FEIC
//    <name> FEIC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.7..7> FEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_PEIC  ---------------------------------
// SVD Line: 5971

//  <item> SFDITEM_FIELD__UART0_UARTICR_PEIC
//    <name> PEIC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.8..8> PEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_BEIC  ---------------------------------
// SVD Line: 5977

//  <item> SFDITEM_FIELD__UART0_UARTICR_BEIC
//    <name> BEIC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.9..9> BEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_OEIC  ---------------------------------
// SVD Line: 5983

//  <item> SFDITEM_FIELD__UART0_UARTICR_OEIC
//    <name> OEIC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.10..10> OEIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTICR  ---------------------------------
// SVD Line: 5914

//  <rtree> SFDITEM_REG__UART0_UARTICR
//    <name> UARTICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011044) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTICR >> 0) & 0xFFFFFFFF), ((UART0_UARTICR = (UART0_UARTICR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTICR_RIMIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_CTSMIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_DCDMIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_DSRMIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_RXIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_TXIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_RTIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_FEIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_PEIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_BEIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_OEIC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART0_UARTDMACR  -----------------------------
// SVD Line: 5991

unsigned int UART0_UARTDMACR __AT (0x40011048);



// ---------------------------  Field Item: UART0_UARTDMACR_RXDMAE  -------------------------------
// SVD Line: 6000

//  <item> SFDITEM_FIELD__UART0_UARTDMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: UART0_UARTDMACR_TXDMAE  -------------------------------
// SVD Line: 6006

//  <item> SFDITEM_FIELD__UART0_UARTDMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART0_UARTDMACR_DMAONERR  ------------------------------
// SVD Line: 6012

//  <item> SFDITEM_FIELD__UART0_UARTDMACR_DMAONERR
//    <name> DMAONERR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDMACR ) </loc>
//      <o.2..2> DMAONERR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTDMACR  --------------------------------
// SVD Line: 5991

//  <rtree> SFDITEM_REG__UART0_UARTDMACR
//    <name> UARTDMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011048) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTDMACR >> 0) & 0xFFFFFFFF), ((UART0_UARTDMACR = (UART0_UARTDMACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTDMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__UART0_UARTDMACR_TXDMAE </item>
//    <item> SFDITEM_FIELD__UART0_UARTDMACR_DMAONERR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID0  ---------------------------
// SVD Line: 6020

unsigned int UART0_UARTPeriphID0 __AT (0x40011FE0);



// -----------------------  Field Item: UART0_UARTPeriphID0_PartNumber0  --------------------------
// SVD Line: 6029

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID0_PartNumber0
//    <name> PartNumber0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FE0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID0 >> 0) & 0xFF), ((UART0_UARTPeriphID0 = (UART0_UARTPeriphID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID0  ------------------------------
// SVD Line: 6020

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID0
//    <name> UARTPeriphID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE0) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID0 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID0 = (UART0_UARTPeriphID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID0_PartNumber0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID1  ---------------------------
// SVD Line: 6037

unsigned int UART0_UARTPeriphID1 __AT (0x40011FE4);



// -----------------------  Field Item: UART0_UARTPeriphID1_PartNumber0  --------------------------
// SVD Line: 6046

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID1_PartNumber0
//    <name> PartNumber0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011FE4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID1 >> 0) & 0xF), ((UART0_UARTPeriphID1 = (UART0_UARTPeriphID1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: UART0_UARTPeriphID1_Designer0  ---------------------------
// SVD Line: 6052

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID1_Designer0
//    <name> Designer0 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40011FE4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID1 >> 4) & 0xF), ((UART0_UARTPeriphID1 = (UART0_UARTPeriphID1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID1  ------------------------------
// SVD Line: 6037

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID1
//    <name> UARTPeriphID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE4) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID1 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID1 = (UART0_UARTPeriphID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID1_PartNumber0 </item>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID1_Designer0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID2  ---------------------------
// SVD Line: 6060

unsigned int UART0_UARTPeriphID2 __AT (0x40011FE8);



// ------------------------  Field Item: UART0_UARTPeriphID2_Designer1  ---------------------------
// SVD Line: 6069

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID2_Designer1
//    <name> Designer1 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011FE8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID2 >> 0) & 0xF), ((UART0_UARTPeriphID2 = (UART0_UARTPeriphID2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: UART0_UARTPeriphID2_Revision  ----------------------------
// SVD Line: 6075

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID2_Revision
//    <name> Revision </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40011FE8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID2 >> 4) & 0xF), ((UART0_UARTPeriphID2 = (UART0_UARTPeriphID2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID2  ------------------------------
// SVD Line: 6060

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID2
//    <name> UARTPeriphID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE8) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID2 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID2 = (UART0_UARTPeriphID2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID2_Designer1 </item>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID2_Revision </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID3  ---------------------------
// SVD Line: 6083

unsigned int UART0_UARTPeriphID3 __AT (0x40011FEC);



// ----------------------  Field Item: UART0_UARTPeriphID3_Configuration  -------------------------
// SVD Line: 6092

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID3_Configuration
//    <name> Configuration </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FEC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID3 >> 0) & 0xFF), ((UART0_UARTPeriphID3 = (UART0_UARTPeriphID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID3  ------------------------------
// SVD Line: 6083

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID3
//    <name> UARTPeriphID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FEC) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID3 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID3 = (UART0_UARTPeriphID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID3_Configuration </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellID0  ---------------------------
// SVD Line: 6100

unsigned int UART0_UARTPCellID0 __AT (0x40011FF0);



// -----------------------  Field Item: UART0_UARTPCellID0_UARTPCellID0  --------------------------
// SVD Line: 6109

//  <item> SFDITEM_FIELD__UART0_UARTPCellID0_UARTPCellID0
//    <name> UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FF0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPCellID0 >> 0) & 0xFF), ((UART0_UARTPCellID0 = (UART0_UARTPCellID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPCellID0  -------------------------------
// SVD Line: 6100

//  <rtree> SFDITEM_REG__UART0_UARTPCellID0
//    <name> UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF0) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellID0 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID0 = (UART0_UARTPCellID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellID0_UARTPCellID0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellID1  ---------------------------
// SVD Line: 6117

unsigned int UART0_UARTPCellID1 __AT (0x40011FF4);



// -----------------------  Field Item: UART0_UARTPCellID1_UARTPCellID1  --------------------------
// SVD Line: 6126

//  <item> SFDITEM_FIELD__UART0_UARTPCellID1_UARTPCellID1
//    <name> UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FF4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPCellID1 >> 0) & 0xFF), ((UART0_UARTPCellID1 = (UART0_UARTPCellID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPCellID1  -------------------------------
// SVD Line: 6117

//  <rtree> SFDITEM_REG__UART0_UARTPCellID1
//    <name> UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF4) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellID1 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID1 = (UART0_UARTPCellID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellID1_UARTPCellID1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellD2  ----------------------------
// SVD Line: 6134

unsigned int UART0_UARTPCellD2 __AT (0x40011FF8);



// -----------------------  Field Item: UART0_UARTPCellD2_UARTPCellID2  ---------------------------
// SVD Line: 6143

//  <item> SFDITEM_FIELD__UART0_UARTPCellD2_UARTPCellID2
//    <name> UARTPCellID2 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FF8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPCellD2 >> 0) & 0xFF), ((UART0_UARTPCellD2 = (UART0_UARTPCellD2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: UART0_UARTPCellD2  -------------------------------
// SVD Line: 6134

//  <rtree> SFDITEM_REG__UART0_UARTPCellD2
//    <name> UARTPCellD2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF8) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellD2 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellD2 = (UART0_UARTPCellD2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellD2_UARTPCellID2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellID3  ---------------------------
// SVD Line: 6151

unsigned int UART0_UARTPCellID3 __AT (0x40011FFC);



// -----------------------  Field Item: UART0_UARTPCellID3_UARTPCellID3  --------------------------
// SVD Line: 6160

//  <item> SFDITEM_FIELD__UART0_UARTPCellID3_UARTPCellID3
//    <name> UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FFC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPCellID3 >> 0) & 0xFF), ((UART0_UARTPCellID3 = (UART0_UARTPCellID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPCellID3  -------------------------------
// SVD Line: 6151

//  <rtree> SFDITEM_REG__UART0_UARTPCellID3
//    <name> UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FFC) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellID3 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID3 = (UART0_UARTPCellID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellID3_UARTPCellID3 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART0  -------------------------------------
// SVD Line: 5375

//  <view> UART0
//    <name> UART0 </name>
//    <item> SFDITEM_REG__UART0_UARTDR </item>
//    <item> SFDITEM_REG__UART0_UARTRSR_UARTECR </item>
//    <item> SFDITEM_REG__UART0_UARTFR </item>
//    <item> SFDITEM_REG__UART0_UARTILPR </item>
//    <item> SFDITEM_REG__UART0_UARTIBRD </item>
//    <item> SFDITEM_REG__UART0_UARTFBRD </item>
//    <item> SFDITEM_REG__UART0_UARTLCR_H </item>
//    <item> SFDITEM_REG__UART0_UARTCR </item>
//    <item> SFDITEM_REG__UART0_UARTIFLS </item>
//    <item> SFDITEM_REG__UART0_UARTIMSC </item>
//    <item> SFDITEM_REG__UART0_UARTRIS </item>
//    <item> SFDITEM_REG__UART0_UARTMIS </item>
//    <item> SFDITEM_REG__UART0_UARTICR </item>
//    <item> SFDITEM_REG__UART0_UARTDMACR </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID0 </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID1 </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID2 </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID3 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellID0 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellID1 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellD2 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellID3 </item>
//  </view>
//  


// ---------------------------  Register Item Address: UART1_UARTDR  ------------------------------
// SVD Line: 6181

unsigned int UART1_UARTDR __AT (0x40012000);



// ------------------------------  Field Item: UART1_UARTDR_DATA  ---------------------------------
// SVD Line: 6190

//  <item> SFDITEM_FIELD__UART1_UARTDR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTDR >> 0) & 0xFF), ((UART1_UARTDR = (UART1_UARTDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UART1_UARTDR_FE  ----------------------------------
// SVD Line: 6196

//  <item> SFDITEM_FIELD__UART1_UARTDR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDR ) </loc>
//      <o.8..8> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_UARTDR_PE  ----------------------------------
// SVD Line: 6202

//  <item> SFDITEM_FIELD__UART1_UARTDR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDR ) </loc>
//      <o.9..9> PE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_UARTDR_BE  ----------------------------------
// SVD Line: 6208

//  <item> SFDITEM_FIELD__UART1_UARTDR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDR ) </loc>
//      <o.10..10> BE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_UARTDR_OE  ----------------------------------
// SVD Line: 6214

//  <item> SFDITEM_FIELD__UART1_UARTDR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDR ) </loc>
//      <o.11..11> OE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTDR  ----------------------------------
// SVD Line: 6181

//  <rtree> SFDITEM_REG__UART1_UARTDR
//    <name> UARTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012000) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTDR >> 0) & 0xFFFFFFFF), ((UART1_UARTDR = (UART1_UARTDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTDR_DATA </item>
//    <item> SFDITEM_FIELD__UART1_UARTDR_FE </item>
//    <item> SFDITEM_FIELD__UART1_UARTDR_PE </item>
//    <item> SFDITEM_FIELD__UART1_UARTDR_BE </item>
//    <item> SFDITEM_FIELD__UART1_UARTDR_OE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: UART1_UARTRSR_UARTECR  --------------------------
// SVD Line: 6222

unsigned int UART1_UARTRSR_UARTECR __AT (0x40012004);



// --------------------------  Field Item: UART1_UARTRSR_UARTECR_FE  ------------------------------
// SVD Line: 6231

//  <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRSR_UARTECR ) </loc>
//      <o.0..0> FE
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART1_UARTRSR_UARTECR_PE  ------------------------------
// SVD Line: 6237

//  <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRSR_UARTECR ) </loc>
//      <o.1..1> PE
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART1_UARTRSR_UARTECR_BE  ------------------------------
// SVD Line: 6243

//  <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRSR_UARTECR ) </loc>
//      <o.2..2> BE
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART1_UARTRSR_UARTECR_OE  ------------------------------
// SVD Line: 6249

//  <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRSR_UARTECR ) </loc>
//      <o.3..3> OE
//    </check>
//  </item>
//  


// --------------------------  Register RTree: UART1_UARTRSR_UARTECR  -----------------------------
// SVD Line: 6222

//  <rtree> SFDITEM_REG__UART1_UARTRSR_UARTECR
//    <name> UARTRSR_UARTECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012004) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTRSR_UARTECR >> 0) & 0xFFFFFFFF), ((UART1_UARTRSR_UARTECR = (UART1_UARTRSR_UARTECR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_FE </item>
//    <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_PE </item>
//    <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_BE </item>
//    <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_OE </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_UARTFR  ------------------------------
// SVD Line: 6257

unsigned int UART1_UARTFR __AT (0x40012018);



// ------------------------------  Field Item: UART1_UARTFR_CTS  ----------------------------------
// SVD Line: 6266

//  <item> SFDITEM_FIELD__UART1_UARTFR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.0..0> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_DSR  ----------------------------------
// SVD Line: 6272

//  <item> SFDITEM_FIELD__UART1_UARTFR_DSR
//    <name> DSR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.1..1> DSR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_DCD  ----------------------------------
// SVD Line: 6278

//  <item> SFDITEM_FIELD__UART1_UARTFR_DCD
//    <name> DCD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.2..2> DCD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_BUSY  ---------------------------------
// SVD Line: 6284

//  <item> SFDITEM_FIELD__UART1_UARTFR_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.3..3> BUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_RXFE  ---------------------------------
// SVD Line: 6290

//  <item> SFDITEM_FIELD__UART1_UARTFR_RXFE
//    <name> RXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.4..4> RXFE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_TXFF  ---------------------------------
// SVD Line: 6296

//  <item> SFDITEM_FIELD__UART1_UARTFR_TXFF
//    <name> TXFF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.5..5> TXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_RXFF  ---------------------------------
// SVD Line: 6302

//  <item> SFDITEM_FIELD__UART1_UARTFR_RXFF
//    <name> RXFF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.6..6> RXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_TXFE  ---------------------------------
// SVD Line: 6308

//  <item> SFDITEM_FIELD__UART1_UARTFR_TXFE
//    <name> TXFE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_UARTFR_RI  ----------------------------------
// SVD Line: 6314

//  <item> SFDITEM_FIELD__UART1_UARTFR_RI
//    <name> RI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.8..8> RI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTFR  ----------------------------------
// SVD Line: 6257

//  <rtree> SFDITEM_REG__UART1_UARTFR
//    <name> UARTFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012018) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTFR >> 0) & 0xFFFFFFFF), ((UART1_UARTFR = (UART1_UARTFR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTFR_CTS </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_DSR </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_DCD </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_BUSY </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_RXFE </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_TXFF </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_RXFF </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_TXFE </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_RI </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTILPR  -----------------------------
// SVD Line: 6322

unsigned int UART1_UARTILPR __AT (0x40012020);



// ---------------------------  Field Item: UART1_UARTILPR_ILPDVSR  -------------------------------
// SVD Line: 6331

//  <item> SFDITEM_FIELD__UART1_UARTILPR_ILPDVSR
//    <name> ILPDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTILPR >> 0) & 0xFF), ((UART1_UARTILPR = (UART1_UARTILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTILPR  ---------------------------------
// SVD Line: 6322

//  <rtree> SFDITEM_REG__UART1_UARTILPR
//    <name> UARTILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012020) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTILPR >> 0) & 0xFFFFFFFF), ((UART1_UARTILPR = (UART1_UARTILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTILPR_ILPDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTIBRD  -----------------------------
// SVD Line: 6339

unsigned int UART1_UARTIBRD __AT (0x40012024);



// -------------------------  Field Item: UART1_UARTIBRD_BAUD_DIVINT  -----------------------------
// SVD Line: 6348

//  <item> SFDITEM_FIELD__UART1_UARTIBRD_BAUD_DIVINT
//    <name> BAUD_DIVINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART1_UARTIBRD >> 0) & 0xFFFF), ((UART1_UARTIBRD = (UART1_UARTIBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTIBRD  ---------------------------------
// SVD Line: 6339

//  <rtree> SFDITEM_REG__UART1_UARTIBRD
//    <name> UARTIBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012024) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTIBRD >> 0) & 0xFFFFFFFF), ((UART1_UARTIBRD = (UART1_UARTIBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTIBRD_BAUD_DIVINT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTFBRD  -----------------------------
// SVD Line: 6356

unsigned int UART1_UARTFBRD __AT (0x40012028);



// -------------------------  Field Item: UART1_UARTFBRD_BAUD_DIVFRAC  ----------------------------
// SVD Line: 6365

//  <item> SFDITEM_FIELD__UART1_UARTFBRD_BAUD_DIVFRAC
//    <name> BAUD_DIVFRAC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40012028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTFBRD >> 0) & 0x3F), ((UART1_UARTFBRD = (UART1_UARTFBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTFBRD  ---------------------------------
// SVD Line: 6356

//  <rtree> SFDITEM_REG__UART1_UARTFBRD
//    <name> UARTFBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012028) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTFBRD >> 0) & 0xFFFFFFFF), ((UART1_UARTFBRD = (UART1_UARTFBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTFBRD_BAUD_DIVFRAC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART1_UARTLCR_H  -----------------------------
// SVD Line: 6373

unsigned int UART1_UARTLCR_H __AT (0x4001202C);



// -----------------------------  Field Item: UART1_UARTLCR_H_BRK  --------------------------------
// SVD Line: 6382

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_BRK
//    <name> BRK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.0..0> BRK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTLCR_H_PEN  --------------------------------
// SVD Line: 6388

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.1..1> PEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTLCR_H_EPS  --------------------------------
// SVD Line: 6394

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_EPS
//    <name> EPS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.2..2> EPS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTLCR_H_STP2  --------------------------------
// SVD Line: 6400

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_STP2
//    <name> STP2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.3..3> STP2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTLCR_H_FEN  --------------------------------
// SVD Line: 6406

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_FEN
//    <name> FEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.4..4> FEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTLCR_H_WLEN  --------------------------------
// SVD Line: 6412

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_WLEN
//    <name> WLEN </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4001202C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTLCR_H >> 5) & 0x3), ((UART1_UARTLCR_H = (UART1_UARTLCR_H & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTLCR_H_SPS  --------------------------------
// SVD Line: 6418

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_SPS
//    <name> SPS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.7..7> SPS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTLCR_H  --------------------------------
// SVD Line: 6373

//  <rtree> SFDITEM_REG__UART1_UARTLCR_H
//    <name> UARTLCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001202C) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTLCR_H >> 0) & 0xFFFFFFFF), ((UART1_UARTLCR_H = (UART1_UARTLCR_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_BRK </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_PEN </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_EPS </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_STP2 </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_FEN </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_WLEN </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_SPS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_UARTCR  ------------------------------
// SVD Line: 6426

unsigned int UART1_UARTCR __AT (0x40012030);



// -----------------------------  Field Item: UART1_UARTCR_UARTEN  --------------------------------
// SVD Line: 6435

//  <item> SFDITEM_FIELD__UART1_UARTCR_UARTEN
//    <name> UARTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTCR ) </loc>
//      <o.0..0> UARTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTCR_SIREN  ---------------------------------
// SVD Line: 6441

//  <item> SFDITEM_FIELD__UART1_UARTCR_SIREN
//    <name> SIREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTCR ) </loc>
//      <o.1..1> SIREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTCR_SIRLP  ---------------------------------
// SVD Line: 6447

//  <item> SFDITEM_FIELD__UART1_UARTCR_SIRLP
//    <name> SIRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTCR ) </loc>
//      <o.2..2> SIRLP
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTCR  ----------------------------------
// SVD Line: 6426

//  <rtree> SFDITEM_REG__UART1_UARTCR
//    <name> UARTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012030) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTCR >> 0) & 0xFFFFFFFF), ((UART1_UARTCR = (UART1_UARTCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTCR_UARTEN </item>
//    <item> SFDITEM_FIELD__UART1_UARTCR_SIREN </item>
//    <item> SFDITEM_FIELD__UART1_UARTCR_SIRLP </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTIFLS  -----------------------------
// SVD Line: 6455

unsigned int UART1_UARTIFLS __AT (0x40012034);



// ---------------------------  Field Item: UART1_UARTIFLS_TXIFLSEL  ------------------------------
// SVD Line: 6464

//  <item> SFDITEM_FIELD__UART1_UARTIFLS_TXIFLSEL
//    <name> TXIFLSEL </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTIFLS >> 0) & 0xFF), ((UART1_UARTIFLS = (UART1_UARTIFLS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: UART1_UARTIFLS_RXIFLSEL  ------------------------------
// SVD Line: 6470

//  <item> SFDITEM_FIELD__UART1_UARTIFLS_RXIFLSEL
//    <name> RXIFLSEL </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40012034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTIFLS >> 8) & 0xFF), ((UART1_UARTIFLS = (UART1_UARTIFLS & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTIFLS  ---------------------------------
// SVD Line: 6455

//  <rtree> SFDITEM_REG__UART1_UARTIFLS
//    <name> UARTIFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012034) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTIFLS >> 0) & 0xFFFFFFFF), ((UART1_UARTIFLS = (UART1_UARTIFLS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTIFLS_TXIFLSEL </item>
//    <item> SFDITEM_FIELD__UART1_UARTIFLS_RXIFLSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTIMSC  -----------------------------
// SVD Line: 6478

unsigned int UART1_UARTIMSC __AT (0x40012038);



// ----------------------------  Field Item: UART1_UARTIMSC_RIMIM  --------------------------------
// SVD Line: 6487

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_RIMIM
//    <name> RIMIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.0..0> RIMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTIMSC_CTSMIM  -------------------------------
// SVD Line: 6493

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_CTSMIM
//    <name> CTSMIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.1..1> CTSMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTIMSC_DCDMIM  -------------------------------
// SVD Line: 6499

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_DCDMIM
//    <name> DCDMIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.2..2> DCDMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTIMSC_DSRMIM  -------------------------------
// SVD Line: 6505

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_DSRMIM
//    <name> DSRMIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.3..3> DSRMIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_RXIM  --------------------------------
// SVD Line: 6511

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.4..4> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_TXIM  --------------------------------
// SVD Line: 6517

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.5..5> TXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_RTIM  --------------------------------
// SVD Line: 6523

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.6..6> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_FEIM  --------------------------------
// SVD Line: 6529

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_FEIM
//    <name> FEIM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.7..7> FEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_PEIM  --------------------------------
// SVD Line: 6535

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_PEIM
//    <name> PEIM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.8..8> PEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_BEIM  --------------------------------
// SVD Line: 6541

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_BEIM
//    <name> BEIM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.9..9> BEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_OEIM  --------------------------------
// SVD Line: 6547

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_OEIM
//    <name> OEIM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.10..10> OEIM
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTIMSC  ---------------------------------
// SVD Line: 6478

//  <rtree> SFDITEM_REG__UART1_UARTIMSC
//    <name> UARTIMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012038) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTIMSC >> 0) & 0xFFFFFFFF), ((UART1_UARTIMSC = (UART1_UARTIMSC & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_RIMIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_CTSMIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_DCDMIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_DSRMIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_RXIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_TXIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_RTIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_FEIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_PEIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_BEIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_OEIM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTRIS  ------------------------------
// SVD Line: 6555

unsigned int UART1_UARTRIS __AT (0x4001203C);



// ----------------------------  Field Item: UART1_UARTRIS_RIRMIS  --------------------------------
// SVD Line: 6564

//  <item> SFDITEM_FIELD__UART1_UARTRIS_RIRMIS
//    <name> RIRMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.0..0> RIRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTRIS_CTSRMIS  -------------------------------
// SVD Line: 6570

//  <item> SFDITEM_FIELD__UART1_UARTRIS_CTSRMIS
//    <name> CTSRMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.1..1> CTSRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTRIS_DCDRMIS  -------------------------------
// SVD Line: 6576

//  <item> SFDITEM_FIELD__UART1_UARTRIS_DCDRMIS
//    <name> DCDRMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.2..2> DCDRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTRIS_DSRRMIS  -------------------------------
// SVD Line: 6582

//  <item> SFDITEM_FIELD__UART1_UARTRIS_DSRRMIS
//    <name> DSRRMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.3..3> DSRRMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_RXRIS  --------------------------------
// SVD Line: 6588

//  <item> SFDITEM_FIELD__UART1_UARTRIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.4..4> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_TXRIS  --------------------------------
// SVD Line: 6594

//  <item> SFDITEM_FIELD__UART1_UARTRIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.5..5> TXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_RTRIS  --------------------------------
// SVD Line: 6600

//  <item> SFDITEM_FIELD__UART1_UARTRIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.6..6> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_FERIS  --------------------------------
// SVD Line: 6606

//  <item> SFDITEM_FIELD__UART1_UARTRIS_FERIS
//    <name> FERIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.7..7> FERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_PERIS  --------------------------------
// SVD Line: 6612

//  <item> SFDITEM_FIELD__UART1_UARTRIS_PERIS
//    <name> PERIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.8..8> PERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_BERIS  --------------------------------
// SVD Line: 6618

//  <item> SFDITEM_FIELD__UART1_UARTRIS_BERIS
//    <name> BERIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.9..9> BERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_OERIS  --------------------------------
// SVD Line: 6624

//  <item> SFDITEM_FIELD__UART1_UARTRIS_OERIS
//    <name> OERIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.10..10> OERIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTRIS  ---------------------------------
// SVD Line: 6555

//  <rtree> SFDITEM_REG__UART1_UARTRIS
//    <name> UARTRIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001203C) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTRIS >> 0) & 0xFFFFFFFF), ((UART1_UARTRIS = (UART1_UARTRIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_RIRMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_CTSRMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_DCDRMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_DSRRMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_RXRIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_TXRIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_RTRIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_FERIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_PERIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_BERIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_OERIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTMIS  ------------------------------
// SVD Line: 6632

unsigned int UART1_UARTMIS __AT (0x40012040);



// ----------------------------  Field Item: UART1_UARTMIS_RIMMIS  --------------------------------
// SVD Line: 6641

//  <item> SFDITEM_FIELD__UART1_UARTMIS_RIMMIS
//    <name> RIMMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.0..0> RIMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTMIS_CTSMMIS  -------------------------------
// SVD Line: 6647

//  <item> SFDITEM_FIELD__UART1_UARTMIS_CTSMMIS
//    <name> CTSMMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.1..1> CTSMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTMIS_DCDMMIS  -------------------------------
// SVD Line: 6653

//  <item> SFDITEM_FIELD__UART1_UARTMIS_DCDMMIS
//    <name> DCDMMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.2..2> DCDMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTMIS_DSRMMIS  -------------------------------
// SVD Line: 6659

//  <item> SFDITEM_FIELD__UART1_UARTMIS_DSRMMIS
//    <name> DSRMMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.3..3> DSRMMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_RXMIS  --------------------------------
// SVD Line: 6665

//  <item> SFDITEM_FIELD__UART1_UARTMIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.4..4> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_TXMIS  --------------------------------
// SVD Line: 6671

//  <item> SFDITEM_FIELD__UART1_UARTMIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.5..5> TXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_RTMIS  --------------------------------
// SVD Line: 6677

//  <item> SFDITEM_FIELD__UART1_UARTMIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.6..6> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_FEMIS  --------------------------------
// SVD Line: 6683

//  <item> SFDITEM_FIELD__UART1_UARTMIS_FEMIS
//    <name> FEMIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.7..7> FEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_PEMIS  --------------------------------
// SVD Line: 6689

//  <item> SFDITEM_FIELD__UART1_UARTMIS_PEMIS
//    <name> PEMIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.8..8> PEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_BEMIS  --------------------------------
// SVD Line: 6695

//  <item> SFDITEM_FIELD__UART1_UARTMIS_BEMIS
//    <name> BEMIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.9..9> BEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_OEMIS  --------------------------------
// SVD Line: 6701

//  <item> SFDITEM_FIELD__UART1_UARTMIS_OEMIS
//    <name> OEMIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.10..10> OEMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTMIS  ---------------------------------
// SVD Line: 6632

//  <rtree> SFDITEM_REG__UART1_UARTMIS
//    <name> UARTMIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012040) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTMIS >> 0) & 0xFFFFFFFF), ((UART1_UARTMIS = (UART1_UARTMIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_RIMMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_CTSMMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_DCDMMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_DSRMMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_RXMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_TXMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_RTMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_FEMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_PEMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_BEMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_OEMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTICR  ------------------------------
// SVD Line: 6709

unsigned int UART1_UARTICR __AT (0x40012044);



// -----------------------------  Field Item: UART1_UARTICR_RIMIC  --------------------------------
// SVD Line: 6718

//  <item> SFDITEM_FIELD__UART1_UARTICR_RIMIC
//    <name> RIMIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.0..0> RIMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTICR_CTSMIC  --------------------------------
// SVD Line: 6724

//  <item> SFDITEM_FIELD__UART1_UARTICR_CTSMIC
//    <name> CTSMIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.1..1> CTSMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTICR_DCDMIC  --------------------------------
// SVD Line: 6730

//  <item> SFDITEM_FIELD__UART1_UARTICR_DCDMIC
//    <name> DCDMIC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.2..2> DCDMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTICR_DSRMIC  --------------------------------
// SVD Line: 6736

//  <item> SFDITEM_FIELD__UART1_UARTICR_DSRMIC
//    <name> DSRMIC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.3..3> DSRMIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_RXIC  ---------------------------------
// SVD Line: 6742

//  <item> SFDITEM_FIELD__UART1_UARTICR_RXIC
//    <name> RXIC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.4..4> RXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_TXIC  ---------------------------------
// SVD Line: 6748

//  <item> SFDITEM_FIELD__UART1_UARTICR_TXIC
//    <name> TXIC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.5..5> TXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_RTIC  ---------------------------------
// SVD Line: 6754

//  <item> SFDITEM_FIELD__UART1_UARTICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.6..6> RTIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_FEIC  ---------------------------------
// SVD Line: 6760

//  <item> SFDITEM_FIELD__UART1_UARTICR_FEIC
//    <name> FEIC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.7..7> FEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_PEIC  ---------------------------------
// SVD Line: 6766

//  <item> SFDITEM_FIELD__UART1_UARTICR_PEIC
//    <name> PEIC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.8..8> PEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_BEIC  ---------------------------------
// SVD Line: 6772

//  <item> SFDITEM_FIELD__UART1_UARTICR_BEIC
//    <name> BEIC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.9..9> BEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_OEIC  ---------------------------------
// SVD Line: 6778

//  <item> SFDITEM_FIELD__UART1_UARTICR_OEIC
//    <name> OEIC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.10..10> OEIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTICR  ---------------------------------
// SVD Line: 6709

//  <rtree> SFDITEM_REG__UART1_UARTICR
//    <name> UARTICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012044) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTICR >> 0) & 0xFFFFFFFF), ((UART1_UARTICR = (UART1_UARTICR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTICR_RIMIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_CTSMIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_DCDMIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_DSRMIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_RXIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_TXIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_RTIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_FEIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_PEIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_BEIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_OEIC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART1_UARTDMACR  -----------------------------
// SVD Line: 6786

unsigned int UART1_UARTDMACR __AT (0x40012048);



// ---------------------------  Field Item: UART1_UARTDMACR_RXDMAE  -------------------------------
// SVD Line: 6795

//  <item> SFDITEM_FIELD__UART1_UARTDMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: UART1_UARTDMACR_TXDMAE  -------------------------------
// SVD Line: 6801

//  <item> SFDITEM_FIELD__UART1_UARTDMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART1_UARTDMACR_DMAONERR  ------------------------------
// SVD Line: 6807

//  <item> SFDITEM_FIELD__UART1_UARTDMACR_DMAONERR
//    <name> DMAONERR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDMACR ) </loc>
//      <o.2..2> DMAONERR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTDMACR  --------------------------------
// SVD Line: 6786

//  <rtree> SFDITEM_REG__UART1_UARTDMACR
//    <name> UARTDMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012048) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTDMACR >> 0) & 0xFFFFFFFF), ((UART1_UARTDMACR = (UART1_UARTDMACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTDMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__UART1_UARTDMACR_TXDMAE </item>
//    <item> SFDITEM_FIELD__UART1_UARTDMACR_DMAONERR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID0  ---------------------------
// SVD Line: 6815

unsigned int UART1_UARTPeriphID0 __AT (0x40012FE0);



// -----------------------  Field Item: UART1_UARTPeriphID0_PartNumber0  --------------------------
// SVD Line: 6824

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID0_PartNumber0
//    <name> PartNumber0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FE0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID0 >> 0) & 0xFF), ((UART1_UARTPeriphID0 = (UART1_UARTPeriphID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID0  ------------------------------
// SVD Line: 6815

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID0
//    <name> UARTPeriphID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE0) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID0 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID0 = (UART1_UARTPeriphID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID0_PartNumber0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID1  ---------------------------
// SVD Line: 6832

unsigned int UART1_UARTPeriphID1 __AT (0x40012FE4);



// -----------------------  Field Item: UART1_UARTPeriphID1_PartNumber0  --------------------------
// SVD Line: 6841

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID1_PartNumber0
//    <name> PartNumber0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40012FE4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID1 >> 0) & 0xF), ((UART1_UARTPeriphID1 = (UART1_UARTPeriphID1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: UART1_UARTPeriphID1_Designer0  ---------------------------
// SVD Line: 6847

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID1_Designer0
//    <name> Designer0 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40012FE4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID1 >> 4) & 0xF), ((UART1_UARTPeriphID1 = (UART1_UARTPeriphID1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID1  ------------------------------
// SVD Line: 6832

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID1
//    <name> UARTPeriphID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE4) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID1 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID1 = (UART1_UARTPeriphID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID1_PartNumber0 </item>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID1_Designer0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID2  ---------------------------
// SVD Line: 6855

unsigned int UART1_UARTPeriphID2 __AT (0x40012FE8);



// ------------------------  Field Item: UART1_UARTPeriphID2_Designer1  ---------------------------
// SVD Line: 6864

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID2_Designer1
//    <name> Designer1 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40012FE8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID2 >> 0) & 0xF), ((UART1_UARTPeriphID2 = (UART1_UARTPeriphID2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: UART1_UARTPeriphID2_Revision  ----------------------------
// SVD Line: 6870

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID2_Revision
//    <name> Revision </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40012FE8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID2 >> 4) & 0xF), ((UART1_UARTPeriphID2 = (UART1_UARTPeriphID2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID2  ------------------------------
// SVD Line: 6855

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID2
//    <name> UARTPeriphID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE8) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID2 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID2 = (UART1_UARTPeriphID2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID2_Designer1 </item>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID2_Revision </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID3  ---------------------------
// SVD Line: 6878

unsigned int UART1_UARTPeriphID3 __AT (0x40012FEC);



// ----------------------  Field Item: UART1_UARTPeriphID3_Configuration  -------------------------
// SVD Line: 6887

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID3_Configuration
//    <name> Configuration </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FEC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID3 >> 0) & 0xFF), ((UART1_UARTPeriphID3 = (UART1_UARTPeriphID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID3  ------------------------------
// SVD Line: 6878

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID3
//    <name> UARTPeriphID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FEC) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID3 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID3 = (UART1_UARTPeriphID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID3_Configuration </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellID0  ---------------------------
// SVD Line: 6895

unsigned int UART1_UARTPCellID0 __AT (0x40012FF0);



// -----------------------  Field Item: UART1_UARTPCellID0_UARTPCellID0  --------------------------
// SVD Line: 6904

//  <item> SFDITEM_FIELD__UART1_UARTPCellID0_UARTPCellID0
//    <name> UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FF0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPCellID0 >> 0) & 0xFF), ((UART1_UARTPCellID0 = (UART1_UARTPCellID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPCellID0  -------------------------------
// SVD Line: 6895

//  <rtree> SFDITEM_REG__UART1_UARTPCellID0
//    <name> UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF0) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellID0 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID0 = (UART1_UARTPCellID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellID0_UARTPCellID0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellID1  ---------------------------
// SVD Line: 6912

unsigned int UART1_UARTPCellID1 __AT (0x40012FF4);



// -----------------------  Field Item: UART1_UARTPCellID1_UARTPCellID1  --------------------------
// SVD Line: 6921

//  <item> SFDITEM_FIELD__UART1_UARTPCellID1_UARTPCellID1
//    <name> UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FF4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPCellID1 >> 0) & 0xFF), ((UART1_UARTPCellID1 = (UART1_UARTPCellID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPCellID1  -------------------------------
// SVD Line: 6912

//  <rtree> SFDITEM_REG__UART1_UARTPCellID1
//    <name> UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF4) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellID1 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID1 = (UART1_UARTPCellID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellID1_UARTPCellID1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellD2  ----------------------------
// SVD Line: 6929

unsigned int UART1_UARTPCellD2 __AT (0x40012FF8);



// -----------------------  Field Item: UART1_UARTPCellD2_UARTPCellID2  ---------------------------
// SVD Line: 6938

//  <item> SFDITEM_FIELD__UART1_UARTPCellD2_UARTPCellID2
//    <name> UARTPCellID2 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FF8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPCellD2 >> 0) & 0xFF), ((UART1_UARTPCellD2 = (UART1_UARTPCellD2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: UART1_UARTPCellD2  -------------------------------
// SVD Line: 6929

//  <rtree> SFDITEM_REG__UART1_UARTPCellD2
//    <name> UARTPCellD2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF8) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellD2 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellD2 = (UART1_UARTPCellD2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellD2_UARTPCellID2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellID3  ---------------------------
// SVD Line: 6946

unsigned int UART1_UARTPCellID3 __AT (0x40012FFC);



// -----------------------  Field Item: UART1_UARTPCellID3_UARTPCellID3  --------------------------
// SVD Line: 6955

//  <item> SFDITEM_FIELD__UART1_UARTPCellID3_UARTPCellID3
//    <name> UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FFC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPCellID3 >> 0) & 0xFF), ((UART1_UARTPCellID3 = (UART1_UARTPCellID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPCellID3  -------------------------------
// SVD Line: 6946

//  <rtree> SFDITEM_REG__UART1_UARTPCellID3
//    <name> UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FFC) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellID3 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID3 = (UART1_UARTPCellID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellID3_UARTPCellID3 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART1  -------------------------------------
// SVD Line: 6170

//  <view> UART1
//    <name> UART1 </name>
//    <item> SFDITEM_REG__UART1_UARTDR </item>
//    <item> SFDITEM_REG__UART1_UARTRSR_UARTECR </item>
//    <item> SFDITEM_REG__UART1_UARTFR </item>
//    <item> SFDITEM_REG__UART1_UARTILPR </item>
//    <item> SFDITEM_REG__UART1_UARTIBRD </item>
//    <item> SFDITEM_REG__UART1_UARTFBRD </item>
//    <item> SFDITEM_REG__UART1_UARTLCR_H </item>
//    <item> SFDITEM_REG__UART1_UARTCR </item>
//    <item> SFDITEM_REG__UART1_UARTIFLS </item>
//    <item> SFDITEM_REG__UART1_UARTIMSC </item>
//    <item> SFDITEM_REG__UART1_UARTRIS </item>
//    <item> SFDITEM_REG__UART1_UARTMIS </item>
//    <item> SFDITEM_REG__UART1_UARTICR </item>
//    <item> SFDITEM_REG__UART1_UARTDMACR </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID0 </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID1 </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID2 </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID3 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellID0 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellID1 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellD2 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellID3 </item>
//  </view>
//  


// ----------------------------  Register Item Address: I2C0_IdRev  -------------------------------
// SVD Line: 6976

unsigned int I2C0_IdRev __AT (0x40013000);



// -----------------------------  Field Item: I2C0_IdRev_RevMinor  --------------------------------
// SVD Line: 6985

//  <item> SFDITEM_FIELD__I2C0_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40013000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_IdRev >> 0) & 0xF), ((I2C0_IdRev = (I2C0_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C0_IdRev_RevMajor  --------------------------------
// SVD Line: 6991

//  <item> SFDITEM_FIELD__I2C0_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40013000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_IdRev >> 4) & 0xF), ((I2C0_IdRev = (I2C0_IdRev & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C0_IdRev_ID  -----------------------------------
// SVD Line: 6997

//  <item> SFDITEM_FIELD__I2C0_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40013000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C0_IdRev >> 8) & 0xFFFFFF), ((I2C0_IdRev = (I2C0_IdRev & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_IdRev  -----------------------------------
// SVD Line: 6976

//  <rtree> SFDITEM_REG__I2C0_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013000) reg description: </i>
//    <loc> ( (unsigned int)((I2C0_IdRev >> 0) & 0xFFFFFFFF), ((I2C0_IdRev = (I2C0_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__I2C0_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__I2C0_IdRev_ID </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_Cfg  --------------------------------
// SVD Line: 7005

unsigned int I2C0_Cfg __AT (0x40013010);



// ------------------------------  Field Item: I2C0_Cfg_FIFOSize  ---------------------------------
// SVD Line: 7014

//  <item> SFDITEM_FIELD__I2C0_Cfg_FIFOSize
//    <name> FIFOSize </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40013010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_Cfg >> 0) & 0x3), ((I2C0_Cfg = (I2C0_Cfg & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_Cfg  ------------------------------------
// SVD Line: 7005

//  <rtree> SFDITEM_REG__I2C0_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013010) reg description: </i>
//    <loc> ( (unsigned int)((I2C0_Cfg >> 0) & 0xFFFFFFFF), ((I2C0_Cfg = (I2C0_Cfg & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_Cfg_FIFOSize </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_IntEn  -------------------------------
// SVD Line: 7022

unsigned int I2C0_IntEn __AT (0x40013014);



// ----------------------------  Field Item: I2C0_IntEn_FIFOEmpty  --------------------------------
// SVD Line: 7031

//  <item> SFDITEM_FIELD__I2C0_IntEn_FIFOEmpty
//    <name> FIFOEmpty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_IntEn ) </loc>
//      <o.0..0> FIFOEmpty
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_IntEn_FIFOFull  --------------------------------
// SVD Line: 7037

//  <item> SFDITEM_FIELD__I2C0_IntEn_FIFOFull
//    <name> FIFOFull </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_IntEn ) </loc>
//      <o.1..1> FIFOFull
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_IntEn_FIFOHalf  --------------------------------
// SVD Line: 7043

//  <item> SFDITEM_FIELD__I2C0_IntEn_FIFOHalf
//    <name> FIFOHalf </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_IntEn ) </loc>
//      <o.2..2> FIFOHalf
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_IntEn_AddrHit  ---------------------------------
// SVD Line: 7049

//  <item> SFDITEM_FIELD__I2C0_IntEn_AddrHit
//    <name> AddrHit </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_IntEn ) </loc>
//      <o.3..3> AddrHit
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_IntEn_ArbLose  ---------------------------------
// SVD Line: 7055

//  <item> SFDITEM_FIELD__I2C0_IntEn_ArbLose
//    <name> ArbLose </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_IntEn ) </loc>
//      <o.4..4> ArbLose
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_IntEn_Stop  ----------------------------------
// SVD Line: 7061

//  <item> SFDITEM_FIELD__I2C0_IntEn_Stop
//    <name> Stop </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_IntEn ) </loc>
//      <o.5..5> Stop
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_IntEn_Start  ----------------------------------
// SVD Line: 7067

//  <item> SFDITEM_FIELD__I2C0_IntEn_Start
//    <name> Start </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_IntEn ) </loc>
//      <o.6..6> Start
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_IntEn_ByteTrans  --------------------------------
// SVD Line: 7073

//  <item> SFDITEM_FIELD__I2C0_IntEn_ByteTrans
//    <name> ByteTrans </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_IntEn ) </loc>
//      <o.7..7> ByteTrans
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_IntEn_ByteRecv  --------------------------------
// SVD Line: 7079

//  <item> SFDITEM_FIELD__I2C0_IntEn_ByteRecv
//    <name> ByteRecv </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_IntEn ) </loc>
//      <o.8..8> ByteRecv
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_IntEn_Cmpl  ----------------------------------
// SVD Line: 7085

//  <item> SFDITEM_FIELD__I2C0_IntEn_Cmpl
//    <name> Cmpl </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_IntEn ) </loc>
//      <o.9..9> Cmpl
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_IntEn  -----------------------------------
// SVD Line: 7022

//  <rtree> SFDITEM_REG__I2C0_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013014) reg description: </i>
//    <loc> ( (unsigned int)((I2C0_IntEn >> 0) & 0xFFFFFFFF), ((I2C0_IntEn = (I2C0_IntEn & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_IntEn_FIFOEmpty </item>
//    <item> SFDITEM_FIELD__I2C0_IntEn_FIFOFull </item>
//    <item> SFDITEM_FIELD__I2C0_IntEn_FIFOHalf </item>
//    <item> SFDITEM_FIELD__I2C0_IntEn_AddrHit </item>
//    <item> SFDITEM_FIELD__I2C0_IntEn_ArbLose </item>
//    <item> SFDITEM_FIELD__I2C0_IntEn_Stop </item>
//    <item> SFDITEM_FIELD__I2C0_IntEn_Start </item>
//    <item> SFDITEM_FIELD__I2C0_IntEn_ByteTrans </item>
//    <item> SFDITEM_FIELD__I2C0_IntEn_ByteRecv </item>
//    <item> SFDITEM_FIELD__I2C0_IntEn_Cmpl </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C0_Status  -------------------------------
// SVD Line: 7093

unsigned int I2C0_Status __AT (0x40013018);



// ----------------------------  Field Item: I2C0_Status_FIFOEmpty  -------------------------------
// SVD Line: 7102

//  <item> SFDITEM_FIELD__I2C0_Status_FIFOEmpty
//    <name> FIFOEmpty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.0..0> FIFOEmpty
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_Status_FIFOFull  --------------------------------
// SVD Line: 7108

//  <item> SFDITEM_FIELD__I2C0_Status_FIFOFull
//    <name> FIFOFull </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.1..1> FIFOFull
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_Status_FIFOHalf  --------------------------------
// SVD Line: 7114

//  <item> SFDITEM_FIELD__I2C0_Status_FIFOHalf
//    <name> FIFOHalf </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.2..2> FIFOHalf
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_Status_AddrHit  --------------------------------
// SVD Line: 7120

//  <item> SFDITEM_FIELD__I2C0_Status_AddrHit
//    <name> AddrHit </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.3..3> AddrHit
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_Status_ArbLose  --------------------------------
// SVD Line: 7126

//  <item> SFDITEM_FIELD__I2C0_Status_ArbLose
//    <name> ArbLose </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.4..4> ArbLose
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_Status_Stop  ----------------------------------
// SVD Line: 7132

//  <item> SFDITEM_FIELD__I2C0_Status_Stop
//    <name> Stop </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.5..5> Stop
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_Status_Start  ---------------------------------
// SVD Line: 7138

//  <item> SFDITEM_FIELD__I2C0_Status_Start
//    <name> Start </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.6..6> Start
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_Status_ByteTrans  -------------------------------
// SVD Line: 7144

//  <item> SFDITEM_FIELD__I2C0_Status_ByteTrans
//    <name> ByteTrans </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.7..7> ByteTrans
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_Status_ByteRecv  --------------------------------
// SVD Line: 7150

//  <item> SFDITEM_FIELD__I2C0_Status_ByteRecv
//    <name> ByteRecv </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.8..8> ByteRecv
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_Status_Cmpl  ----------------------------------
// SVD Line: 7156

//  <item> SFDITEM_FIELD__I2C0_Status_Cmpl
//    <name> Cmpl </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.9..9> Cmpl
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_Status_ACK  ----------------------------------
// SVD Line: 7162

//  <item> SFDITEM_FIELD__I2C0_Status_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.10..10> ACK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_Status_BusBusy  --------------------------------
// SVD Line: 7168

//  <item> SFDITEM_FIELD__I2C0_Status_BusBusy
//    <name> BusBusy </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.11..11> BusBusy
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_Status_GenCall  --------------------------------
// SVD Line: 7174

//  <item> SFDITEM_FIELD__I2C0_Status_GenCall
//    <name> GenCall </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.12..12> GenCall
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_Status_LineSCL  --------------------------------
// SVD Line: 7180

//  <item> SFDITEM_FIELD__I2C0_Status_LineSCL
//    <name> LineSCL </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.13..13> LineSCL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_Status_LineSDA  --------------------------------
// SVD Line: 7186

//  <item> SFDITEM_FIELD__I2C0_Status_LineSDA
//    <name> LineSDA </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Status ) </loc>
//      <o.14..14> LineSDA
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_Status  ----------------------------------
// SVD Line: 7093

//  <rtree> SFDITEM_REG__I2C0_Status
//    <name> Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013018) reg description: </i>
//    <loc> ( (unsigned int)((I2C0_Status >> 0) & 0xFFFFFFFF), ((I2C0_Status = (I2C0_Status & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_Status_FIFOEmpty </item>
//    <item> SFDITEM_FIELD__I2C0_Status_FIFOFull </item>
//    <item> SFDITEM_FIELD__I2C0_Status_FIFOHalf </item>
//    <item> SFDITEM_FIELD__I2C0_Status_AddrHit </item>
//    <item> SFDITEM_FIELD__I2C0_Status_ArbLose </item>
//    <item> SFDITEM_FIELD__I2C0_Status_Stop </item>
//    <item> SFDITEM_FIELD__I2C0_Status_Start </item>
//    <item> SFDITEM_FIELD__I2C0_Status_ByteTrans </item>
//    <item> SFDITEM_FIELD__I2C0_Status_ByteRecv </item>
//    <item> SFDITEM_FIELD__I2C0_Status_Cmpl </item>
//    <item> SFDITEM_FIELD__I2C0_Status_ACK </item>
//    <item> SFDITEM_FIELD__I2C0_Status_BusBusy </item>
//    <item> SFDITEM_FIELD__I2C0_Status_GenCall </item>
//    <item> SFDITEM_FIELD__I2C0_Status_LineSCL </item>
//    <item> SFDITEM_FIELD__I2C0_Status_LineSDA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_Addr  --------------------------------
// SVD Line: 7194

unsigned int I2C0_Addr __AT (0x4001301C);



// -------------------------------  Field Item: I2C0_Addr_Addr  -----------------------------------
// SVD Line: 7203

//  <item> SFDITEM_FIELD__I2C0_Addr_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4001301C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C0_Addr >> 0) & 0x3FF), ((I2C0_Addr = (I2C0_Addr & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_Addr  -----------------------------------
// SVD Line: 7194

//  <rtree> SFDITEM_REG__I2C0_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001301C) reg description: </i>
//    <loc> ( (unsigned int)((I2C0_Addr >> 0) & 0xFFFFFFFF), ((I2C0_Addr = (I2C0_Addr & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_Addr_Addr </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_Data  --------------------------------
// SVD Line: 7211

unsigned int I2C0_Data __AT (0x40013020);



// -------------------------------  Field Item: I2C0_Data_Data  -----------------------------------
// SVD Line: 7220

//  <item> SFDITEM_FIELD__I2C0_Data_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40013020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_Data >> 0) & 0xFF), ((I2C0_Data = (I2C0_Data & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_Data  -----------------------------------
// SVD Line: 7211

//  <rtree> SFDITEM_REG__I2C0_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013020) reg description: </i>
//    <loc> ( (unsigned int)((I2C0_Data >> 0) & 0xFFFFFFFF), ((I2C0_Data = (I2C0_Data & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_Data_Data </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_Ctrl  --------------------------------
// SVD Line: 7228

unsigned int I2C0_Ctrl __AT (0x40013024);



// ------------------------------  Field Item: I2C0_Ctrl_DataCnt  ---------------------------------
// SVD Line: 7237

//  <item> SFDITEM_FIELD__I2C0_Ctrl_DataCnt
//    <name> DataCnt </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40013024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_Ctrl >> 0) & 0xFF), ((I2C0_Ctrl = (I2C0_Ctrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C0_Ctrl_Dir  -----------------------------------
// SVD Line: 7243

//  <item> SFDITEM_FIELD__I2C0_Ctrl_Dir
//    <name> Dir </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Ctrl ) </loc>
//      <o.8..8> Dir
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_Ctrl_Phase_stop  --------------------------------
// SVD Line: 7249

//  <item> SFDITEM_FIELD__I2C0_Ctrl_Phase_stop
//    <name> Phase_stop </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Ctrl ) </loc>
//      <o.9..9> Phase_stop
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_Ctrl_Phase_data  --------------------------------
// SVD Line: 7255

//  <item> SFDITEM_FIELD__I2C0_Ctrl_Phase_data
//    <name> Phase_data </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Ctrl ) </loc>
//      <o.10..10> Phase_data
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_Ctrl_Phase_addr  --------------------------------
// SVD Line: 7261

//  <item> SFDITEM_FIELD__I2C0_Ctrl_Phase_addr
//    <name> Phase_addr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Ctrl ) </loc>
//      <o.11..11> Phase_addr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_Ctrl_Phase_start  -------------------------------
// SVD Line: 7267

//  <item> SFDITEM_FIELD__I2C0_Ctrl_Phase_start
//    <name> Phase_start </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Ctrl ) </loc>
//      <o.12..12> Phase_start
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_Ctrl  -----------------------------------
// SVD Line: 7228

//  <rtree> SFDITEM_REG__I2C0_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013024) reg description: </i>
//    <loc> ( (unsigned int)((I2C0_Ctrl >> 0) & 0xFFFFFFFF), ((I2C0_Ctrl = (I2C0_Ctrl & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_Ctrl_DataCnt </item>
//    <item> SFDITEM_FIELD__I2C0_Ctrl_Dir </item>
//    <item> SFDITEM_FIELD__I2C0_Ctrl_Phase_stop </item>
//    <item> SFDITEM_FIELD__I2C0_Ctrl_Phase_data </item>
//    <item> SFDITEM_FIELD__I2C0_Ctrl_Phase_addr </item>
//    <item> SFDITEM_FIELD__I2C0_Ctrl_Phase_start </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_Cmd  --------------------------------
// SVD Line: 7275

unsigned int I2C0_Cmd __AT (0x40013028);



// --------------------------------  Field Item: I2C0_Cmd_CMD  ------------------------------------
// SVD Line: 7284

//  <item> SFDITEM_FIELD__I2C0_Cmd_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40013028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_Cmd >> 0) & 0x7), ((I2C0_Cmd = (I2C0_Cmd & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_Cmd  ------------------------------------
// SVD Line: 7275

//  <rtree> SFDITEM_REG__I2C0_Cmd
//    <name> Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013028) reg description: </i>
//    <loc> ( (unsigned int)((I2C0_Cmd >> 0) & 0xFFFFFFFF), ((I2C0_Cmd = (I2C0_Cmd & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_Cmd_CMD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_Setup  -------------------------------
// SVD Line: 7292

unsigned int I2C0_Setup __AT (0x4001302C);



// ------------------------------  Field Item: I2C0_Setup_IICEn  ----------------------------------
// SVD Line: 7301

//  <item> SFDITEM_FIELD__I2C0_Setup_IICEn
//    <name> IICEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001302C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Setup ) </loc>
//      <o.0..0> IICEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C0_Setup_Addressing  -------------------------------
// SVD Line: 7307

//  <item> SFDITEM_FIELD__I2C0_Setup_Addressing
//    <name> Addressing </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001302C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Setup ) </loc>
//      <o.1..1> Addressing
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_Setup_Master  ---------------------------------
// SVD Line: 7313

//  <item> SFDITEM_FIELD__I2C0_Setup_Master
//    <name> Master </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001302C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Setup ) </loc>
//      <o.2..2> Master
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_Setup_DMAEn  ----------------------------------
// SVD Line: 7319

//  <item> SFDITEM_FIELD__I2C0_Setup_DMAEn
//    <name> DMAEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001302C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Setup ) </loc>
//      <o.3..3> DMAEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C0_Setup_T_SCLHi  ---------------------------------
// SVD Line: 7325

//  <item> SFDITEM_FIELD__I2C0_Setup_T_SCLHi
//    <name> T_SCLHi </name>
//    <rw> 
//    <i> [Bits 12..4] RW (@ 0x4001302C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C0_Setup >> 4) & 0x1FF), ((I2C0_Setup = (I2C0_Setup & ~(0x1FFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2C0_Setup_T_SCLRatio  -------------------------------
// SVD Line: 7331

//  <item> SFDITEM_FIELD__I2C0_Setup_T_SCLRatio
//    <name> T_SCLRatio </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001302C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_Setup ) </loc>
//      <o.13..13> T_SCLRatio
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C0_Setup  -----------------------------------
// SVD Line: 7292

//  <rtree> SFDITEM_REG__I2C0_Setup
//    <name> Setup </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001302C) reg description: </i>
//    <loc> ( (unsigned int)((I2C0_Setup >> 0) & 0xFFFFFFFF), ((I2C0_Setup = (I2C0_Setup & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_Setup_IICEn </item>
//    <item> SFDITEM_FIELD__I2C0_Setup_Addressing </item>
//    <item> SFDITEM_FIELD__I2C0_Setup_Master </item>
//    <item> SFDITEM_FIELD__I2C0_Setup_DMAEn </item>
//    <item> SFDITEM_FIELD__I2C0_Setup_T_SCLHi </item>
//    <item> SFDITEM_FIELD__I2C0_Setup_T_SCLRatio </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_TPM  --------------------------------
// SVD Line: 7339

unsigned int I2C0_TPM __AT (0x40013030);



// --------------------------------  Field Item: I2C0_TPM_TPM  ------------------------------------
// SVD Line: 7348

//  <item> SFDITEM_FIELD__I2C0_TPM_TPM
//    <name> TPM </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40013030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_TPM >> 0) & 0x1F), ((I2C0_TPM = (I2C0_TPM & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_TPM  ------------------------------------
// SVD Line: 7339

//  <rtree> SFDITEM_REG__I2C0_TPM
//    <name> TPM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013030) reg description: </i>
//    <loc> ( (unsigned int)((I2C0_TPM >> 0) & 0xFFFFFFFF), ((I2C0_TPM = (I2C0_TPM & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_TPM_TPM </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C0  -------------------------------------
// SVD Line: 6965

//  <view> I2C0
//    <name> I2C0 </name>
//    <item> SFDITEM_REG__I2C0_IdRev </item>
//    <item> SFDITEM_REG__I2C0_Cfg </item>
//    <item> SFDITEM_REG__I2C0_IntEn </item>
//    <item> SFDITEM_REG__I2C0_Status </item>
//    <item> SFDITEM_REG__I2C0_Addr </item>
//    <item> SFDITEM_REG__I2C0_Data </item>
//    <item> SFDITEM_REG__I2C0_Ctrl </item>
//    <item> SFDITEM_REG__I2C0_Cmd </item>
//    <item> SFDITEM_REG__I2C0_Setup </item>
//    <item> SFDITEM_REG__I2C0_TPM </item>
//  </view>
//  


// ----------------------------  Register Item Address: I2C1_IdRev  -------------------------------
// SVD Line: 7369

unsigned int I2C1_IdRev __AT (0x40014000);



// -----------------------------  Field Item: I2C1_IdRev_RevMinor  --------------------------------
// SVD Line: 7378

//  <item> SFDITEM_FIELD__I2C1_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40014000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_IdRev >> 0) & 0xF), ((I2C1_IdRev = (I2C1_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C1_IdRev_RevMajor  --------------------------------
// SVD Line: 7384

//  <item> SFDITEM_FIELD__I2C1_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40014000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_IdRev >> 4) & 0xF), ((I2C1_IdRev = (I2C1_IdRev & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C1_IdRev_ID  -----------------------------------
// SVD Line: 7390

//  <item> SFDITEM_FIELD__I2C1_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40014000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C1_IdRev >> 8) & 0xFFFFFF), ((I2C1_IdRev = (I2C1_IdRev & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2C1_IdRev  -----------------------------------
// SVD Line: 7369

//  <rtree> SFDITEM_REG__I2C1_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014000) reg description: </i>
//    <loc> ( (unsigned int)((I2C1_IdRev >> 0) & 0xFFFFFFFF), ((I2C1_IdRev = (I2C1_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__I2C1_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__I2C1_IdRev_ID </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_Cfg  --------------------------------
// SVD Line: 7398

unsigned int I2C1_Cfg __AT (0x40014010);



// ------------------------------  Field Item: I2C1_Cfg_FIFOSize  ---------------------------------
// SVD Line: 7407

//  <item> SFDITEM_FIELD__I2C1_Cfg_FIFOSize
//    <name> FIFOSize </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40014010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_Cfg >> 0) & 0x3), ((I2C1_Cfg = (I2C1_Cfg & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_Cfg  ------------------------------------
// SVD Line: 7398

//  <rtree> SFDITEM_REG__I2C1_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014010) reg description: </i>
//    <loc> ( (unsigned int)((I2C1_Cfg >> 0) & 0xFFFFFFFF), ((I2C1_Cfg = (I2C1_Cfg & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_Cfg_FIFOSize </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_IntEn  -------------------------------
// SVD Line: 7415

unsigned int I2C1_IntEn __AT (0x40014014);



// ----------------------------  Field Item: I2C1_IntEn_FIFOEmpty  --------------------------------
// SVD Line: 7424

//  <item> SFDITEM_FIELD__I2C1_IntEn_FIFOEmpty
//    <name> FIFOEmpty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_IntEn ) </loc>
//      <o.0..0> FIFOEmpty
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_IntEn_FIFOFull  --------------------------------
// SVD Line: 7430

//  <item> SFDITEM_FIELD__I2C1_IntEn_FIFOFull
//    <name> FIFOFull </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_IntEn ) </loc>
//      <o.1..1> FIFOFull
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_IntEn_FIFOHalf  --------------------------------
// SVD Line: 7436

//  <item> SFDITEM_FIELD__I2C1_IntEn_FIFOHalf
//    <name> FIFOHalf </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_IntEn ) </loc>
//      <o.2..2> FIFOHalf
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_IntEn_AddrHit  ---------------------------------
// SVD Line: 7442

//  <item> SFDITEM_FIELD__I2C1_IntEn_AddrHit
//    <name> AddrHit </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_IntEn ) </loc>
//      <o.3..3> AddrHit
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_IntEn_ArbLose  ---------------------------------
// SVD Line: 7448

//  <item> SFDITEM_FIELD__I2C1_IntEn_ArbLose
//    <name> ArbLose </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40014014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_IntEn ) </loc>
//      <o.4..4> ArbLose
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_IntEn_Stop  ----------------------------------
// SVD Line: 7454

//  <item> SFDITEM_FIELD__I2C1_IntEn_Stop
//    <name> Stop </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40014014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_IntEn ) </loc>
//      <o.5..5> Stop
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_IntEn_Start  ----------------------------------
// SVD Line: 7460

//  <item> SFDITEM_FIELD__I2C1_IntEn_Start
//    <name> Start </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40014014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_IntEn ) </loc>
//      <o.6..6> Start
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C1_IntEn_ByteTrans  --------------------------------
// SVD Line: 7466

//  <item> SFDITEM_FIELD__I2C1_IntEn_ByteTrans
//    <name> ByteTrans </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_IntEn ) </loc>
//      <o.7..7> ByteTrans
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_IntEn_ByteRecv  --------------------------------
// SVD Line: 7472

//  <item> SFDITEM_FIELD__I2C1_IntEn_ByteRecv
//    <name> ByteRecv </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40014014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_IntEn ) </loc>
//      <o.8..8> ByteRecv
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_IntEn_Cmpl  ----------------------------------
// SVD Line: 7478

//  <item> SFDITEM_FIELD__I2C1_IntEn_Cmpl
//    <name> Cmpl </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_IntEn ) </loc>
//      <o.9..9> Cmpl
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C1_IntEn  -----------------------------------
// SVD Line: 7415

//  <rtree> SFDITEM_REG__I2C1_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014014) reg description: </i>
//    <loc> ( (unsigned int)((I2C1_IntEn >> 0) & 0xFFFFFFFF), ((I2C1_IntEn = (I2C1_IntEn & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_IntEn_FIFOEmpty </item>
//    <item> SFDITEM_FIELD__I2C1_IntEn_FIFOFull </item>
//    <item> SFDITEM_FIELD__I2C1_IntEn_FIFOHalf </item>
//    <item> SFDITEM_FIELD__I2C1_IntEn_AddrHit </item>
//    <item> SFDITEM_FIELD__I2C1_IntEn_ArbLose </item>
//    <item> SFDITEM_FIELD__I2C1_IntEn_Stop </item>
//    <item> SFDITEM_FIELD__I2C1_IntEn_Start </item>
//    <item> SFDITEM_FIELD__I2C1_IntEn_ByteTrans </item>
//    <item> SFDITEM_FIELD__I2C1_IntEn_ByteRecv </item>
//    <item> SFDITEM_FIELD__I2C1_IntEn_Cmpl </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2C1_Status  -------------------------------
// SVD Line: 7486

unsigned int I2C1_Status __AT (0x40014018);



// ----------------------------  Field Item: I2C1_Status_FIFOEmpty  -------------------------------
// SVD Line: 7495

//  <item> SFDITEM_FIELD__I2C1_Status_FIFOEmpty
//    <name> FIFOEmpty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.0..0> FIFOEmpty
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C1_Status_FIFOFull  --------------------------------
// SVD Line: 7501

//  <item> SFDITEM_FIELD__I2C1_Status_FIFOFull
//    <name> FIFOFull </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.1..1> FIFOFull
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C1_Status_FIFOHalf  --------------------------------
// SVD Line: 7507

//  <item> SFDITEM_FIELD__I2C1_Status_FIFOHalf
//    <name> FIFOHalf </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.2..2> FIFOHalf
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_Status_AddrHit  --------------------------------
// SVD Line: 7513

//  <item> SFDITEM_FIELD__I2C1_Status_AddrHit
//    <name> AddrHit </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.3..3> AddrHit
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_Status_ArbLose  --------------------------------
// SVD Line: 7519

//  <item> SFDITEM_FIELD__I2C1_Status_ArbLose
//    <name> ArbLose </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.4..4> ArbLose
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_Status_Stop  ----------------------------------
// SVD Line: 7525

//  <item> SFDITEM_FIELD__I2C1_Status_Stop
//    <name> Stop </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.5..5> Stop
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_Status_Start  ---------------------------------
// SVD Line: 7531

//  <item> SFDITEM_FIELD__I2C1_Status_Start
//    <name> Start </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.6..6> Start
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C1_Status_ByteTrans  -------------------------------
// SVD Line: 7537

//  <item> SFDITEM_FIELD__I2C1_Status_ByteTrans
//    <name> ByteTrans </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.7..7> ByteTrans
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C1_Status_ByteRecv  --------------------------------
// SVD Line: 7543

//  <item> SFDITEM_FIELD__I2C1_Status_ByteRecv
//    <name> ByteRecv </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.8..8> ByteRecv
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_Status_Cmpl  ----------------------------------
// SVD Line: 7549

//  <item> SFDITEM_FIELD__I2C1_Status_Cmpl
//    <name> Cmpl </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.9..9> Cmpl
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_Status_ACK  ----------------------------------
// SVD Line: 7555

//  <item> SFDITEM_FIELD__I2C1_Status_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.10..10> ACK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_Status_BusBusy  --------------------------------
// SVD Line: 7561

//  <item> SFDITEM_FIELD__I2C1_Status_BusBusy
//    <name> BusBusy </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.11..11> BusBusy
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_Status_GenCall  --------------------------------
// SVD Line: 7567

//  <item> SFDITEM_FIELD__I2C1_Status_GenCall
//    <name> GenCall </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.12..12> GenCall
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_Status_LineSCL  --------------------------------
// SVD Line: 7573

//  <item> SFDITEM_FIELD__I2C1_Status_LineSCL
//    <name> LineSCL </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.13..13> LineSCL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_Status_LineSDA  --------------------------------
// SVD Line: 7579

//  <item> SFDITEM_FIELD__I2C1_Status_LineSDA
//    <name> LineSDA </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40014018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Status ) </loc>
//      <o.14..14> LineSDA
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C1_Status  ----------------------------------
// SVD Line: 7486

//  <rtree> SFDITEM_REG__I2C1_Status
//    <name> Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014018) reg description: </i>
//    <loc> ( (unsigned int)((I2C1_Status >> 0) & 0xFFFFFFFF), ((I2C1_Status = (I2C1_Status & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_Status_FIFOEmpty </item>
//    <item> SFDITEM_FIELD__I2C1_Status_FIFOFull </item>
//    <item> SFDITEM_FIELD__I2C1_Status_FIFOHalf </item>
//    <item> SFDITEM_FIELD__I2C1_Status_AddrHit </item>
//    <item> SFDITEM_FIELD__I2C1_Status_ArbLose </item>
//    <item> SFDITEM_FIELD__I2C1_Status_Stop </item>
//    <item> SFDITEM_FIELD__I2C1_Status_Start </item>
//    <item> SFDITEM_FIELD__I2C1_Status_ByteTrans </item>
//    <item> SFDITEM_FIELD__I2C1_Status_ByteRecv </item>
//    <item> SFDITEM_FIELD__I2C1_Status_Cmpl </item>
//    <item> SFDITEM_FIELD__I2C1_Status_ACK </item>
//    <item> SFDITEM_FIELD__I2C1_Status_BusBusy </item>
//    <item> SFDITEM_FIELD__I2C1_Status_GenCall </item>
//    <item> SFDITEM_FIELD__I2C1_Status_LineSCL </item>
//    <item> SFDITEM_FIELD__I2C1_Status_LineSDA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_Addr  --------------------------------
// SVD Line: 7587

unsigned int I2C1_Addr __AT (0x4001401C);



// -------------------------------  Field Item: I2C1_Addr_Addr  -----------------------------------
// SVD Line: 7596

//  <item> SFDITEM_FIELD__I2C1_Addr_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4001401C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_Addr >> 0) & 0x3FF), ((I2C1_Addr = (I2C1_Addr & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_Addr  -----------------------------------
// SVD Line: 7587

//  <rtree> SFDITEM_REG__I2C1_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001401C) reg description: </i>
//    <loc> ( (unsigned int)((I2C1_Addr >> 0) & 0xFFFFFFFF), ((I2C1_Addr = (I2C1_Addr & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_Addr_Addr </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_Data  --------------------------------
// SVD Line: 7604

unsigned int I2C1_Data __AT (0x40014020);



// -------------------------------  Field Item: I2C1_Data_Data  -----------------------------------
// SVD Line: 7613

//  <item> SFDITEM_FIELD__I2C1_Data_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40014020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_Data >> 0) & 0xFF), ((I2C1_Data = (I2C1_Data & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_Data  -----------------------------------
// SVD Line: 7604

//  <rtree> SFDITEM_REG__I2C1_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014020) reg description: </i>
//    <loc> ( (unsigned int)((I2C1_Data >> 0) & 0xFFFFFFFF), ((I2C1_Data = (I2C1_Data & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_Data_Data </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_Ctrl  --------------------------------
// SVD Line: 7621

unsigned int I2C1_Ctrl __AT (0x40014024);



// ------------------------------  Field Item: I2C1_Ctrl_DataCnt  ---------------------------------
// SVD Line: 7630

//  <item> SFDITEM_FIELD__I2C1_Ctrl_DataCnt
//    <name> DataCnt </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40014024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_Ctrl >> 0) & 0xFF), ((I2C1_Ctrl = (I2C1_Ctrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C1_Ctrl_Dir  -----------------------------------
// SVD Line: 7636

//  <item> SFDITEM_FIELD__I2C1_Ctrl_Dir
//    <name> Dir </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40014024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Ctrl ) </loc>
//      <o.8..8> Dir
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C1_Ctrl_Phase_stop  --------------------------------
// SVD Line: 7642

//  <item> SFDITEM_FIELD__I2C1_Ctrl_Phase_stop
//    <name> Phase_stop </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40014024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Ctrl ) </loc>
//      <o.9..9> Phase_stop
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C1_Ctrl_Phase_data  --------------------------------
// SVD Line: 7648

//  <item> SFDITEM_FIELD__I2C1_Ctrl_Phase_data
//    <name> Phase_data </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40014024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Ctrl ) </loc>
//      <o.10..10> Phase_data
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C1_Ctrl_Phase_addr  --------------------------------
// SVD Line: 7654

//  <item> SFDITEM_FIELD__I2C1_Ctrl_Phase_addr
//    <name> Phase_addr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40014024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Ctrl ) </loc>
//      <o.11..11> Phase_addr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C1_Ctrl_Phase_start  -------------------------------
// SVD Line: 7660

//  <item> SFDITEM_FIELD__I2C1_Ctrl_Phase_start
//    <name> Phase_start </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40014024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Ctrl ) </loc>
//      <o.12..12> Phase_start
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_Ctrl  -----------------------------------
// SVD Line: 7621

//  <rtree> SFDITEM_REG__I2C1_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014024) reg description: </i>
//    <loc> ( (unsigned int)((I2C1_Ctrl >> 0) & 0xFFFFFFFF), ((I2C1_Ctrl = (I2C1_Ctrl & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_Ctrl_DataCnt </item>
//    <item> SFDITEM_FIELD__I2C1_Ctrl_Dir </item>
//    <item> SFDITEM_FIELD__I2C1_Ctrl_Phase_stop </item>
//    <item> SFDITEM_FIELD__I2C1_Ctrl_Phase_data </item>
//    <item> SFDITEM_FIELD__I2C1_Ctrl_Phase_addr </item>
//    <item> SFDITEM_FIELD__I2C1_Ctrl_Phase_start </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_Cmd  --------------------------------
// SVD Line: 7668

unsigned int I2C1_Cmd __AT (0x40014028);



// --------------------------------  Field Item: I2C1_Cmd_CMD  ------------------------------------
// SVD Line: 7677

//  <item> SFDITEM_FIELD__I2C1_Cmd_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40014028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_Cmd >> 0) & 0x7), ((I2C1_Cmd = (I2C1_Cmd & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_Cmd  ------------------------------------
// SVD Line: 7668

//  <rtree> SFDITEM_REG__I2C1_Cmd
//    <name> Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014028) reg description: </i>
//    <loc> ( (unsigned int)((I2C1_Cmd >> 0) & 0xFFFFFFFF), ((I2C1_Cmd = (I2C1_Cmd & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_Cmd_CMD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_Setup  -------------------------------
// SVD Line: 7685

unsigned int I2C1_Setup __AT (0x4001402C);



// ------------------------------  Field Item: I2C1_Setup_IICEn  ----------------------------------
// SVD Line: 7694

//  <item> SFDITEM_FIELD__I2C1_Setup_IICEn
//    <name> IICEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001402C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Setup ) </loc>
//      <o.0..0> IICEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C1_Setup_Addressing  -------------------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__I2C1_Setup_Addressing
//    <name> Addressing </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001402C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Setup ) </loc>
//      <o.1..1> Addressing
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_Setup_Master  ---------------------------------
// SVD Line: 7706

//  <item> SFDITEM_FIELD__I2C1_Setup_Master
//    <name> Master </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001402C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Setup ) </loc>
//      <o.2..2> Master
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_Setup_DMAEn  ----------------------------------
// SVD Line: 7712

//  <item> SFDITEM_FIELD__I2C1_Setup_DMAEn
//    <name> DMAEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001402C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Setup ) </loc>
//      <o.3..3> DMAEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C1_Setup_T_SCLHi  ---------------------------------
// SVD Line: 7718

//  <item> SFDITEM_FIELD__I2C1_Setup_T_SCLHi
//    <name> T_SCLHi </name>
//    <rw> 
//    <i> [Bits 12..4] RW (@ 0x4001402C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_Setup >> 4) & 0x1FF), ((I2C1_Setup = (I2C1_Setup & ~(0x1FFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2C1_Setup_T_SCLRatio  -------------------------------
// SVD Line: 7724

//  <item> SFDITEM_FIELD__I2C1_Setup_T_SCLRatio
//    <name> T_SCLRatio </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001402C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_Setup ) </loc>
//      <o.13..13> T_SCLRatio
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C1_Setup  -----------------------------------
// SVD Line: 7685

//  <rtree> SFDITEM_REG__I2C1_Setup
//    <name> Setup </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001402C) reg description: </i>
//    <loc> ( (unsigned int)((I2C1_Setup >> 0) & 0xFFFFFFFF), ((I2C1_Setup = (I2C1_Setup & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_Setup_IICEn </item>
//    <item> SFDITEM_FIELD__I2C1_Setup_Addressing </item>
//    <item> SFDITEM_FIELD__I2C1_Setup_Master </item>
//    <item> SFDITEM_FIELD__I2C1_Setup_DMAEn </item>
//    <item> SFDITEM_FIELD__I2C1_Setup_T_SCLHi </item>
//    <item> SFDITEM_FIELD__I2C1_Setup_T_SCLRatio </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_TPM  --------------------------------
// SVD Line: 7732

unsigned int I2C1_TPM __AT (0x40014030);



// --------------------------------  Field Item: I2C1_TPM_TPM  ------------------------------------
// SVD Line: 7741

//  <item> SFDITEM_FIELD__I2C1_TPM_TPM
//    <name> TPM </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40014030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_TPM >> 0) & 0x1F), ((I2C1_TPM = (I2C1_TPM & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_TPM  ------------------------------------
// SVD Line: 7732

//  <rtree> SFDITEM_REG__I2C1_TPM
//    <name> TPM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40014030) reg description: </i>
//    <loc> ( (unsigned int)((I2C1_TPM >> 0) & 0xFFFFFFFF), ((I2C1_TPM = (I2C1_TPM & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_TPM_TPM </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C1  -------------------------------------
// SVD Line: 7358

//  <view> I2C1
//    <name> I2C1 </name>
//    <item> SFDITEM_REG__I2C1_IdRev </item>
//    <item> SFDITEM_REG__I2C1_Cfg </item>
//    <item> SFDITEM_REG__I2C1_IntEn </item>
//    <item> SFDITEM_REG__I2C1_Status </item>
//    <item> SFDITEM_REG__I2C1_Addr </item>
//    <item> SFDITEM_REG__I2C1_Data </item>
//    <item> SFDITEM_REG__I2C1_Ctrl </item>
//    <item> SFDITEM_REG__I2C1_Cmd </item>
//    <item> SFDITEM_REG__I2C1_Setup </item>
//    <item> SFDITEM_REG__I2C1_TPM </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIO0_IdRev  -------------------------------
// SVD Line: 7762

unsigned int GPIO0_IdRev __AT (0x40015000);



// ----------------------------  Field Item: GPIO0_IdRev_RevMinor  --------------------------------
// SVD Line: 7771

//  <item> SFDITEM_FIELD__GPIO0_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40015000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_IdRev >> 0) & 0xF), ((GPIO0_IdRev = (GPIO0_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIO0_IdRev_RevMajor  --------------------------------
// SVD Line: 7777

//  <item> SFDITEM_FIELD__GPIO0_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40015000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_IdRev >> 4) & 0xF), ((GPIO0_IdRev = (GPIO0_IdRev & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_IdRev_ID  -----------------------------------
// SVD Line: 7783

//  <item> SFDITEM_FIELD__GPIO0_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40015000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IdRev >> 8) & 0xFFFFFF), ((GPIO0_IdRev = (GPIO0_IdRev & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO0_IdRev  ----------------------------------
// SVD Line: 7762

//  <rtree> SFDITEM_REG__GPIO0_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015000) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IdRev >> 0) & 0xFFFFFFFF), ((GPIO0_IdRev = (GPIO0_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__GPIO0_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__GPIO0_IdRev_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_Cfg  --------------------------------
// SVD Line: 7791

unsigned int GPIO0_Cfg __AT (0x40015010);



// ----------------------------  Field Item: GPIO0_Cfg_ChannelNum  --------------------------------
// SVD Line: 7800

//  <item> SFDITEM_FIELD__GPIO0_Cfg_ChannelNum
//    <name> ChannelNum </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40015010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_Cfg >> 0) & 0x3F), ((GPIO0_Cfg = (GPIO0_Cfg & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_Cfg  -----------------------------------
// SVD Line: 7791

//  <rtree> SFDITEM_REG__GPIO0_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015010) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_Cfg >> 0) & 0xFFFFFFFF), ((GPIO0_Cfg = (GPIO0_Cfg & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_Cfg_ChannelNum </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO0_DataIn  ------------------------------
// SVD Line: 7808

unsigned int GPIO0_DataIn __AT (0x40015020);



// -----------------------------  Field Item: GPIO0_DataIn_DataIn  --------------------------------
// SVD Line: 7817

//  <item> SFDITEM_FIELD__GPIO0_DataIn_DataIn
//    <name> DataIn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DataIn >> 0) & 0x1FFFFF), ((GPIO0_DataIn = (GPIO0_DataIn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_DataIn  ----------------------------------
// SVD Line: 7808

//  <rtree> SFDITEM_REG__GPIO0_DataIn
//    <name> DataIn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015020) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DataIn >> 0) & 0xFFFFFFFF), ((GPIO0_DataIn = (GPIO0_DataIn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DataIn_DataIn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO0_DataOut  ------------------------------
// SVD Line: 7825

unsigned int GPIO0_DataOut __AT (0x40015024);



// ----------------------------  Field Item: GPIO0_DataOut_DataOut  -------------------------------
// SVD Line: 7834

//  <item> SFDITEM_FIELD__GPIO0_DataOut_DataOut
//    <name> DataOut </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DataOut >> 0) & 0x1FFFFF), ((GPIO0_DataOut = (GPIO0_DataOut & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_DataOut  ---------------------------------
// SVD Line: 7825

//  <rtree> SFDITEM_REG__GPIO0_DataOut
//    <name> DataOut </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015024) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DataOut >> 0) & 0xFFFFFFFF), ((GPIO0_DataOut = (GPIO0_DataOut & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DataOut_DataOut </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_ChannelDir  ----------------------------
// SVD Line: 7842

unsigned int GPIO0_ChannelDir __AT (0x40015028);



// -------------------------  Field Item: GPIO0_ChannelDir_ChannelDir  ----------------------------
// SVD Line: 7851

//  <item> SFDITEM_FIELD__GPIO0_ChannelDir_ChannelDir
//    <name> ChannelDir </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_ChannelDir >> 0) & 0x1FFFFF), ((GPIO0_ChannelDir = (GPIO0_ChannelDir & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO0_ChannelDir  --------------------------------
// SVD Line: 7842

//  <rtree> SFDITEM_REG__GPIO0_ChannelDir
//    <name> ChannelDir </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015028) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_ChannelDir >> 0) & 0xFFFFFFFF), ((GPIO0_ChannelDir = (GPIO0_ChannelDir & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_ChannelDir_ChannelDir </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_DoutClear  -----------------------------
// SVD Line: 7859

unsigned int GPIO0_DoutClear __AT (0x4001502C);



// --------------------------  Field Item: GPIO0_DoutClear_DoutClear  -----------------------------
// SVD Line: 7868

//  <item> SFDITEM_FIELD__GPIO0_DoutClear_DoutClear
//    <name> DoutClear </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x4001502C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DoutClear >> 0) & 0x1FFFFF), ((GPIO0_DoutClear = (GPIO0_DoutClear & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_DoutClear  --------------------------------
// SVD Line: 7859

//  <rtree> SFDITEM_REG__GPIO0_DoutClear
//    <name> DoutClear </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001502C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DoutClear >> 0) & 0xFFFFFFFF), ((GPIO0_DoutClear = (GPIO0_DoutClear & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DoutClear_DoutClear </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO0_DoutSet  ------------------------------
// SVD Line: 7876

unsigned int GPIO0_DoutSet __AT (0x40015030);



// ----------------------------  Field Item: GPIO0_DoutSet_DoutSet  -------------------------------
// SVD Line: 7885

//  <item> SFDITEM_FIELD__GPIO0_DoutSet_DoutSet
//    <name> DoutSet </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DoutSet >> 0) & 0x1FFFFF), ((GPIO0_DoutSet = (GPIO0_DoutSet & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_DoutSet  ---------------------------------
// SVD Line: 7876

//  <rtree> SFDITEM_REG__GPIO0_DoutSet
//    <name> DoutSet </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015030) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DoutSet >> 0) & 0xFFFFFFFF), ((GPIO0_DoutSet = (GPIO0_DoutSet & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DoutSet_DoutSet </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_IOIE  -------------------------------
// SVD Line: 7893

unsigned int GPIO0_IOIE __AT (0x40015034);



// ---------------------------  Field Item: GPIO0_IOIE_gpio_ie_reg  -------------------------------
// SVD Line: 7902

//  <item> SFDITEM_FIELD__GPIO0_IOIE_gpio_ie_reg
//    <name> gpio_ie_reg </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IOIE >> 0) & 0x1FFFFF), ((GPIO0_IOIE = (GPIO0_IOIE & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO0_IOIE  -----------------------------------
// SVD Line: 7893

//  <rtree> SFDITEM_REG__GPIO0_IOIE
//    <name> IOIE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015034) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IOIE >> 0) & 0xFFFFFFFF), ((GPIO0_IOIE = (GPIO0_IOIE & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IOIE_gpio_ie_reg </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO0_IntrEn  ------------------------------
// SVD Line: 7910

unsigned int GPIO0_IntrEn __AT (0x40015050);



// -----------------------------  Field Item: GPIO0_IntrEn_IntEn  ---------------------------------
// SVD Line: 7919

//  <item> SFDITEM_FIELD__GPIO0_IntrEn_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IntrEn >> 0) & 0x1FFFFF), ((GPIO0_IntrEn = (GPIO0_IntrEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_IntrEn  ----------------------------------
// SVD Line: 7910

//  <rtree> SFDITEM_REG__GPIO0_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015050) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrEn >> 0) & 0xFFFFFFFF), ((GPIO0_IntrEn = (GPIO0_IntrEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrEn_IntEn </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrMode0  -----------------------------
// SVD Line: 7927

unsigned int GPIO0_IntrMode0 __AT (0x40015054);



// --------------------------  Field Item: GPIO0_IntrMode0_Ch0IntrM  ------------------------------
// SVD Line: 7936

//  <item> SFDITEM_FIELD__GPIO0_IntrMode0_Ch0IntrM
//    <name> Ch0IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40015054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_IntrMode0 >> 0) & 0x7), ((GPIO0_IntrMode0 = (GPIO0_IntrMode0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_IntrMode0  --------------------------------
// SVD Line: 7927

//  <rtree> SFDITEM_REG__GPIO0_IntrMode0
//    <name> IntrMode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015054) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrMode0 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode0 = (GPIO0_IntrMode0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrMode0_Ch0IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrMode1  -----------------------------
// SVD Line: 7944

unsigned int GPIO0_IntrMode1 __AT (0x40015058);



// --------------------------  Field Item: GPIO0_IntrMode1_Ch8IntrM  ------------------------------
// SVD Line: 7953

//  <item> SFDITEM_FIELD__GPIO0_IntrMode1_Ch8IntrM
//    <name> Ch8IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40015058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_IntrMode1 >> 0) & 0x7), ((GPIO0_IntrMode1 = (GPIO0_IntrMode1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_IntrMode1  --------------------------------
// SVD Line: 7944

//  <rtree> SFDITEM_REG__GPIO0_IntrMode1
//    <name> IntrMode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015058) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrMode1 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode1 = (GPIO0_IntrMode1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrMode1_Ch8IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrMode2  -----------------------------
// SVD Line: 7961

unsigned int GPIO0_IntrMode2 __AT (0x4001505C);



// --------------------------  Field Item: GPIO0_IntrMode2_Ch16IntrM  -----------------------------
// SVD Line: 7970

//  <item> SFDITEM_FIELD__GPIO0_IntrMode2_Ch16IntrM
//    <name> Ch16IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4001505C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_IntrMode2 >> 0) & 0x7), ((GPIO0_IntrMode2 = (GPIO0_IntrMode2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_IntrMode2  --------------------------------
// SVD Line: 7961

//  <rtree> SFDITEM_REG__GPIO0_IntrMode2
//    <name> IntrMode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001505C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrMode2 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode2 = (GPIO0_IntrMode2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrMode2_Ch16IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrStatus  ----------------------------
// SVD Line: 7978

unsigned int GPIO0_IntrStatus __AT (0x40015064);



// -------------------------  Field Item: GPIO0_IntrStatus_IntrStatus  ----------------------------
// SVD Line: 7987

//  <item> SFDITEM_FIELD__GPIO0_IntrStatus_IntrStatus
//    <name> IntrStatus </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IntrStatus >> 0) & 0x1FFFFF), ((GPIO0_IntrStatus = (GPIO0_IntrStatus & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO0_IntrStatus  --------------------------------
// SVD Line: 7978

//  <rtree> SFDITEM_REG__GPIO0_IntrStatus
//    <name> IntrStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015064) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrStatus >> 0) & 0xFFFFFFFF), ((GPIO0_IntrStatus = (GPIO0_IntrStatus & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrStatus_IntrStatus </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_DeBounceEn  ----------------------------
// SVD Line: 7995

unsigned int GPIO0_DeBounceEn __AT (0x40015070);



// -------------------------  Field Item: GPIO0_DeBounceEn_DeBounceEn  ----------------------------
// SVD Line: 8004

//  <item> SFDITEM_FIELD__GPIO0_DeBounceEn_DeBounceEn
//    <name> DeBounceEn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DeBounceEn >> 0) & 0x1FFFFF), ((GPIO0_DeBounceEn = (GPIO0_DeBounceEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO0_DeBounceEn  --------------------------------
// SVD Line: 7995

//  <rtree> SFDITEM_REG__GPIO0_DeBounceEn
//    <name> DeBounceEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015070) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DeBounceEn >> 0) & 0xFFFFFFFF), ((GPIO0_DeBounceEn = (GPIO0_DeBounceEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DeBounceEn_DeBounceEn </item>
//  </rtree>
//  


// ------------------------  Register Item Address: GPIO0_DeBounceCtrl  ---------------------------
// SVD Line: 8012

unsigned int GPIO0_DeBounceCtrl __AT (0x40015074);



// ------------------------  Field Item: GPIO0_DeBounceCtrl_DBPreScale  ---------------------------
// SVD Line: 8021

//  <item> SFDITEM_FIELD__GPIO0_DeBounceCtrl_DBPreScale
//    <name> DBPreScale </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40015074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_DeBounceCtrl >> 0) & 0xFF), ((GPIO0_DeBounceCtrl = (GPIO0_DeBounceCtrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: GPIO0_DeBounceCtrl  -------------------------------
// SVD Line: 8012

//  <rtree> SFDITEM_REG__GPIO0_DeBounceCtrl
//    <name> DeBounceCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015074) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DeBounceCtrl >> 0) & 0xFFFFFFFF), ((GPIO0_DeBounceCtrl = (GPIO0_DeBounceCtrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DeBounceCtrl_DBPreScale </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIO0  -------------------------------------
// SVD Line: 7751

//  <view> GPIO0
//    <name> GPIO0 </name>
//    <item> SFDITEM_REG__GPIO0_IdRev </item>
//    <item> SFDITEM_REG__GPIO0_Cfg </item>
//    <item> SFDITEM_REG__GPIO0_DataIn </item>
//    <item> SFDITEM_REG__GPIO0_DataOut </item>
//    <item> SFDITEM_REG__GPIO0_ChannelDir </item>
//    <item> SFDITEM_REG__GPIO0_DoutClear </item>
//    <item> SFDITEM_REG__GPIO0_DoutSet </item>
//    <item> SFDITEM_REG__GPIO0_IOIE </item>
//    <item> SFDITEM_REG__GPIO0_IntrEn </item>
//    <item> SFDITEM_REG__GPIO0_IntrMode0 </item>
//    <item> SFDITEM_REG__GPIO0_IntrMode1 </item>
//    <item> SFDITEM_REG__GPIO0_IntrMode2 </item>
//    <item> SFDITEM_REG__GPIO0_IntrStatus </item>
//    <item> SFDITEM_REG__GPIO0_DeBounceEn </item>
//    <item> SFDITEM_REG__GPIO0_DeBounceCtrl </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIO1_IdRev  -------------------------------
// SVD Line: 8042

unsigned int GPIO1_IdRev __AT (0x40016000);



// ----------------------------  Field Item: GPIO1_IdRev_RevMinor  --------------------------------
// SVD Line: 8051

//  <item> SFDITEM_FIELD__GPIO1_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40016000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_IdRev >> 0) & 0xF), ((GPIO1_IdRev = (GPIO1_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIO1_IdRev_RevMajor  --------------------------------
// SVD Line: 8057

//  <item> SFDITEM_FIELD__GPIO1_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40016000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_IdRev >> 4) & 0xF), ((GPIO1_IdRev = (GPIO1_IdRev & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_IdRev_ID  -----------------------------------
// SVD Line: 8063

//  <item> SFDITEM_FIELD__GPIO1_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40016000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IdRev >> 8) & 0xFFFFFF), ((GPIO1_IdRev = (GPIO1_IdRev & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO1_IdRev  ----------------------------------
// SVD Line: 8042

//  <rtree> SFDITEM_REG__GPIO1_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016000) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IdRev >> 0) & 0xFFFFFFFF), ((GPIO1_IdRev = (GPIO1_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__GPIO1_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__GPIO1_IdRev_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_Cfg  --------------------------------
// SVD Line: 8071

unsigned int GPIO1_Cfg __AT (0x40016010);



// ----------------------------  Field Item: GPIO1_Cfg_ChannelNum  --------------------------------
// SVD Line: 8080

//  <item> SFDITEM_FIELD__GPIO1_Cfg_ChannelNum
//    <name> ChannelNum </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40016010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_Cfg >> 0) & 0x3F), ((GPIO1_Cfg = (GPIO1_Cfg & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_Cfg  -----------------------------------
// SVD Line: 8071

//  <rtree> SFDITEM_REG__GPIO1_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016010) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_Cfg >> 0) & 0xFFFFFFFF), ((GPIO1_Cfg = (GPIO1_Cfg & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_Cfg_ChannelNum </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO1_DataIn  ------------------------------
// SVD Line: 8088

unsigned int GPIO1_DataIn __AT (0x40016020);



// -----------------------------  Field Item: GPIO1_DataIn_DataIn  --------------------------------
// SVD Line: 8097

//  <item> SFDITEM_FIELD__GPIO1_DataIn_DataIn
//    <name> DataIn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DataIn >> 0) & 0x1FFFFF), ((GPIO1_DataIn = (GPIO1_DataIn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_DataIn  ----------------------------------
// SVD Line: 8088

//  <rtree> SFDITEM_REG__GPIO1_DataIn
//    <name> DataIn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016020) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DataIn >> 0) & 0xFFFFFFFF), ((GPIO1_DataIn = (GPIO1_DataIn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DataIn_DataIn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO1_DataOut  ------------------------------
// SVD Line: 8105

unsigned int GPIO1_DataOut __AT (0x40016024);



// ----------------------------  Field Item: GPIO1_DataOut_DataOut  -------------------------------
// SVD Line: 8114

//  <item> SFDITEM_FIELD__GPIO1_DataOut_DataOut
//    <name> DataOut </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DataOut >> 0) & 0x1FFFFF), ((GPIO1_DataOut = (GPIO1_DataOut & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_DataOut  ---------------------------------
// SVD Line: 8105

//  <rtree> SFDITEM_REG__GPIO1_DataOut
//    <name> DataOut </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016024) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DataOut >> 0) & 0xFFFFFFFF), ((GPIO1_DataOut = (GPIO1_DataOut & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DataOut_DataOut </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_ChannelDir  ----------------------------
// SVD Line: 8122

unsigned int GPIO1_ChannelDir __AT (0x40016028);



// -------------------------  Field Item: GPIO1_ChannelDir_ChannelDir  ----------------------------
// SVD Line: 8131

//  <item> SFDITEM_FIELD__GPIO1_ChannelDir_ChannelDir
//    <name> ChannelDir </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_ChannelDir >> 0) & 0x1FFFFF), ((GPIO1_ChannelDir = (GPIO1_ChannelDir & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO1_ChannelDir  --------------------------------
// SVD Line: 8122

//  <rtree> SFDITEM_REG__GPIO1_ChannelDir
//    <name> ChannelDir </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016028) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_ChannelDir >> 0) & 0xFFFFFFFF), ((GPIO1_ChannelDir = (GPIO1_ChannelDir & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_ChannelDir_ChannelDir </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_DoutClear  -----------------------------
// SVD Line: 8139

unsigned int GPIO1_DoutClear __AT (0x4001602C);



// --------------------------  Field Item: GPIO1_DoutClear_DoutClear  -----------------------------
// SVD Line: 8148

//  <item> SFDITEM_FIELD__GPIO1_DoutClear_DoutClear
//    <name> DoutClear </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x4001602C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DoutClear >> 0) & 0x1FFFFF), ((GPIO1_DoutClear = (GPIO1_DoutClear & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_DoutClear  --------------------------------
// SVD Line: 8139

//  <rtree> SFDITEM_REG__GPIO1_DoutClear
//    <name> DoutClear </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001602C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DoutClear >> 0) & 0xFFFFFFFF), ((GPIO1_DoutClear = (GPIO1_DoutClear & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DoutClear_DoutClear </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO1_DoutSet  ------------------------------
// SVD Line: 8156

unsigned int GPIO1_DoutSet __AT (0x40016030);



// ----------------------------  Field Item: GPIO1_DoutSet_DoutSet  -------------------------------
// SVD Line: 8165

//  <item> SFDITEM_FIELD__GPIO1_DoutSet_DoutSet
//    <name> DoutSet </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DoutSet >> 0) & 0x1FFFFF), ((GPIO1_DoutSet = (GPIO1_DoutSet & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_DoutSet  ---------------------------------
// SVD Line: 8156

//  <rtree> SFDITEM_REG__GPIO1_DoutSet
//    <name> DoutSet </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016030) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DoutSet >> 0) & 0xFFFFFFFF), ((GPIO1_DoutSet = (GPIO1_DoutSet & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DoutSet_DoutSet </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_IOIE  -------------------------------
// SVD Line: 8173

unsigned int GPIO1_IOIE __AT (0x40016034);



// ---------------------------  Field Item: GPIO1_IOIE_gpio_ie_reg  -------------------------------
// SVD Line: 8182

//  <item> SFDITEM_FIELD__GPIO1_IOIE_gpio_ie_reg
//    <name> gpio_ie_reg </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IOIE >> 0) & 0x1FFFFF), ((GPIO1_IOIE = (GPIO1_IOIE & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO1_IOIE  -----------------------------------
// SVD Line: 8173

//  <rtree> SFDITEM_REG__GPIO1_IOIE
//    <name> IOIE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016034) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IOIE >> 0) & 0xFFFFFFFF), ((GPIO1_IOIE = (GPIO1_IOIE & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IOIE_gpio_ie_reg </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO1_IntrEn  ------------------------------
// SVD Line: 8190

unsigned int GPIO1_IntrEn __AT (0x40016050);



// -----------------------------  Field Item: GPIO1_IntrEn_IntEn  ---------------------------------
// SVD Line: 8199

//  <item> SFDITEM_FIELD__GPIO1_IntrEn_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IntrEn >> 0) & 0x1FFFFF), ((GPIO1_IntrEn = (GPIO1_IntrEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_IntrEn  ----------------------------------
// SVD Line: 8190

//  <rtree> SFDITEM_REG__GPIO1_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016050) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrEn >> 0) & 0xFFFFFFFF), ((GPIO1_IntrEn = (GPIO1_IntrEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrEn_IntEn </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrMode0  -----------------------------
// SVD Line: 8207

unsigned int GPIO1_IntrMode0 __AT (0x40016054);



// --------------------------  Field Item: GPIO1_IntrMode0_Ch0IntrM  ------------------------------
// SVD Line: 8216

//  <item> SFDITEM_FIELD__GPIO1_IntrMode0_Ch0IntrM
//    <name> Ch0IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40016054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_IntrMode0 >> 0) & 0x7), ((GPIO1_IntrMode0 = (GPIO1_IntrMode0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_IntrMode0  --------------------------------
// SVD Line: 8207

//  <rtree> SFDITEM_REG__GPIO1_IntrMode0
//    <name> IntrMode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016054) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrMode0 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode0 = (GPIO1_IntrMode0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrMode0_Ch0IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrMode1  -----------------------------
// SVD Line: 8224

unsigned int GPIO1_IntrMode1 __AT (0x40016058);



// --------------------------  Field Item: GPIO1_IntrMode1_Ch8IntrM  ------------------------------
// SVD Line: 8233

//  <item> SFDITEM_FIELD__GPIO1_IntrMode1_Ch8IntrM
//    <name> Ch8IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40016058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_IntrMode1 >> 0) & 0x7), ((GPIO1_IntrMode1 = (GPIO1_IntrMode1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_IntrMode1  --------------------------------
// SVD Line: 8224

//  <rtree> SFDITEM_REG__GPIO1_IntrMode1
//    <name> IntrMode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016058) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrMode1 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode1 = (GPIO1_IntrMode1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrMode1_Ch8IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrMode2  -----------------------------
// SVD Line: 8241

unsigned int GPIO1_IntrMode2 __AT (0x4001605C);



// --------------------------  Field Item: GPIO1_IntrMode2_Ch16IntrM  -----------------------------
// SVD Line: 8250

//  <item> SFDITEM_FIELD__GPIO1_IntrMode2_Ch16IntrM
//    <name> Ch16IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4001605C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_IntrMode2 >> 0) & 0x7), ((GPIO1_IntrMode2 = (GPIO1_IntrMode2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_IntrMode2  --------------------------------
// SVD Line: 8241

//  <rtree> SFDITEM_REG__GPIO1_IntrMode2
//    <name> IntrMode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001605C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrMode2 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode2 = (GPIO1_IntrMode2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrMode2_Ch16IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrStatus  ----------------------------
// SVD Line: 8258

unsigned int GPIO1_IntrStatus __AT (0x40016064);



// -------------------------  Field Item: GPIO1_IntrStatus_IntrStatus  ----------------------------
// SVD Line: 8267

//  <item> SFDITEM_FIELD__GPIO1_IntrStatus_IntrStatus
//    <name> IntrStatus </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IntrStatus >> 0) & 0x1FFFFF), ((GPIO1_IntrStatus = (GPIO1_IntrStatus & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO1_IntrStatus  --------------------------------
// SVD Line: 8258

//  <rtree> SFDITEM_REG__GPIO1_IntrStatus
//    <name> IntrStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016064) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrStatus >> 0) & 0xFFFFFFFF), ((GPIO1_IntrStatus = (GPIO1_IntrStatus & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrStatus_IntrStatus </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_DeBounceEn  ----------------------------
// SVD Line: 8275

unsigned int GPIO1_DeBounceEn __AT (0x40016070);



// -------------------------  Field Item: GPIO1_DeBounceEn_DeBounceEn  ----------------------------
// SVD Line: 8284

//  <item> SFDITEM_FIELD__GPIO1_DeBounceEn_DeBounceEn
//    <name> DeBounceEn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DeBounceEn >> 0) & 0x1FFFFF), ((GPIO1_DeBounceEn = (GPIO1_DeBounceEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO1_DeBounceEn  --------------------------------
// SVD Line: 8275

//  <rtree> SFDITEM_REG__GPIO1_DeBounceEn
//    <name> DeBounceEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016070) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DeBounceEn >> 0) & 0xFFFFFFFF), ((GPIO1_DeBounceEn = (GPIO1_DeBounceEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DeBounceEn_DeBounceEn </item>
//  </rtree>
//  


// ------------------------  Register Item Address: GPIO1_DeBounceCtrl  ---------------------------
// SVD Line: 8292

unsigned int GPIO1_DeBounceCtrl __AT (0x40016074);



// ------------------------  Field Item: GPIO1_DeBounceCtrl_DBPreScale  ---------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__GPIO1_DeBounceCtrl_DBPreScale
//    <name> DBPreScale </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40016074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_DeBounceCtrl >> 0) & 0xFF), ((GPIO1_DeBounceCtrl = (GPIO1_DeBounceCtrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: GPIO1_DeBounceCtrl  -------------------------------
// SVD Line: 8292

//  <rtree> SFDITEM_REG__GPIO1_DeBounceCtrl
//    <name> DeBounceCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016074) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DeBounceCtrl >> 0) & 0xFFFFFFFF), ((GPIO1_DeBounceCtrl = (GPIO1_DeBounceCtrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DeBounceCtrl_DBPreScale </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIO1  -------------------------------------
// SVD Line: 8031

//  <view> GPIO1
//    <name> GPIO1 </name>
//    <item> SFDITEM_REG__GPIO1_IdRev </item>
//    <item> SFDITEM_REG__GPIO1_Cfg </item>
//    <item> SFDITEM_REG__GPIO1_DataIn </item>
//    <item> SFDITEM_REG__GPIO1_DataOut </item>
//    <item> SFDITEM_REG__GPIO1_ChannelDir </item>
//    <item> SFDITEM_REG__GPIO1_DoutClear </item>
//    <item> SFDITEM_REG__GPIO1_DoutSet </item>
//    <item> SFDITEM_REG__GPIO1_IOIE </item>
//    <item> SFDITEM_REG__GPIO1_IntrEn </item>
//    <item> SFDITEM_REG__GPIO1_IntrMode0 </item>
//    <item> SFDITEM_REG__GPIO1_IntrMode1 </item>
//    <item> SFDITEM_REG__GPIO1_IntrMode2 </item>
//    <item> SFDITEM_REG__GPIO1_IntrStatus </item>
//    <item> SFDITEM_REG__GPIO1_DeBounceEn </item>
//    <item> SFDITEM_REG__GPIO1_DeBounceCtrl </item>
//  </view>
//  


// ----------------------------  Register Item Address: RTC_IdRev  --------------------------------
// SVD Line: 8322

unsigned int RTC_IdRev __AT (0x40101000);



// -----------------------------  Field Item: RTC_IdRev_RevMinor  ---------------------------------
// SVD Line: 8331

//  <item> SFDITEM_FIELD__RTC_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40101000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_IdRev >> 0) & 0xF), ((RTC_IdRev = (RTC_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: RTC_IdRev_RevMajor  ---------------------------------
// SVD Line: 8337

//  <item> SFDITEM_FIELD__RTC_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40101000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_IdRev >> 4) & 0xF), ((RTC_IdRev = (RTC_IdRev & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_IdRev_ID  ------------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__RTC_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40101000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_IdRev >> 8) & 0xFFFFFF), ((RTC_IdRev = (RTC_IdRev & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_IdRev  -----------------------------------
// SVD Line: 8322

//  <rtree> SFDITEM_REG__RTC_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40101000) reg description: </i>
//    <loc> ( (unsigned int)((RTC_IdRev >> 0) & 0xFFFFFFFF), ((RTC_IdRev = (RTC_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__RTC_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__RTC_IdRev_ID </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_Cntr  --------------------------------
// SVD Line: 8351

unsigned int RTC_Cntr __AT (0x40101010);



// --------------------------------  Field Item: RTC_Cntr_Sec  ------------------------------------
// SVD Line: 8360

//  <item> SFDITEM_FIELD__RTC_Cntr_Sec
//    <name> Sec </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40101010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_Cntr >> 0) & 0x3F), ((RTC_Cntr = (RTC_Cntr & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_Cntr_Min  ------------------------------------
// SVD Line: 8366

//  <item> SFDITEM_FIELD__RTC_Cntr_Min
//    <name> Min </name>
//    <rw> 
//    <i> [Bits 11..6] RW (@ 0x40101010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_Cntr >> 6) & 0x3F), ((RTC_Cntr = (RTC_Cntr & ~(0x3FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_Cntr_Hour  -----------------------------------
// SVD Line: 8372

//  <item> SFDITEM_FIELD__RTC_Cntr_Hour
//    <name> Hour </name>
//    <rw> 
//    <i> [Bits 16..12] RW (@ 0x40101010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_Cntr >> 12) & 0x1F), ((RTC_Cntr = (RTC_Cntr & ~(0x1FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_Cntr_Day  ------------------------------------
// SVD Line: 8378

//  <item> SFDITEM_FIELD__RTC_Cntr_Day
//    <name> Day </name>
//    <rw> 
//    <i> [Bits 31..17] RW (@ 0x40101010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_Cntr >> 17) & 0x7FFF), ((RTC_Cntr = (RTC_Cntr & ~(0x7FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_Cntr  ------------------------------------
// SVD Line: 8351

//  <rtree> SFDITEM_REG__RTC_Cntr
//    <name> Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40101010) reg description: </i>
//    <loc> ( (unsigned int)((RTC_Cntr >> 0) & 0xFFFFFFFF), ((RTC_Cntr = (RTC_Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_Cntr_Sec </item>
//    <item> SFDITEM_FIELD__RTC_Cntr_Min </item>
//    <item> SFDITEM_FIELD__RTC_Cntr_Hour </item>
//    <item> SFDITEM_FIELD__RTC_Cntr_Day </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTC_Alarm  --------------------------------
// SVD Line: 8386

unsigned int RTC_Alarm __AT (0x40101014);



// --------------------------------  Field Item: RTC_Alarm_Sec  -----------------------------------
// SVD Line: 8395

//  <item> SFDITEM_FIELD__RTC_Alarm_Sec
//    <name> Sec </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40101014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_Alarm >> 0) & 0x3F), ((RTC_Alarm = (RTC_Alarm & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: RTC_Alarm_Min  -----------------------------------
// SVD Line: 8401

//  <item> SFDITEM_FIELD__RTC_Alarm_Min
//    <name> Min </name>
//    <rw> 
//    <i> [Bits 11..6] RW (@ 0x40101014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_Alarm >> 6) & 0x3F), ((RTC_Alarm = (RTC_Alarm & ~(0x3FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTC_Alarm_Hour  -----------------------------------
// SVD Line: 8407

//  <item> SFDITEM_FIELD__RTC_Alarm_Hour
//    <name> Hour </name>
//    <rw> 
//    <i> [Bits 16..12] RW (@ 0x40101014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_Alarm >> 12) & 0x1F), ((RTC_Alarm = (RTC_Alarm & ~(0x1FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_Alarm  -----------------------------------
// SVD Line: 8386

//  <rtree> SFDITEM_REG__RTC_Alarm
//    <name> Alarm </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40101014) reg description: </i>
//    <loc> ( (unsigned int)((RTC_Alarm >> 0) & 0xFFFFFFFF), ((RTC_Alarm = (RTC_Alarm & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_Alarm_Sec </item>
//    <item> SFDITEM_FIELD__RTC_Alarm_Min </item>
//    <item> SFDITEM_FIELD__RTC_Alarm_Hour </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTC_Ctrl  --------------------------------
// SVD Line: 8415

unsigned int RTC_Ctrl __AT (0x40101018);



// -------------------------------  Field Item: RTC_Ctrl_RTC_En  ----------------------------------
// SVD Line: 8424

//  <item> SFDITEM_FIELD__RTC_Ctrl_RTC_En
//    <name> RTC_En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40101018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_Ctrl ) </loc>
//      <o.0..0> RTC_En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC_Ctrl_Alarm_Wakeup  -------------------------------
// SVD Line: 8430

//  <item> SFDITEM_FIELD__RTC_Ctrl_Alarm_Wakeup
//    <name> Alarm_Wakeup </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40101018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_Ctrl ) </loc>
//      <o.1..1> Alarm_Wakeup
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTC_Ctrl_Alarm_Int  ---------------------------------
// SVD Line: 8436

//  <item> SFDITEM_FIELD__RTC_Ctrl_Alarm_Int
//    <name> Alarm_Int </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40101018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_Ctrl ) </loc>
//      <o.2..2> Alarm_Int
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_Ctrl_Day  ------------------------------------
// SVD Line: 8442

//  <item> SFDITEM_FIELD__RTC_Ctrl_Day
//    <name> Day </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40101018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_Ctrl ) </loc>
//      <o.3..3> Day
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_Ctrl_Hour  -----------------------------------
// SVD Line: 8448

//  <item> SFDITEM_FIELD__RTC_Ctrl_Hour
//    <name> Hour </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40101018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_Ctrl ) </loc>
//      <o.4..4> Hour
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_Ctrl_Min  ------------------------------------
// SVD Line: 8454

//  <item> SFDITEM_FIELD__RTC_Ctrl_Min
//    <name> Min </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40101018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_Ctrl ) </loc>
//      <o.5..5> Min
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_Ctrl_Sec  ------------------------------------
// SVD Line: 8460

//  <item> SFDITEM_FIELD__RTC_Ctrl_Sec
//    <name> Sec </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40101018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_Ctrl ) </loc>
//      <o.6..6> Sec
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTC_Ctrl_Hsec  -----------------------------------
// SVD Line: 8466

//  <item> SFDITEM_FIELD__RTC_Ctrl_Hsec
//    <name> Hsec </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40101018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_Ctrl ) </loc>
//      <o.7..7> Hsec
//    </check>
//  </item>
//  


// ----------------------------  Field Item: RTC_Ctrl_Freq_Test_En  -------------------------------
// SVD Line: 8472

//  <item> SFDITEM_FIELD__RTC_Ctrl_Freq_Test_En
//    <name> Freq_Test_En </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40101018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) RTC_Ctrl ) </loc>
//      <o.8..8> Freq_Test_En
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: RTC_Ctrl  ------------------------------------
// SVD Line: 8415

//  <rtree> SFDITEM_REG__RTC_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40101018) reg description: </i>
//    <loc> ( (unsigned int)((RTC_Ctrl >> 0) & 0xFFFFFFFF), ((RTC_Ctrl = (RTC_Ctrl & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_Ctrl_RTC_En </item>
//    <item> SFDITEM_FIELD__RTC_Ctrl_Alarm_Wakeup </item>
//    <item> SFDITEM_FIELD__RTC_Ctrl_Alarm_Int </item>
//    <item> SFDITEM_FIELD__RTC_Ctrl_Day </item>
//    <item> SFDITEM_FIELD__RTC_Ctrl_Hour </item>
//    <item> SFDITEM_FIELD__RTC_Ctrl_Min </item>
//    <item> SFDITEM_FIELD__RTC_Ctrl_Sec </item>
//    <item> SFDITEM_FIELD__RTC_Ctrl_Hsec </item>
//    <item> SFDITEM_FIELD__RTC_Ctrl_Freq_Test_En </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: RTC_St  ---------------------------------
// SVD Line: 8480

unsigned int RTC_St __AT (0x4010101C);



// ----------------------------------  Register Item: RTC_St  -------------------------------------
// SVD Line: 8480

//  <item> SFDITEM_REG__RTC_St
//    <name> St </name>
//    <i> [Bits 31..0] RW (@ 0x4010101C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((RTC_St >> 0) & 0xFFFFFFFF), ((RTC_St = (RTC_St & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: RTC_Trim  --------------------------------
// SVD Line: 8490

unsigned int RTC_Trim __AT (0x40101020);



// ------------------------------  Field Item: RTC_Trim_Sec_Trim  ---------------------------------
// SVD Line: 8499

//  <item> SFDITEM_FIELD__RTC_Trim_Sec_Trim
//    <name> Sec_Trim </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40101020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTC_Trim >> 0) & 0x1F), ((RTC_Trim = (RTC_Trim & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTC_Trim  ------------------------------------
// SVD Line: 8490

//  <rtree> SFDITEM_REG__RTC_Trim
//    <name> Trim </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40101020) reg description: </i>
//    <loc> ( (unsigned int)((RTC_Trim >> 0) & 0xFFFFFFFF), ((RTC_Trim = (RTC_Trim & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_Trim_Sec_Trim </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTC_SEC_CFG  -------------------------------
// SVD Line: 8507

unsigned int RTC_SEC_CFG __AT (0x40101024);



// ---------------------------  Field Item: RTC_SEC_CFG_sec_cnt_cfg  ------------------------------
// SVD Line: 8516

//  <item> SFDITEM_FIELD__RTC_SEC_CFG_sec_cnt_cfg
//    <name> sec_cnt_cfg </name>
//    <rw> 
//    <i> [Bits 13..0] RW (@ 0x40101024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTC_SEC_CFG >> 0) & 0x3FFF), ((RTC_SEC_CFG = (RTC_SEC_CFG & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTC_SEC_CFG  ----------------------------------
// SVD Line: 8507

//  <rtree> SFDITEM_REG__RTC_SEC_CFG
//    <name> SEC_CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40101024) reg description: </i>
//    <loc> ( (unsigned int)((RTC_SEC_CFG >> 0) & 0xFFFFFFFF), ((RTC_SEC_CFG = (RTC_SEC_CFG & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTC_SEC_CFG_sec_cnt_cfg </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RTC  --------------------------------------
// SVD Line: 8311

//  <view> RTC
//    <name> RTC </name>
//    <item> SFDITEM_REG__RTC_IdRev </item>
//    <item> SFDITEM_REG__RTC_Cntr </item>
//    <item> SFDITEM_REG__RTC_Alarm </item>
//    <item> SFDITEM_REG__RTC_Ctrl </item>
//    <item> SFDITEM_REG__RTC_St </item>
//    <item> SFDITEM_REG__RTC_Trim </item>
//    <item> SFDITEM_REG__RTC_SEC_CFG </item>
//  </view>
//  


// -------------------------  Register Item Address: AHBAES_GLB_CTRL  -----------------------------
// SVD Line: 8537

unsigned int AHBAES_GLB_CTRL __AT (0x40130000);



// -------------------------  Field Item: AHBAES_GLB_CTRL_encrypt_ena  ----------------------------
// SVD Line: 8546

//  <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_ena
//    <name> encrypt_ena </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40130000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_GLB_CTRL ) </loc>
//      <o.0..0> encrypt_ena
//    </check>
//  </item>
//  


// ------------------  Field Item: AHBAES_GLB_CTRL_encrypt_auto_clkgate_ena  ----------------------
// SVD Line: 8552

//  <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_auto_clkgate_ena
//    <name> encrypt_auto_clkgate_ena </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40130000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_GLB_CTRL ) </loc>
//      <o.1..1> encrypt_auto_clkgate_ena
//    </check>
//  </item>
//  


// -------------------  Field Item: AHBAES_GLB_CTRL_encrypt_clkgate_sw_ctrl  ----------------------
// SVD Line: 8558

//  <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_clkgate_sw_ctrl
//    <name> encrypt_clkgate_sw_ctrl </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40130000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_GLB_CTRL ) </loc>
//      <o.2..2> encrypt_clkgate_sw_ctrl
//    </check>
//  </item>
//  


// ----------------------  Field Item: AHBAES_GLB_CTRL_encrypt_int_mode  --------------------------
// SVD Line: 8564

//  <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_int_mode
//    <name> encrypt_int_mode </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40130000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_GLB_CTRL ) </loc>
//      <o.3..3> encrypt_int_mode
//    </check>
//  </item>
//  


// ----------------------  Field Item: AHBAES_GLB_CTRL_encrypt_int_mask  --------------------------
// SVD Line: 8570

//  <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_int_mask
//    <name> encrypt_int_mask </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40130000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_GLB_CTRL ) </loc>
//      <o.4..4> encrypt_int_mask
//    </check>
//  </item>
//  


// -----------------------  Field Item: AHBAES_GLB_CTRL_encrypt_int_clr  --------------------------
// SVD Line: 8576

//  <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_int_clr
//    <name> encrypt_int_clr </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40130000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_GLB_CTRL ) </loc>
//      <o.5..5> encrypt_int_clr
//    </check>
//  </item>
//  


// ----------------------  Field Item: AHBAES_GLB_CTRL_encrypt_soft_rst  --------------------------
// SVD Line: 8582

//  <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_soft_rst
//    <name> encrypt_soft_rst </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40130000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_GLB_CTRL ) </loc>
//      <o.6..6> encrypt_soft_rst
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: AHBAES_GLB_CTRL  --------------------------------
// SVD Line: 8537

//  <rtree> SFDITEM_REG__AHBAES_GLB_CTRL
//    <name> GLB_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130000) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_GLB_CTRL >> 0) & 0xFFFFFFFF), ((AHBAES_GLB_CTRL = (AHBAES_GLB_CTRL & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_ena </item>
//    <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_auto_clkgate_ena </item>
//    <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_clkgate_sw_ctrl </item>
//    <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_int_mode </item>
//    <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_int_mask </item>
//    <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_int_clr </item>
//    <item> SFDITEM_FIELD__AHBAES_GLB_CTRL_encrypt_soft_rst </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: AHBAES_START  ------------------------------
// SVD Line: 8590

unsigned int AHBAES_START __AT (0x40130004);



// ---------------------------  Field Item: AHBAES_START_aes_start  -------------------------------
// SVD Line: 8599

//  <item> SFDITEM_FIELD__AHBAES_START_aes_start
//    <name> aes_start </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40130004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_START ) </loc>
//      <o.0..0> aes_start
//    </check>
//  </item>
//  


// ---------------------  Field Item: AHBAES_START_meshccm_encrypt_start  -------------------------
// SVD Line: 8605

//  <item> SFDITEM_FIELD__AHBAES_START_meshccm_encrypt_start
//    <name> meshccm_encrypt_start </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40130004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_START ) </loc>
//      <o.1..1> meshccm_encrypt_start
//    </check>
//  </item>
//  


// ---------------------  Field Item: AHBAES_START_meshccm_decrypt_start  -------------------------
// SVD Line: 8611

//  <item> SFDITEM_FIELD__AHBAES_START_meshccm_decrypt_start
//    <name> meshccm_decrypt_start </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40130004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_START ) </loc>
//      <o.2..2> meshccm_decrypt_start
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: AHBAES_START  ----------------------------------
// SVD Line: 8590

//  <rtree> SFDITEM_REG__AHBAES_START
//    <name> START </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130004) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_START >> 0) & 0xFFFFFFFF), ((AHBAES_START = (AHBAES_START & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_START_aes_start </item>
//    <item> SFDITEM_FIELD__AHBAES_START_meshccm_encrypt_start </item>
//    <item> SFDITEM_FIELD__AHBAES_START_meshccm_decrypt_start </item>
//  </rtree>
//  


// --------------------------  Register Item Address: AHBAES_STATUS  ------------------------------
// SVD Line: 8619

unsigned int AHBAES_STATUS __AT (0x40130008);



// ----------------------  Field Item: AHBAES_STATUS_encrypt_int_source  --------------------------
// SVD Line: 8628

//  <item> SFDITEM_FIELD__AHBAES_STATUS_encrypt_int_source
//    <name> encrypt_int_source </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40130008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((AHBAES_STATUS >> 0) & 0x3), ((AHBAES_STATUS = (AHBAES_STATUS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: AHBAES_STATUS_encrypt_mask_int_stat  ------------------------
// SVD Line: 8634

//  <item> SFDITEM_FIELD__AHBAES_STATUS_encrypt_mask_int_stat
//    <name> encrypt_mask_int_stat </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40130008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_STATUS ) </loc>
//      <o.2..2> encrypt_mask_int_stat
//    </check>
//  </item>
//  


// ---------------------  Field Item: AHBAES_STATUS_encrypt_saw_int_stat  -------------------------
// SVD Line: 8640

//  <item> SFDITEM_FIELD__AHBAES_STATUS_encrypt_saw_int_stat
//    <name> encrypt_saw_int_stat </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40130008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_STATUS ) </loc>
//      <o.3..3> encrypt_saw_int_stat
//    </check>
//  </item>
//  


// ----------------------  Field Item: AHBAES_STATUS_meshccm_dec_mic_err  -------------------------
// SVD Line: 8646

//  <item> SFDITEM_FIELD__AHBAES_STATUS_meshccm_dec_mic_err
//    <name> meshccm_dec_mic_err </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40130008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_STATUS ) </loc>
//      <o.4..4> meshccm_dec_mic_err
//    </check>
//  </item>
//  


// -------------------------  Field Item: AHBAES_STATUS_encrypt_busy  -----------------------------
// SVD Line: 8652

//  <item> SFDITEM_FIELD__AHBAES_STATUS_encrypt_busy
//    <name> encrypt_busy </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40130008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_STATUS ) </loc>
//      <o.5..5> encrypt_busy
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: AHBAES_STATUS  ---------------------------------
// SVD Line: 8619

//  <rtree> SFDITEM_REG__AHBAES_STATUS
//    <name> STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130008) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_STATUS >> 0) & 0xFFFFFFFF), ((AHBAES_STATUS = (AHBAES_STATUS & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_STATUS_encrypt_int_source </item>
//    <item> SFDITEM_FIELD__AHBAES_STATUS_encrypt_mask_int_stat </item>
//    <item> SFDITEM_FIELD__AHBAES_STATUS_encrypt_saw_int_stat </item>
//    <item> SFDITEM_FIELD__AHBAES_STATUS_meshccm_dec_mic_err </item>
//    <item> SFDITEM_FIELD__AHBAES_STATUS_encrypt_busy </item>
//  </rtree>
//  


// --------------------------  Register Item Address: AHBAES_AES_LOC  -----------------------------
// SVD Line: 8660

unsigned int AHBAES_AES_LOC __AT (0x4013000C);



// ---------------------------  Field Item: AHBAES_AES_LOC_aes_loc  -------------------------------
// SVD Line: 8669

//  <item> SFDITEM_FIELD__AHBAES_AES_LOC_aes_loc
//    <name> aes_loc </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4013000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((AHBAES_AES_LOC >> 0) & 0x3FF), ((AHBAES_AES_LOC = (AHBAES_AES_LOC & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: AHBAES_AES_LOC  ---------------------------------
// SVD Line: 8660

//  <rtree> SFDITEM_REG__AHBAES_AES_LOC
//    <name> AES_LOC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013000C) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_AES_LOC >> 0) & 0xFFFFFFFF), ((AHBAES_AES_LOC = (AHBAES_AES_LOC & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_AES_LOC_aes_loc </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: AHBAES_KEY0  -------------------------------
// SVD Line: 8677

unsigned int AHBAES_KEY0 __AT (0x40130010);



// ------------------------------  Field Item: AHBAES_KEY0_key0  ----------------------------------
// SVD Line: 8686

//  <item> SFDITEM_FIELD__AHBAES_KEY0_key0
//    <name> key0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_KEY0 >> 0) & 0xFFFFFFFF), ((AHBAES_KEY0 = (AHBAES_KEY0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: AHBAES_KEY0  ----------------------------------
// SVD Line: 8677

//  <rtree> SFDITEM_REG__AHBAES_KEY0
//    <name> KEY0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130010) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_KEY0 >> 0) & 0xFFFFFFFF), ((AHBAES_KEY0 = (AHBAES_KEY0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_KEY0_key0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: AHBAES_KEY1  -------------------------------
// SVD Line: 8694

unsigned int AHBAES_KEY1 __AT (0x40130014);



// ------------------------------  Field Item: AHBAES_KEY1_key1  ----------------------------------
// SVD Line: 8703

//  <item> SFDITEM_FIELD__AHBAES_KEY1_key1
//    <name> key1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_KEY1 >> 0) & 0xFFFFFFFF), ((AHBAES_KEY1 = (AHBAES_KEY1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: AHBAES_KEY1  ----------------------------------
// SVD Line: 8694

//  <rtree> SFDITEM_REG__AHBAES_KEY1
//    <name> KEY1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130014) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_KEY1 >> 0) & 0xFFFFFFFF), ((AHBAES_KEY1 = (AHBAES_KEY1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_KEY1_key1 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: AHBAES_KEY2  -------------------------------
// SVD Line: 8711

unsigned int AHBAES_KEY2 __AT (0x40130018);



// ------------------------------  Field Item: AHBAES_KEY2_key2  ----------------------------------
// SVD Line: 8720

//  <item> SFDITEM_FIELD__AHBAES_KEY2_key2
//    <name> key2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_KEY2 >> 0) & 0xFFFFFFFF), ((AHBAES_KEY2 = (AHBAES_KEY2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: AHBAES_KEY2  ----------------------------------
// SVD Line: 8711

//  <rtree> SFDITEM_REG__AHBAES_KEY2
//    <name> KEY2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130018) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_KEY2 >> 0) & 0xFFFFFFFF), ((AHBAES_KEY2 = (AHBAES_KEY2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_KEY2_key2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: AHBAES_KEY3  -------------------------------
// SVD Line: 8728

unsigned int AHBAES_KEY3 __AT (0x4013001C);



// ------------------------------  Field Item: AHBAES_KEY3_key3  ----------------------------------
// SVD Line: 8737

//  <item> SFDITEM_FIELD__AHBAES_KEY3_key3
//    <name> key3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_KEY3 >> 0) & 0xFFFFFFFF), ((AHBAES_KEY3 = (AHBAES_KEY3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: AHBAES_KEY3  ----------------------------------
// SVD Line: 8728

//  <rtree> SFDITEM_REG__AHBAES_KEY3
//    <name> KEY3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013001C) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_KEY3 >> 0) & 0xFFFFFFFF), ((AHBAES_KEY3 = (AHBAES_KEY3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_KEY3_key3 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: AHBAES_MESHCCM_CFG  ---------------------------
// SVD Line: 8745

unsigned int AHBAES_MESHCCM_CFG __AT (0x40130020);



// ---------------------  Field Item: AHBAES_MESHCCM_CFG_meshccm_aut_mode  ------------------------
// SVD Line: 8754

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_CFG_meshccm_aut_mode
//    <name> meshccm_aut_mode </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40130020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_MESHCCM_CFG ) </loc>
//      <o.0..0> meshccm_aut_mode
//    </check>
//  </item>
//  


// ---------------------  Field Item: AHBAES_MESHCCM_CFG_meshccm_mic_mode  ------------------------
// SVD Line: 8760

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_CFG_meshccm_mic_mode
//    <name> meshccm_mic_mode </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40130020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) AHBAES_MESHCCM_CFG ) </loc>
//      <o.1..1> meshccm_mic_mode
//    </check>
//  </item>
//  


// ----------------------  Field Item: AHBAES_MESHCCM_CFG_meshccm_tx_lth  -------------------------
// SVD Line: 8766

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_CFG_meshccm_tx_lth
//    <name> meshccm_tx_lth </name>
//    <rw> 
//    <i> [Bits 10..2] RW (@ 0x40130020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((AHBAES_MESHCCM_CFG >> 2) & 0x1FF), ((AHBAES_MESHCCM_CFG = (AHBAES_MESHCCM_CFG & ~(0x1FFUL << 2 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: AHBAES_MESHCCM_CFG_meshccm_rx_lth  -------------------------
// SVD Line: 8772

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_CFG_meshccm_rx_lth
//    <name> meshccm_rx_lth </name>
//    <rw> 
//    <i> [Bits 19..11] RW (@ 0x40130020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((AHBAES_MESHCCM_CFG >> 11) & 0x1FF), ((AHBAES_MESHCCM_CFG = (AHBAES_MESHCCM_CFG & ~(0x1FFUL << 11 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: AHBAES_MESHCCM_CFG  -------------------------------
// SVD Line: 8745

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_CFG
//    <name> MESHCCM_CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130020) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_CFG >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_CFG = (AHBAES_MESHCCM_CFG & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_CFG_meshccm_aut_mode </item>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_CFG_meshccm_mic_mode </item>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_CFG_meshccm_tx_lth </item>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_CFG_meshccm_rx_lth </item>
//  </rtree>
//  


// ------------------------  Register Item Address: AHBAES_MESHCCM_LOC  ---------------------------
// SVD Line: 8780

unsigned int AHBAES_MESHCCM_LOC __AT (0x40130024);



// -----------------------  Field Item: AHBAES_MESHCCM_LOC_meshccm_ptr  ---------------------------
// SVD Line: 8789

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_LOC_meshccm_ptr
//    <name> meshccm_ptr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40130024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((AHBAES_MESHCCM_LOC >> 0) & 0x3FF), ((AHBAES_MESHCCM_LOC = (AHBAES_MESHCCM_LOC & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: AHBAES_MESHCCM_LOC  -------------------------------
// SVD Line: 8780

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_LOC
//    <name> MESHCCM_LOC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130024) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_LOC >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_LOC = (AHBAES_MESHCCM_LOC & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_LOC_meshccm_ptr </item>
//  </rtree>
//  


// ---------------------  Register Item Address: AHBAES_MESHCCM_AUT_DATA0  ------------------------
// SVD Line: 8797

unsigned int AHBAES_MESHCCM_AUT_DATA0 __AT (0x40130028);



// -----------------  Field Item: AHBAES_MESHCCM_AUT_DATA0_meshccm_aut_data0  ---------------------
// SVD Line: 8806

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_AUT_DATA0_meshccm_aut_data0
//    <name> meshccm_aut_data0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_MESHCCM_AUT_DATA0 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_AUT_DATA0 = (AHBAES_MESHCCM_AUT_DATA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: AHBAES_MESHCCM_AUT_DATA0  ----------------------------
// SVD Line: 8797

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_AUT_DATA0
//    <name> MESHCCM_AUT_DATA0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130028) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_AUT_DATA0 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_AUT_DATA0 = (AHBAES_MESHCCM_AUT_DATA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_AUT_DATA0_meshccm_aut_data0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: AHBAES_MESHCCM_AUT_DATA1  ------------------------
// SVD Line: 8814

unsigned int AHBAES_MESHCCM_AUT_DATA1 __AT (0x4013002C);



// -----------------  Field Item: AHBAES_MESHCCM_AUT_DATA1_meshccm_aut_data1  ---------------------
// SVD Line: 8823

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_AUT_DATA1_meshccm_aut_data1
//    <name> meshccm_aut_data1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_MESHCCM_AUT_DATA1 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_AUT_DATA1 = (AHBAES_MESHCCM_AUT_DATA1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: AHBAES_MESHCCM_AUT_DATA1  ----------------------------
// SVD Line: 8814

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_AUT_DATA1
//    <name> MESHCCM_AUT_DATA1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013002C) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_AUT_DATA1 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_AUT_DATA1 = (AHBAES_MESHCCM_AUT_DATA1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_AUT_DATA1_meshccm_aut_data1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: AHBAES_MESHCCM_AUT_DATA2  ------------------------
// SVD Line: 8831

unsigned int AHBAES_MESHCCM_AUT_DATA2 __AT (0x40130030);



// -----------------  Field Item: AHBAES_MESHCCM_AUT_DATA2_meshccm_aut_data2  ---------------------
// SVD Line: 8840

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_AUT_DATA2_meshccm_aut_data2
//    <name> meshccm_aut_data2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_MESHCCM_AUT_DATA2 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_AUT_DATA2 = (AHBAES_MESHCCM_AUT_DATA2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: AHBAES_MESHCCM_AUT_DATA2  ----------------------------
// SVD Line: 8831

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_AUT_DATA2
//    <name> MESHCCM_AUT_DATA2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130030) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_AUT_DATA2 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_AUT_DATA2 = (AHBAES_MESHCCM_AUT_DATA2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_AUT_DATA2_meshccm_aut_data2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: AHBAES_MESHCCM_AUT_DATA3  ------------------------
// SVD Line: 8848

unsigned int AHBAES_MESHCCM_AUT_DATA3 __AT (0x40130034);



// -----------------  Field Item: AHBAES_MESHCCM_AUT_DATA3_meshccm_aut_data3  ---------------------
// SVD Line: 8857

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_AUT_DATA3_meshccm_aut_data3
//    <name> meshccm_aut_data3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_MESHCCM_AUT_DATA3 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_AUT_DATA3 = (AHBAES_MESHCCM_AUT_DATA3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: AHBAES_MESHCCM_AUT_DATA3  ----------------------------
// SVD Line: 8848

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_AUT_DATA3
//    <name> MESHCCM_AUT_DATA3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130034) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_AUT_DATA3 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_AUT_DATA3 = (AHBAES_MESHCCM_AUT_DATA3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_AUT_DATA3_meshccm_aut_data3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: AHBAES_MESHCCM_NONCE0  --------------------------
// SVD Line: 8865

unsigned int AHBAES_MESHCCM_NONCE0 __AT (0x40130038);



// --------------------  Field Item: AHBAES_MESHCCM_NONCE0_meshccm_nonce0  ------------------------
// SVD Line: 8874

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_NONCE0_meshccm_nonce0
//    <name> meshccm_nonce0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_MESHCCM_NONCE0 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_NONCE0 = (AHBAES_MESHCCM_NONCE0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: AHBAES_MESHCCM_NONCE0  -----------------------------
// SVD Line: 8865

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_NONCE0
//    <name> MESHCCM_NONCE0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130038) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_NONCE0 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_NONCE0 = (AHBAES_MESHCCM_NONCE0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_NONCE0_meshccm_nonce0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: AHBAES_MESHCCM_NONCE1  --------------------------
// SVD Line: 8882

unsigned int AHBAES_MESHCCM_NONCE1 __AT (0x4013003C);



// --------------------  Field Item: AHBAES_MESHCCM_NONCE1_meshccm_nonce1  ------------------------
// SVD Line: 8891

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_NONCE1_meshccm_nonce1
//    <name> meshccm_nonce1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013003C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_MESHCCM_NONCE1 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_NONCE1 = (AHBAES_MESHCCM_NONCE1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: AHBAES_MESHCCM_NONCE1  -----------------------------
// SVD Line: 8882

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_NONCE1
//    <name> MESHCCM_NONCE1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013003C) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_NONCE1 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_NONCE1 = (AHBAES_MESHCCM_NONCE1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_NONCE1_meshccm_nonce1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: AHBAES_MESHCCM_NONCE2  --------------------------
// SVD Line: 8899

unsigned int AHBAES_MESHCCM_NONCE2 __AT (0x40130040);



// --------------------  Field Item: AHBAES_MESHCCM_NONCE2_meshccm_nonce2  ------------------------
// SVD Line: 8908

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_NONCE2_meshccm_nonce2
//    <name> meshccm_nonce2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_MESHCCM_NONCE2 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_NONCE2 = (AHBAES_MESHCCM_NONCE2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: AHBAES_MESHCCM_NONCE2  -----------------------------
// SVD Line: 8899

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_NONCE2
//    <name> MESHCCM_NONCE2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130040) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_NONCE2 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_NONCE2 = (AHBAES_MESHCCM_NONCE2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_NONCE2_meshccm_nonce2 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: AHBAES_MESHCCM_NONCE3  --------------------------
// SVD Line: 8916

unsigned int AHBAES_MESHCCM_NONCE3 __AT (0x40130044);



// --------------------  Field Item: AHBAES_MESHCCM_NONCE3_meshccm_nonce3  ------------------------
// SVD Line: 8925

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_NONCE3_meshccm_nonce3
//    <name> meshccm_nonce3 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40130044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((AHBAES_MESHCCM_NONCE3 >> 0) & 0xFF), ((AHBAES_MESHCCM_NONCE3 = (AHBAES_MESHCCM_NONCE3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: AHBAES_MESHCCM_NONCE3  -----------------------------
// SVD Line: 8916

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_NONCE3
//    <name> MESHCCM_NONCE3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130044) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_NONCE3 >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_NONCE3 = (AHBAES_MESHCCM_NONCE3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_NONCE3_meshccm_nonce3 </item>
//  </rtree>
//  


// --------------------  Register Item Address: AHBAES_MESHCCM_DECRYPT_MIC  -----------------------
// SVD Line: 8933

unsigned int AHBAES_MESHCCM_DECRYPT_MIC __AT (0x40130048);



// ---------------  Field Item: AHBAES_MESHCCM_DECRYPT_MIC_meshccm_decrypt_mic  -------------------
// SVD Line: 8942

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_DECRYPT_MIC_meshccm_decrypt_mic
//    <name> meshccm_decrypt_mic </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_MESHCCM_DECRYPT_MIC >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_DECRYPT_MIC = (AHBAES_MESHCCM_DECRYPT_MIC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: AHBAES_MESHCCM_DECRYPT_MIC  ---------------------------
// SVD Line: 8933

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_DECRYPT_MIC
//    <name> MESHCCM_DECRYPT_MIC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40130048) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_DECRYPT_MIC >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_DECRYPT_MIC = (AHBAES_MESHCCM_DECRYPT_MIC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_DECRYPT_MIC_meshccm_decrypt_mic </item>
//  </rtree>
//  


// --------------------  Register Item Address: AHBAES_MESHCCM_ENCRYPT_MIC  -----------------------
// SVD Line: 8950

unsigned int AHBAES_MESHCCM_ENCRYPT_MIC __AT (0x4013004C);



// ---------------  Field Item: AHBAES_MESHCCM_ENCRYPT_MIC_meshccm_encrypt_mic  -------------------
// SVD Line: 8959

//  <item> SFDITEM_FIELD__AHBAES_MESHCCM_ENCRYPT_MIC_meshccm_encrypt_mic
//    <name> meshccm_encrypt_mic </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013004C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((AHBAES_MESHCCM_ENCRYPT_MIC >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_ENCRYPT_MIC = (AHBAES_MESHCCM_ENCRYPT_MIC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: AHBAES_MESHCCM_ENCRYPT_MIC  ---------------------------
// SVD Line: 8950

//  <rtree> SFDITEM_REG__AHBAES_MESHCCM_ENCRYPT_MIC
//    <name> MESHCCM_ENCRYPT_MIC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4013004C) reg description: </i>
//    <loc> ( (unsigned int)((AHBAES_MESHCCM_ENCRYPT_MIC >> 0) & 0xFFFFFFFF), ((AHBAES_MESHCCM_ENCRYPT_MIC = (AHBAES_MESHCCM_ENCRYPT_MIC & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__AHBAES_MESHCCM_ENCRYPT_MIC_meshccm_encrypt_mic </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: AHBAES  ------------------------------------
// SVD Line: 8526

//  <view> AHBAES
//    <name> AHBAES </name>
//    <item> SFDITEM_REG__AHBAES_GLB_CTRL </item>
//    <item> SFDITEM_REG__AHBAES_START </item>
//    <item> SFDITEM_REG__AHBAES_STATUS </item>
//    <item> SFDITEM_REG__AHBAES_AES_LOC </item>
//    <item> SFDITEM_REG__AHBAES_KEY0 </item>
//    <item> SFDITEM_REG__AHBAES_KEY1 </item>
//    <item> SFDITEM_REG__AHBAES_KEY2 </item>
//    <item> SFDITEM_REG__AHBAES_KEY3 </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_CFG </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_LOC </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_AUT_DATA0 </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_AUT_DATA1 </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_AUT_DATA2 </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_AUT_DATA3 </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_NONCE0 </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_NONCE1 </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_NONCE2 </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_NONCE3 </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_DECRYPT_MIC </item>
//    <item> SFDITEM_REG__AHBAES_MESHCCM_ENCRYPT_MIC </item>
//  </view>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_enable  ---------------------------
// SVD Line: 8980

unsigned int I_CACHE_CTRL_enable __AT (0x40140000);



// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_cache_en0  -------------------------
// SVD Line: 8989

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en0
//    <name> blk_cache_en0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.0..0> blk_cache_en0
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_cache_en1  -------------------------
// SVD Line: 8995

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en1
//    <name> blk_cache_en1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.1..1> blk_cache_en1
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_cache_en2  -------------------------
// SVD Line: 9001

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en2
//    <name> blk_cache_en2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.2..2> blk_cache_en2
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_cache_en3  -------------------------
// SVD Line: 9007

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en3
//    <name> blk_cache_en3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.3..3> blk_cache_en3
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_cache_en4  -------------------------
// SVD Line: 9013

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en4
//    <name> blk_cache_en4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.4..4> blk_cache_en4
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_cache_en5  -------------------------
// SVD Line: 9019

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en5
//    <name> blk_cache_en5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.5..5> blk_cache_en5
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_cache_en6  -------------------------
// SVD Line: 9025

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en6
//    <name> blk_cache_en6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.6..6> blk_cache_en6
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_cache_en7  -------------------------
// SVD Line: 9031

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en7
//    <name> blk_cache_en7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.7..7> blk_cache_en7
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_remap_en0  -------------------------
// SVD Line: 9037

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en0
//    <name> blk_remap_en0 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.8..8> blk_remap_en0
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_remap_en1  -------------------------
// SVD Line: 9043

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en1
//    <name> blk_remap_en1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.9..9> blk_remap_en1
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_remap_en2  -------------------------
// SVD Line: 9049

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en2
//    <name> blk_remap_en2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.10..10> blk_remap_en2
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_remap_en3  -------------------------
// SVD Line: 9055

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en3
//    <name> blk_remap_en3 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.11..11> blk_remap_en3
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_remap_en4  -------------------------
// SVD Line: 9061

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en4
//    <name> blk_remap_en4 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.12..12> blk_remap_en4
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_remap_en5  -------------------------
// SVD Line: 9067

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en5
//    <name> blk_remap_en5 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.13..13> blk_remap_en5
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_remap_en6  -------------------------
// SVD Line: 9073

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en6
//    <name> blk_remap_en6 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.14..14> blk_remap_en6
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_remap_en7  -------------------------
// SVD Line: 9079

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en7
//    <name> blk_remap_en7 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.15..15> blk_remap_en7
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_prot_en0  --------------------------
// SVD Line: 9085

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en0
//    <name> blk_prot_en0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.16..16> blk_prot_en0
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_prot_en1  --------------------------
// SVD Line: 9091

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en1
//    <name> blk_prot_en1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.17..17> blk_prot_en1
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_prot_en2  --------------------------
// SVD Line: 9097

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en2
//    <name> blk_prot_en2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.18..18> blk_prot_en2
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_prot_en3  --------------------------
// SVD Line: 9103

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en3
//    <name> blk_prot_en3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.19..19> blk_prot_en3
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_prot_en4  --------------------------
// SVD Line: 9109

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en4
//    <name> blk_prot_en4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.20..20> blk_prot_en4
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_prot_en5  --------------------------
// SVD Line: 9115

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en5
//    <name> blk_prot_en5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.21..21> blk_prot_en5
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_prot_en6  --------------------------
// SVD Line: 9121

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en6
//    <name> blk_prot_en6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.22..22> blk_prot_en6
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_enable_blk_prot_en7  --------------------------
// SVD Line: 9127

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en7
//    <name> blk_prot_en7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_enable ) </loc>
//      <o.23..23> blk_prot_en7
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: I_CACHE_CTRL_enable  ------------------------------
// SVD Line: 8980

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_enable
//    <name> enable </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140000) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_enable >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_enable = (I_CACHE_CTRL_enable & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en0 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en1 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en2 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en3 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en4 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en5 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en6 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_cache_en7 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en0 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en1 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en2 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en3 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en4 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en5 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en6 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_remap_en7 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en0 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en1 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en2 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en3 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en4 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en5 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en6 </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_enable_blk_prot_en7 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: I_CACHE_CTRL_base_addr1  -------------------------
// SVD Line: 9135

unsigned int I_CACHE_CTRL_base_addr1 __AT (0x40140004);



// -------------------------  Register Item: I_CACHE_CTRL_base_addr1  -----------------------------
// SVD Line: 9135

//  <item> SFDITEM_REG__I_CACHE_CTRL_base_addr1
//    <name> base_addr1 </name>
//    <i> [Bits 31..0] RW (@ 0x40140004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_base_addr1 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_base_addr1 = (I_CACHE_CTRL_base_addr1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: I_CACHE_CTRL_base_addr2  -------------------------
// SVD Line: 9145

unsigned int I_CACHE_CTRL_base_addr2 __AT (0x40140008);



// -------------------------  Register Item: I_CACHE_CTRL_base_addr2  -----------------------------
// SVD Line: 9145

//  <item> SFDITEM_REG__I_CACHE_CTRL_base_addr2
//    <name> base_addr2 </name>
//    <i> [Bits 31..0] RW (@ 0x40140008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_base_addr2 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_base_addr2 = (I_CACHE_CTRL_base_addr2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: I_CACHE_CTRL_base_addr3  -------------------------
// SVD Line: 9155

unsigned int I_CACHE_CTRL_base_addr3 __AT (0x4014000C);



// -------------------------  Register Item: I_CACHE_CTRL_base_addr3  -----------------------------
// SVD Line: 9155

//  <item> SFDITEM_REG__I_CACHE_CTRL_base_addr3
//    <name> base_addr3 </name>
//    <i> [Bits 31..0] RW (@ 0x4014000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_base_addr3 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_base_addr3 = (I_CACHE_CTRL_base_addr3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: I_CACHE_CTRL_base_addr4  -------------------------
// SVD Line: 9165

unsigned int I_CACHE_CTRL_base_addr4 __AT (0x40140010);



// -------------------------  Register Item: I_CACHE_CTRL_base_addr4  -----------------------------
// SVD Line: 9165

//  <item> SFDITEM_REG__I_CACHE_CTRL_base_addr4
//    <name> base_addr4 </name>
//    <i> [Bits 31..0] RW (@ 0x40140010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_base_addr4 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_base_addr4 = (I_CACHE_CTRL_base_addr4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: I_CACHE_CTRL_base_addr5  -------------------------
// SVD Line: 9175

unsigned int I_CACHE_CTRL_base_addr5 __AT (0x40140014);



// -------------------------  Register Item: I_CACHE_CTRL_base_addr5  -----------------------------
// SVD Line: 9175

//  <item> SFDITEM_REG__I_CACHE_CTRL_base_addr5
//    <name> base_addr5 </name>
//    <i> [Bits 31..0] RW (@ 0x40140014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_base_addr5 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_base_addr5 = (I_CACHE_CTRL_base_addr5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: I_CACHE_CTRL_base_addr6  -------------------------
// SVD Line: 9185

unsigned int I_CACHE_CTRL_base_addr6 __AT (0x40140018);



// -------------------------  Register Item: I_CACHE_CTRL_base_addr6  -----------------------------
// SVD Line: 9185

//  <item> SFDITEM_REG__I_CACHE_CTRL_base_addr6
//    <name> base_addr6 </name>
//    <i> [Bits 31..0] RW (@ 0x40140018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_base_addr6 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_base_addr6 = (I_CACHE_CTRL_base_addr6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: I_CACHE_CTRL_base_addr7  -------------------------
// SVD Line: 9195

unsigned int I_CACHE_CTRL_base_addr7 __AT (0x4014001C);



// -------------------------  Register Item: I_CACHE_CTRL_base_addr7  -----------------------------
// SVD Line: 9195

//  <item> SFDITEM_REG__I_CACHE_CTRL_base_addr7
//    <name> base_addr7 </name>
//    <i> [Bits 31..0] RW (@ 0x4014001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_base_addr7 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_base_addr7 = (I_CACHE_CTRL_base_addr7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_remap0  ---------------------------
// SVD Line: 9205

unsigned int I_CACHE_CTRL_remap0 __AT (0x40140020);



// ---------------------------  Register Item: I_CACHE_CTRL_remap0  -------------------------------
// SVD Line: 9205

//  <item> SFDITEM_REG__I_CACHE_CTRL_remap0
//    <name> remap0 </name>
//    <i> [Bits 31..0] RW (@ 0x40140020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_remap0 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_remap0 = (I_CACHE_CTRL_remap0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_remap1  ---------------------------
// SVD Line: 9215

unsigned int I_CACHE_CTRL_remap1 __AT (0x40140024);



// ---------------------------  Register Item: I_CACHE_CTRL_remap1  -------------------------------
// SVD Line: 9215

//  <item> SFDITEM_REG__I_CACHE_CTRL_remap1
//    <name> remap1 </name>
//    <i> [Bits 31..0] RW (@ 0x40140024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_remap1 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_remap1 = (I_CACHE_CTRL_remap1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_remap2  ---------------------------
// SVD Line: 9225

unsigned int I_CACHE_CTRL_remap2 __AT (0x40140028);



// ---------------------------  Register Item: I_CACHE_CTRL_remap2  -------------------------------
// SVD Line: 9225

//  <item> SFDITEM_REG__I_CACHE_CTRL_remap2
//    <name> remap2 </name>
//    <i> [Bits 31..0] RW (@ 0x40140028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_remap2 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_remap2 = (I_CACHE_CTRL_remap2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_remap3  ---------------------------
// SVD Line: 9235

unsigned int I_CACHE_CTRL_remap3 __AT (0x4014002C);



// ---------------------------  Register Item: I_CACHE_CTRL_remap3  -------------------------------
// SVD Line: 9235

//  <item> SFDITEM_REG__I_CACHE_CTRL_remap3
//    <name> remap3 </name>
//    <i> [Bits 31..0] RW (@ 0x4014002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_remap3 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_remap3 = (I_CACHE_CTRL_remap3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_remap4  ---------------------------
// SVD Line: 9245

unsigned int I_CACHE_CTRL_remap4 __AT (0x40140030);



// ---------------------------  Register Item: I_CACHE_CTRL_remap4  -------------------------------
// SVD Line: 9245

//  <item> SFDITEM_REG__I_CACHE_CTRL_remap4
//    <name> remap4 </name>
//    <i> [Bits 31..0] RW (@ 0x40140030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_remap4 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_remap4 = (I_CACHE_CTRL_remap4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_remap5  ---------------------------
// SVD Line: 9255

unsigned int I_CACHE_CTRL_remap5 __AT (0x40140034);



// ---------------------------  Register Item: I_CACHE_CTRL_remap5  -------------------------------
// SVD Line: 9255

//  <item> SFDITEM_REG__I_CACHE_CTRL_remap5
//    <name> remap5 </name>
//    <i> [Bits 31..0] RW (@ 0x40140034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_remap5 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_remap5 = (I_CACHE_CTRL_remap5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_remap6  ---------------------------
// SVD Line: 9265

unsigned int I_CACHE_CTRL_remap6 __AT (0x40140038);



// ---------------------------  Register Item: I_CACHE_CTRL_remap6  -------------------------------
// SVD Line: 9265

//  <item> SFDITEM_REG__I_CACHE_CTRL_remap6
//    <name> remap6 </name>
//    <i> [Bits 31..0] RW (@ 0x40140038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_remap6 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_remap6 = (I_CACHE_CTRL_remap6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_remap7  ---------------------------
// SVD Line: 9275

unsigned int I_CACHE_CTRL_remap7 __AT (0x4014003C);



// ---------------------------  Register Item: I_CACHE_CTRL_remap7  -------------------------------
// SVD Line: 9275

//  <item> SFDITEM_REG__I_CACHE_CTRL_remap7
//    <name> remap7 </name>
//    <i> [Bits 31..0] RW (@ 0x4014003C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_remap7 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_remap7 = (I_CACHE_CTRL_remap7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: I_CACHE_CTRL_cache_cfg0  -------------------------
// SVD Line: 9285

unsigned int I_CACHE_CTRL_cache_cfg0 __AT (0x40140040);



// ---------------------  Field Item: I_CACHE_CTRL_cache_cfg0_write_mode  -------------------------
// SVD Line: 9294

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_cfg0_write_mode
//    <name> write_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40140040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I_CACHE_CTRL_cache_cfg0 >> 0) & 0x3), ((I_CACHE_CTRL_cache_cfg0 = (I_CACHE_CTRL_cache_cfg0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_cache_cfg0_hprot_byp  -------------------------
// SVD Line: 9300

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_cfg0_hprot_byp
//    <name> hprot_byp </name>
//    <rw> 
//    <i> [Bits 5..2] RW (@ 0x40140040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I_CACHE_CTRL_cache_cfg0 >> 2) & 0xF), ((I_CACHE_CTRL_cache_cfg0 = (I_CACHE_CTRL_cache_cfg0 & ~(0xFUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: I_CACHE_CTRL_cache_cfg0_hprot_bus_reg  -----------------------
// SVD Line: 9306

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_cfg0_hprot_bus_reg
//    <name> hprot_bus_reg </name>
//    <rw> 
//    <i> [Bits 9..6] RW (@ 0x40140040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I_CACHE_CTRL_cache_cfg0 >> 6) & 0xF), ((I_CACHE_CTRL_cache_cfg0 = (I_CACHE_CTRL_cache_cfg0 & ~(0xFUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: I_CACHE_CTRL_cache_cfg0_hprot_cache_reg  ----------------------
// SVD Line: 9312

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_cfg0_hprot_cache_reg
//    <name> hprot_cache_reg </name>
//    <rw> 
//    <i> [Bits 13..10] RW (@ 0x40140040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I_CACHE_CTRL_cache_cfg0 >> 10) & 0xF), ((I_CACHE_CTRL_cache_cfg0 = (I_CACHE_CTRL_cache_cfg0 & ~(0xFUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: I_CACHE_CTRL_cache_cfg0  ----------------------------
// SVD Line: 9285

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_cache_cfg0
//    <name> cache_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140040) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_cache_cfg0 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_cache_cfg0 = (I_CACHE_CTRL_cache_cfg0 & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_cfg0_write_mode </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_cfg0_hprot_byp </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_cfg0_hprot_bus_reg </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_cfg0_hprot_cache_reg </item>
//  </rtree>
//  


// ----------------------  Register Item Address: I_CACHE_CTRL_bus_sts0  --------------------------
// SVD Line: 9320

unsigned int I_CACHE_CTRL_bus_sts0 __AT (0x40140044);



// -------------------  Field Item: I_CACHE_CTRL_bus_sts0_prot_detect_addr  -----------------------
// SVD Line: 9329

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_bus_sts0_prot_detect_addr
//    <name> prot_detect_addr </name>
//    <rw> 
//    <i> [Bits 27..0] RW (@ 0x40140044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_bus_sts0 >> 0) & 0xFFFFFFF), ((I_CACHE_CTRL_bus_sts0 = (I_CACHE_CTRL_bus_sts0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: I_CACHE_CTRL_bus_sts0  -----------------------------
// SVD Line: 9320

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_bus_sts0
//    <name> bus_sts0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140044) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_bus_sts0 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_bus_sts0 = (I_CACHE_CTRL_bus_sts0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_bus_sts0_prot_detect_addr </item>
//  </rtree>
//  


// ---------------------  Register Item Address: I_CACHE_CTRL_cache_sts0  -------------------------
// SVD Line: 9337

unsigned int I_CACHE_CTRL_cache_sts0 __AT (0x40140048);



// ----------------------  Field Item: I_CACHE_CTRL_cache_sts0_cache_st  --------------------------
// SVD Line: 9346

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_sts0_cache_st
//    <name> cache_st </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40140048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I_CACHE_CTRL_cache_sts0 >> 0) & 0xF), ((I_CACHE_CTRL_cache_sts0 = (I_CACHE_CTRL_cache_sts0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: I_CACHE_CTRL_cache_sts0_cmd_st  ---------------------------
// SVD Line: 9352

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_sts0_cmd_st
//    <name> cmd_st </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40140048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I_CACHE_CTRL_cache_sts0 >> 4) & 0x7), ((I_CACHE_CTRL_cache_sts0 = (I_CACHE_CTRL_cache_sts0 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: I_CACHE_CTRL_cache_sts0_write_ongoing  -----------------------
// SVD Line: 9358

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_sts0_write_ongoing
//    <name> write_ongoing </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40140048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_cache_sts0 ) </loc>
//      <o.7..7> write_ongoing
//    </check>
//  </item>
//  


// -------------------------  Register RTree: I_CACHE_CTRL_cache_sts0  ----------------------------
// SVD Line: 9337

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_cache_sts0
//    <name> cache_sts0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140048) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_cache_sts0 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_cache_sts0 = (I_CACHE_CTRL_cache_sts0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_sts0_cache_st </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_sts0_cmd_st </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_cache_sts0_write_ongoing </item>
//  </rtree>
//  


// ----------------------  Register Item Address: I_CACHE_CTRL_cmd_cfg0  --------------------------
// SVD Line: 9366

unsigned int I_CACHE_CTRL_cmd_cfg0 __AT (0x40140050);



// ---------------------  Field Item: I_CACHE_CTRL_cmd_cfg0_cmd_str_addr  -------------------------
// SVD Line: 9375

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_cmd_cfg0_cmd_str_addr
//    <name> cmd_str_addr </name>
//    <rw> 
//    <i> [Bits 27..0] RW (@ 0x40140050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_cmd_cfg0 >> 0) & 0xFFFFFFF), ((I_CACHE_CTRL_cmd_cfg0 = (I_CACHE_CTRL_cmd_cfg0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: I_CACHE_CTRL_cmd_cfg0  -----------------------------
// SVD Line: 9366

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_cmd_cfg0
//    <name> cmd_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140050) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_cmd_cfg0 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_cmd_cfg0 = (I_CACHE_CTRL_cmd_cfg0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_cmd_cfg0_cmd_str_addr </item>
//  </rtree>
//  


// ----------------------  Register Item Address: I_CACHE_CTRL_cmd_cfg1  --------------------------
// SVD Line: 9383

unsigned int I_CACHE_CTRL_cmd_cfg1 __AT (0x40140054);



// ---------------------  Field Item: I_CACHE_CTRL_cmd_cfg1_cmd_end_addr  -------------------------
// SVD Line: 9392

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_cmd_cfg1_cmd_end_addr
//    <name> cmd_end_addr </name>
//    <rw> 
//    <i> [Bits 27..0] RW (@ 0x40140054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_cmd_cfg1 >> 0) & 0xFFFFFFF), ((I_CACHE_CTRL_cmd_cfg1 = (I_CACHE_CTRL_cmd_cfg1 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: I_CACHE_CTRL_cmd_cfg1  -----------------------------
// SVD Line: 9383

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_cmd_cfg1
//    <name> cmd_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140054) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_cmd_cfg1 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_cmd_cfg1 = (I_CACHE_CTRL_cmd_cfg1 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_cmd_cfg1_cmd_end_addr </item>
//  </rtree>
//  


// ----------------------  Register Item Address: I_CACHE_CTRL_cmd_cfg2  --------------------------
// SVD Line: 9400

unsigned int I_CACHE_CTRL_cmd_cfg2 __AT (0x40140058);



// -----------------------  Field Item: I_CACHE_CTRL_cmd_cfg2_cmd_type  ---------------------------
// SVD Line: 9409

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_cmd_cfg2_cmd_type
//    <name> cmd_type </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40140058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I_CACHE_CTRL_cmd_cfg2 >> 0) & 0x3F), ((I_CACHE_CTRL_cmd_cfg2 = (I_CACHE_CTRL_cmd_cfg2 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: I_CACHE_CTRL_cmd_cfg2  -----------------------------
// SVD Line: 9400

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_cmd_cfg2
//    <name> cmd_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140058) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_cmd_cfg2 >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_cmd_cfg2 = (I_CACHE_CTRL_cmd_cfg2 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_cmd_cfg2_cmd_type </item>
//  </rtree>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_int_en  ---------------------------
// SVD Line: 9417

unsigned int I_CACHE_CTRL_int_en __AT (0x40140060);



// -----------------------  Field Item: I_CACHE_CTRL_int_en_cmd_irq_en  ---------------------------
// SVD Line: 9426

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_int_en_cmd_irq_en
//    <name> cmd_irq_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_int_en ) </loc>
//      <o.0..0> cmd_irq_en
//    </check>
//  </item>
//  


// -----------------------  Field Item: I_CACHE_CTRL_int_en_prot_irq_en  --------------------------
// SVD Line: 9432

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_int_en_prot_irq_en
//    <name> prot_irq_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_int_en ) </loc>
//      <o.1..1> prot_irq_en
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: I_CACHE_CTRL_int_en  ------------------------------
// SVD Line: 9417

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_int_en
//    <name> int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140060) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_int_en >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_int_en = (I_CACHE_CTRL_int_en & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_int_en_cmd_irq_en </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_int_en_prot_irq_en </item>
//  </rtree>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_int_raw  --------------------------
// SVD Line: 9440

unsigned int I_CACHE_CTRL_int_raw __AT (0x40140064);



// ----------------------  Field Item: I_CACHE_CTRL_int_raw_cmd_irq_raw  --------------------------
// SVD Line: 9449

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_int_raw_cmd_irq_raw
//    <name> cmd_irq_raw </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140064) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_int_raw ) </loc>
//      <o.0..0> cmd_irq_raw
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_int_raw_prot_irq_raw  -------------------------
// SVD Line: 9455

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_int_raw_prot_irq_raw
//    <name> prot_irq_raw </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140064) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_int_raw ) </loc>
//      <o.1..1> prot_irq_raw
//    </check>
//  </item>
//  


// --------------------------  Register RTree: I_CACHE_CTRL_int_raw  ------------------------------
// SVD Line: 9440

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_int_raw
//    <name> int_raw </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140064) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_int_raw >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_int_raw = (I_CACHE_CTRL_int_raw & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_int_raw_cmd_irq_raw </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_int_raw_prot_irq_raw </item>
//  </rtree>
//  


// ----------------------  Register Item Address: I_CACHE_CTRL_int_mask  --------------------------
// SVD Line: 9463

unsigned int I_CACHE_CTRL_int_mask __AT (0x40140068);



// --------------------  Field Item: I_CACHE_CTRL_int_mask_cmd_irq_masked  ------------------------
// SVD Line: 9472

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_int_mask_cmd_irq_masked
//    <name> cmd_irq_masked </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140068) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_int_mask ) </loc>
//      <o.0..0> cmd_irq_masked
//    </check>
//  </item>
//  


// --------------------  Field Item: I_CACHE_CTRL_int_mask_prot_irq_masked  -----------------------
// SVD Line: 9478

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_int_mask_prot_irq_masked
//    <name> prot_irq_masked </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140068) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_int_mask ) </loc>
//      <o.1..1> prot_irq_masked
//    </check>
//  </item>
//  


// --------------------------  Register RTree: I_CACHE_CTRL_int_mask  -----------------------------
// SVD Line: 9463

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_int_mask
//    <name> int_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140068) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_int_mask >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_int_mask = (I_CACHE_CTRL_int_mask & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_int_mask_cmd_irq_masked </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_int_mask_prot_irq_masked </item>
//  </rtree>
//  


// -----------------------  Register Item Address: I_CACHE_CTRL_int_clr  --------------------------
// SVD Line: 9486

unsigned int I_CACHE_CTRL_int_clr __AT (0x4014006C);



// ----------------------  Field Item: I_CACHE_CTRL_int_clr_cmd_irq_clr  --------------------------
// SVD Line: 9495

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_int_clr_cmd_irq_clr
//    <name> cmd_irq_clr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4014006C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_int_clr ) </loc>
//      <o.0..0> cmd_irq_clr
//    </check>
//  </item>
//  


// ----------------------  Field Item: I_CACHE_CTRL_int_clr_prot_irq_clr  -------------------------
// SVD Line: 9501

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_int_clr_prot_irq_clr
//    <name> prot_irq_clr </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4014006C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_int_clr ) </loc>
//      <o.1..1> prot_irq_clr
//    </check>
//  </item>
//  


// --------------------------  Register RTree: I_CACHE_CTRL_int_clr  ------------------------------
// SVD Line: 9486

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_int_clr
//    <name> int_clr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014006C) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_int_clr >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_int_clr = (I_CACHE_CTRL_int_clr & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_int_clr_cmd_irq_clr </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_int_clr_prot_irq_clr </item>
//  </rtree>
//  


// --------------------  Register Item Address: I_CACHE_CTRL_write_hit_cnt  -----------------------
// SVD Line: 9509

unsigned int I_CACHE_CTRL_write_hit_cnt __AT (0x40140070);



// ------------------  Field Item: I_CACHE_CTRL_write_hit_cnt_write_hit_cnt  ----------------------
// SVD Line: 9518

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_write_hit_cnt_write_hit_cnt
//    <name> write_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_write_hit_cnt >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_write_hit_cnt = (I_CACHE_CTRL_write_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: I_CACHE_CTRL_write_hit_cnt  ---------------------------
// SVD Line: 9509

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_write_hit_cnt
//    <name> write_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140070) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_write_hit_cnt >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_write_hit_cnt = (I_CACHE_CTRL_write_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_write_hit_cnt_write_hit_cnt </item>
//  </rtree>
//  


// -------------------  Register Item Address: I_CACHE_CTRL_write_miss_cnt  -----------------------
// SVD Line: 9526

unsigned int I_CACHE_CTRL_write_miss_cnt __AT (0x40140074);



// -----------------  Field Item: I_CACHE_CTRL_write_miss_cnt_write_miss_cnt  ---------------------
// SVD Line: 9535

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_write_miss_cnt_write_miss_cnt
//    <name> write_miss_cnt </name>
//    <rw> 
//    <i> [Bits 29..0] RW (@ 0x40140074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_write_miss_cnt >> 0) & 0x3FFFFFFF), ((I_CACHE_CTRL_write_miss_cnt = (I_CACHE_CTRL_write_miss_cnt & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: I_CACHE_CTRL_write_miss_cnt_write_cnt_run  ---------------------
// SVD Line: 9541

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_write_miss_cnt_write_cnt_run
//    <name> write_cnt_run </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40140074) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_write_miss_cnt ) </loc>
//      <o.30..30> write_cnt_run
//    </check>
//  </item>
//  


// ------------------  Field Item: I_CACHE_CTRL_write_miss_cnt_write_cnt_clr  ---------------------
// SVD Line: 9547

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_write_miss_cnt_write_cnt_clr
//    <name> write_cnt_clr </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40140074) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_write_miss_cnt ) </loc>
//      <o.31..31> write_cnt_clr
//    </check>
//  </item>
//  


// -----------------------  Register RTree: I_CACHE_CTRL_write_miss_cnt  --------------------------
// SVD Line: 9526

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_write_miss_cnt
//    <name> write_miss_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140074) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_write_miss_cnt >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_write_miss_cnt = (I_CACHE_CTRL_write_miss_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_write_miss_cnt_write_miss_cnt </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_write_miss_cnt_write_cnt_run </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_write_miss_cnt_write_cnt_clr </item>
//  </rtree>
//  


// --------------------  Register Item Address: I_CACHE_CTRL_read_hit_cnt  ------------------------
// SVD Line: 9555

unsigned int I_CACHE_CTRL_read_hit_cnt __AT (0x40140078);



// -------------------  Field Item: I_CACHE_CTRL_read_hit_cnt_read_hit_cnt  -----------------------
// SVD Line: 9564

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_read_hit_cnt_read_hit_cnt
//    <name> read_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140078) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_read_hit_cnt >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_read_hit_cnt = (I_CACHE_CTRL_read_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: I_CACHE_CTRL_read_hit_cnt  ---------------------------
// SVD Line: 9555

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_read_hit_cnt
//    <name> read_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140078) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_read_hit_cnt >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_read_hit_cnt = (I_CACHE_CTRL_read_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_read_hit_cnt_read_hit_cnt </item>
//  </rtree>
//  


// --------------------  Register Item Address: I_CACHE_CTRL_read_miss_cnt  -----------------------
// SVD Line: 9572

unsigned int I_CACHE_CTRL_read_miss_cnt __AT (0x4014007C);



// ------------------  Field Item: I_CACHE_CTRL_read_miss_cnt_read_miss_cnt  ----------------------
// SVD Line: 9581

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_read_miss_cnt_read_miss_cnt
//    <name> read_miss_cnt </name>
//    <rw> 
//    <i> [Bits 29..0] RW (@ 0x4014007C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_read_miss_cnt >> 0) & 0x3FFFFFFF), ((I_CACHE_CTRL_read_miss_cnt = (I_CACHE_CTRL_read_miss_cnt & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: I_CACHE_CTRL_read_miss_cnt_read_cnt_run  ----------------------
// SVD Line: 9587

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_read_miss_cnt_read_cnt_run
//    <name> read_cnt_run </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4014007C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_read_miss_cnt ) </loc>
//      <o.30..30> read_cnt_run
//    </check>
//  </item>
//  


// -------------------  Field Item: I_CACHE_CTRL_read_miss_cnt_read_cnt_clr  ----------------------
// SVD Line: 9593

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_read_miss_cnt_read_cnt_clr
//    <name> read_cnt_clr </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4014007C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_read_miss_cnt ) </loc>
//      <o.31..31> read_cnt_clr
//    </check>
//  </item>
//  


// -----------------------  Register RTree: I_CACHE_CTRL_read_miss_cnt  ---------------------------
// SVD Line: 9572

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_read_miss_cnt
//    <name> read_miss_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014007C) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_read_miss_cnt >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_read_miss_cnt = (I_CACHE_CTRL_read_miss_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_read_miss_cnt_read_miss_cnt </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_read_miss_cnt_read_cnt_run </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_read_miss_cnt_read_cnt_clr </item>
//  </rtree>
//  


// ----------------------  Register Item Address: I_CACHE_CTRL_hact_cnt  --------------------------
// SVD Line: 9601

unsigned int I_CACHE_CTRL_hact_cnt __AT (0x40140080);



// -----------------------  Field Item: I_CACHE_CTRL_hact_cnt_hact_cnt  ---------------------------
// SVD Line: 9610

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_hact_cnt_hact_cnt
//    <name> hact_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_hact_cnt >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_hact_cnt = (I_CACHE_CTRL_hact_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: I_CACHE_CTRL_hact_cnt  -----------------------------
// SVD Line: 9601

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_hact_cnt
//    <name> hact_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140080) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_hact_cnt >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_hact_cnt = (I_CACHE_CTRL_hact_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_hact_cnt_hact_cnt </item>
//  </rtree>
//  


// ----------------------  Register Item Address: I_CACHE_CTRL_hrdy_cnt  --------------------------
// SVD Line: 9618

unsigned int I_CACHE_CTRL_hrdy_cnt __AT (0x40140084);



// -----------------------  Field Item: I_CACHE_CTRL_hrdy_cnt_hrdy_cnt  ---------------------------
// SVD Line: 9627

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_hrdy_cnt_hrdy_cnt
//    <name> hrdy_cnt </name>
//    <rw> 
//    <i> [Bits 29..0] RW (@ 0x40140084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I_CACHE_CTRL_hrdy_cnt >> 0) & 0x3FFFFFFF), ((I_CACHE_CTRL_hrdy_cnt = (I_CACHE_CTRL_hrdy_cnt & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: I_CACHE_CTRL_hrdy_cnt_hact_hrdy_run  ------------------------
// SVD Line: 9633

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_hrdy_cnt_hact_hrdy_run
//    <name> hact_hrdy_run </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40140084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_hrdy_cnt ) </loc>
//      <o.30..30> hact_hrdy_run
//    </check>
//  </item>
//  


// ---------------------  Field Item: I_CACHE_CTRL_hrdy_cnt_hact_hrdy_clr  ------------------------
// SVD Line: 9639

//  <item> SFDITEM_FIELD__I_CACHE_CTRL_hrdy_cnt_hact_hrdy_clr
//    <name> hact_hrdy_clr </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40140084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I_CACHE_CTRL_hrdy_cnt ) </loc>
//      <o.31..31> hact_hrdy_clr
//    </check>
//  </item>
//  


// --------------------------  Register RTree: I_CACHE_CTRL_hrdy_cnt  -----------------------------
// SVD Line: 9618

//  <rtree> SFDITEM_REG__I_CACHE_CTRL_hrdy_cnt
//    <name> hrdy_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140084) reg description: </i>
//    <loc> ( (unsigned int)((I_CACHE_CTRL_hrdy_cnt >> 0) & 0xFFFFFFFF), ((I_CACHE_CTRL_hrdy_cnt = (I_CACHE_CTRL_hrdy_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_hrdy_cnt_hrdy_cnt </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_hrdy_cnt_hact_hrdy_run </item>
//    <item> SFDITEM_FIELD__I_CACHE_CTRL_hrdy_cnt_hact_hrdy_clr </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: I_CACHE_CTRL  ---------------------------------
// SVD Line: 8969

//  <view> I_CACHE_CTRL
//    <name> I_CACHE_CTRL </name>
//    <item> SFDITEM_REG__I_CACHE_CTRL_enable </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_base_addr1 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_base_addr2 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_base_addr3 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_base_addr4 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_base_addr5 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_base_addr6 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_base_addr7 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_remap0 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_remap1 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_remap2 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_remap3 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_remap4 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_remap5 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_remap6 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_remap7 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_cache_cfg0 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_bus_sts0 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_cache_sts0 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_cmd_cfg0 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_cmd_cfg1 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_cmd_cfg2 </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_int_en </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_int_raw </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_int_mask </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_int_clr </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_write_hit_cnt </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_write_miss_cnt </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_read_hit_cnt </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_read_miss_cnt </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_hact_cnt </item>
//    <item> SFDITEM_REG__I_CACHE_CTRL_hrdy_cnt </item>
//  </view>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_enable  ---------------------------
// SVD Line: 9660

unsigned int D_CACHE_CTRL_enable __AT (0x40141000);



// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_cache_en0  -------------------------
// SVD Line: 9669

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en0
//    <name> blk_cache_en0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.0..0> blk_cache_en0
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_cache_en1  -------------------------
// SVD Line: 9675

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en1
//    <name> blk_cache_en1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.1..1> blk_cache_en1
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_cache_en2  -------------------------
// SVD Line: 9681

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en2
//    <name> blk_cache_en2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.2..2> blk_cache_en2
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_cache_en3  -------------------------
// SVD Line: 9687

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en3
//    <name> blk_cache_en3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.3..3> blk_cache_en3
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_cache_en4  -------------------------
// SVD Line: 9693

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en4
//    <name> blk_cache_en4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.4..4> blk_cache_en4
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_cache_en5  -------------------------
// SVD Line: 9699

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en5
//    <name> blk_cache_en5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.5..5> blk_cache_en5
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_cache_en6  -------------------------
// SVD Line: 9705

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en6
//    <name> blk_cache_en6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.6..6> blk_cache_en6
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_cache_en7  -------------------------
// SVD Line: 9711

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en7
//    <name> blk_cache_en7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.7..7> blk_cache_en7
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_remap_en0  -------------------------
// SVD Line: 9717

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en0
//    <name> blk_remap_en0 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.8..8> blk_remap_en0
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_remap_en1  -------------------------
// SVD Line: 9723

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en1
//    <name> blk_remap_en1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.9..9> blk_remap_en1
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_remap_en2  -------------------------
// SVD Line: 9729

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en2
//    <name> blk_remap_en2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.10..10> blk_remap_en2
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_remap_en3  -------------------------
// SVD Line: 9735

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en3
//    <name> blk_remap_en3 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.11..11> blk_remap_en3
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_remap_en4  -------------------------
// SVD Line: 9741

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en4
//    <name> blk_remap_en4 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.12..12> blk_remap_en4
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_remap_en5  -------------------------
// SVD Line: 9747

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en5
//    <name> blk_remap_en5 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.13..13> blk_remap_en5
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_remap_en6  -------------------------
// SVD Line: 9753

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en6
//    <name> blk_remap_en6 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.14..14> blk_remap_en6
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_remap_en7  -------------------------
// SVD Line: 9759

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en7
//    <name> blk_remap_en7 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.15..15> blk_remap_en7
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_prot_en0  --------------------------
// SVD Line: 9765

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en0
//    <name> blk_prot_en0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.16..16> blk_prot_en0
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_prot_en1  --------------------------
// SVD Line: 9771

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en1
//    <name> blk_prot_en1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.17..17> blk_prot_en1
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_prot_en2  --------------------------
// SVD Line: 9777

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en2
//    <name> blk_prot_en2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.18..18> blk_prot_en2
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_prot_en3  --------------------------
// SVD Line: 9783

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en3
//    <name> blk_prot_en3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.19..19> blk_prot_en3
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_prot_en4  --------------------------
// SVD Line: 9789

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en4
//    <name> blk_prot_en4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.20..20> blk_prot_en4
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_prot_en5  --------------------------
// SVD Line: 9795

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en5
//    <name> blk_prot_en5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.21..21> blk_prot_en5
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_prot_en6  --------------------------
// SVD Line: 9801

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en6
//    <name> blk_prot_en6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.22..22> blk_prot_en6
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_enable_blk_prot_en7  --------------------------
// SVD Line: 9807

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en7
//    <name> blk_prot_en7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40141000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_enable ) </loc>
//      <o.23..23> blk_prot_en7
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: D_CACHE_CTRL_enable  ------------------------------
// SVD Line: 9660

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_enable
//    <name> enable </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141000) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_enable >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_enable = (D_CACHE_CTRL_enable & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en0 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en1 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en2 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en3 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en4 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en5 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en6 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_cache_en7 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en0 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en1 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en2 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en3 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en4 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en5 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en6 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_remap_en7 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en0 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en1 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en2 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en3 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en4 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en5 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en6 </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_enable_blk_prot_en7 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: D_CACHE_CTRL_base_addr1  -------------------------
// SVD Line: 9815

unsigned int D_CACHE_CTRL_base_addr1 __AT (0x40141004);



// -------------------------  Register Item: D_CACHE_CTRL_base_addr1  -----------------------------
// SVD Line: 9815

//  <item> SFDITEM_REG__D_CACHE_CTRL_base_addr1
//    <name> base_addr1 </name>
//    <i> [Bits 31..0] RW (@ 0x40141004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_base_addr1 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_base_addr1 = (D_CACHE_CTRL_base_addr1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: D_CACHE_CTRL_base_addr2  -------------------------
// SVD Line: 9825

unsigned int D_CACHE_CTRL_base_addr2 __AT (0x40141008);



// -------------------------  Register Item: D_CACHE_CTRL_base_addr2  -----------------------------
// SVD Line: 9825

//  <item> SFDITEM_REG__D_CACHE_CTRL_base_addr2
//    <name> base_addr2 </name>
//    <i> [Bits 31..0] RW (@ 0x40141008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_base_addr2 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_base_addr2 = (D_CACHE_CTRL_base_addr2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: D_CACHE_CTRL_base_addr3  -------------------------
// SVD Line: 9835

unsigned int D_CACHE_CTRL_base_addr3 __AT (0x4014100C);



// -------------------------  Register Item: D_CACHE_CTRL_base_addr3  -----------------------------
// SVD Line: 9835

//  <item> SFDITEM_REG__D_CACHE_CTRL_base_addr3
//    <name> base_addr3 </name>
//    <i> [Bits 31..0] RW (@ 0x4014100C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_base_addr3 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_base_addr3 = (D_CACHE_CTRL_base_addr3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: D_CACHE_CTRL_base_addr4  -------------------------
// SVD Line: 9845

unsigned int D_CACHE_CTRL_base_addr4 __AT (0x40141010);



// -------------------------  Register Item: D_CACHE_CTRL_base_addr4  -----------------------------
// SVD Line: 9845

//  <item> SFDITEM_REG__D_CACHE_CTRL_base_addr4
//    <name> base_addr4 </name>
//    <i> [Bits 31..0] RW (@ 0x40141010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_base_addr4 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_base_addr4 = (D_CACHE_CTRL_base_addr4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: D_CACHE_CTRL_base_addr5  -------------------------
// SVD Line: 9855

unsigned int D_CACHE_CTRL_base_addr5 __AT (0x40141014);



// -------------------------  Register Item: D_CACHE_CTRL_base_addr5  -----------------------------
// SVD Line: 9855

//  <item> SFDITEM_REG__D_CACHE_CTRL_base_addr5
//    <name> base_addr5 </name>
//    <i> [Bits 31..0] RW (@ 0x40141014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_base_addr5 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_base_addr5 = (D_CACHE_CTRL_base_addr5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: D_CACHE_CTRL_base_addr6  -------------------------
// SVD Line: 9865

unsigned int D_CACHE_CTRL_base_addr6 __AT (0x40141018);



// -------------------------  Register Item: D_CACHE_CTRL_base_addr6  -----------------------------
// SVD Line: 9865

//  <item> SFDITEM_REG__D_CACHE_CTRL_base_addr6
//    <name> base_addr6 </name>
//    <i> [Bits 31..0] RW (@ 0x40141018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_base_addr6 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_base_addr6 = (D_CACHE_CTRL_base_addr6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: D_CACHE_CTRL_base_addr7  -------------------------
// SVD Line: 9875

unsigned int D_CACHE_CTRL_base_addr7 __AT (0x4014101C);



// -------------------------  Register Item: D_CACHE_CTRL_base_addr7  -----------------------------
// SVD Line: 9875

//  <item> SFDITEM_REG__D_CACHE_CTRL_base_addr7
//    <name> base_addr7 </name>
//    <i> [Bits 31..0] RW (@ 0x4014101C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_base_addr7 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_base_addr7 = (D_CACHE_CTRL_base_addr7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_remap0  ---------------------------
// SVD Line: 9885

unsigned int D_CACHE_CTRL_remap0 __AT (0x40141020);



// ---------------------------  Register Item: D_CACHE_CTRL_remap0  -------------------------------
// SVD Line: 9885

//  <item> SFDITEM_REG__D_CACHE_CTRL_remap0
//    <name> remap0 </name>
//    <i> [Bits 31..0] RW (@ 0x40141020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_remap0 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_remap0 = (D_CACHE_CTRL_remap0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_remap1  ---------------------------
// SVD Line: 9895

unsigned int D_CACHE_CTRL_remap1 __AT (0x40141024);



// ---------------------------  Register Item: D_CACHE_CTRL_remap1  -------------------------------
// SVD Line: 9895

//  <item> SFDITEM_REG__D_CACHE_CTRL_remap1
//    <name> remap1 </name>
//    <i> [Bits 31..0] RW (@ 0x40141024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_remap1 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_remap1 = (D_CACHE_CTRL_remap1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_remap2  ---------------------------
// SVD Line: 9905

unsigned int D_CACHE_CTRL_remap2 __AT (0x40141028);



// ---------------------------  Register Item: D_CACHE_CTRL_remap2  -------------------------------
// SVD Line: 9905

//  <item> SFDITEM_REG__D_CACHE_CTRL_remap2
//    <name> remap2 </name>
//    <i> [Bits 31..0] RW (@ 0x40141028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_remap2 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_remap2 = (D_CACHE_CTRL_remap2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_remap3  ---------------------------
// SVD Line: 9915

unsigned int D_CACHE_CTRL_remap3 __AT (0x4014102C);



// ---------------------------  Register Item: D_CACHE_CTRL_remap3  -------------------------------
// SVD Line: 9915

//  <item> SFDITEM_REG__D_CACHE_CTRL_remap3
//    <name> remap3 </name>
//    <i> [Bits 31..0] RW (@ 0x4014102C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_remap3 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_remap3 = (D_CACHE_CTRL_remap3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_remap4  ---------------------------
// SVD Line: 9925

unsigned int D_CACHE_CTRL_remap4 __AT (0x40141030);



// ---------------------------  Register Item: D_CACHE_CTRL_remap4  -------------------------------
// SVD Line: 9925

//  <item> SFDITEM_REG__D_CACHE_CTRL_remap4
//    <name> remap4 </name>
//    <i> [Bits 31..0] RW (@ 0x40141030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_remap4 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_remap4 = (D_CACHE_CTRL_remap4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_remap5  ---------------------------
// SVD Line: 9935

unsigned int D_CACHE_CTRL_remap5 __AT (0x40141034);



// ---------------------------  Register Item: D_CACHE_CTRL_remap5  -------------------------------
// SVD Line: 9935

//  <item> SFDITEM_REG__D_CACHE_CTRL_remap5
//    <name> remap5 </name>
//    <i> [Bits 31..0] RW (@ 0x40141034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_remap5 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_remap5 = (D_CACHE_CTRL_remap5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_remap6  ---------------------------
// SVD Line: 9945

unsigned int D_CACHE_CTRL_remap6 __AT (0x40141038);



// ---------------------------  Register Item: D_CACHE_CTRL_remap6  -------------------------------
// SVD Line: 9945

//  <item> SFDITEM_REG__D_CACHE_CTRL_remap6
//    <name> remap6 </name>
//    <i> [Bits 31..0] RW (@ 0x40141038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_remap6 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_remap6 = (D_CACHE_CTRL_remap6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_remap7  ---------------------------
// SVD Line: 9955

unsigned int D_CACHE_CTRL_remap7 __AT (0x4014103C);



// ---------------------------  Register Item: D_CACHE_CTRL_remap7  -------------------------------
// SVD Line: 9955

//  <item> SFDITEM_REG__D_CACHE_CTRL_remap7
//    <name> remap7 </name>
//    <i> [Bits 31..0] RW (@ 0x4014103C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_remap7 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_remap7 = (D_CACHE_CTRL_remap7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: D_CACHE_CTRL_cache_cfg0  -------------------------
// SVD Line: 9965

unsigned int D_CACHE_CTRL_cache_cfg0 __AT (0x40141040);



// ---------------------  Field Item: D_CACHE_CTRL_cache_cfg0_write_mode  -------------------------
// SVD Line: 9974

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_cfg0_write_mode
//    <name> write_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40141040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((D_CACHE_CTRL_cache_cfg0 >> 0) & 0x3), ((D_CACHE_CTRL_cache_cfg0 = (D_CACHE_CTRL_cache_cfg0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_cache_cfg0_hprot_byp  -------------------------
// SVD Line: 9980

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_cfg0_hprot_byp
//    <name> hprot_byp </name>
//    <rw> 
//    <i> [Bits 5..2] RW (@ 0x40141040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((D_CACHE_CTRL_cache_cfg0 >> 2) & 0xF), ((D_CACHE_CTRL_cache_cfg0 = (D_CACHE_CTRL_cache_cfg0 & ~(0xFUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: D_CACHE_CTRL_cache_cfg0_hprot_bus_reg  -----------------------
// SVD Line: 9986

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_cfg0_hprot_bus_reg
//    <name> hprot_bus_reg </name>
//    <rw> 
//    <i> [Bits 9..6] RW (@ 0x40141040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((D_CACHE_CTRL_cache_cfg0 >> 6) & 0xF), ((D_CACHE_CTRL_cache_cfg0 = (D_CACHE_CTRL_cache_cfg0 & ~(0xFUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: D_CACHE_CTRL_cache_cfg0_hprot_cache_reg  ----------------------
// SVD Line: 9992

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_cfg0_hprot_cache_reg
//    <name> hprot_cache_reg </name>
//    <rw> 
//    <i> [Bits 13..10] RW (@ 0x40141040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((D_CACHE_CTRL_cache_cfg0 >> 10) & 0xF), ((D_CACHE_CTRL_cache_cfg0 = (D_CACHE_CTRL_cache_cfg0 & ~(0xFUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: D_CACHE_CTRL_cache_cfg0  ----------------------------
// SVD Line: 9965

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_cache_cfg0
//    <name> cache_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141040) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_cache_cfg0 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_cache_cfg0 = (D_CACHE_CTRL_cache_cfg0 & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_cfg0_write_mode </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_cfg0_hprot_byp </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_cfg0_hprot_bus_reg </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_cfg0_hprot_cache_reg </item>
//  </rtree>
//  


// ----------------------  Register Item Address: D_CACHE_CTRL_bus_sts0  --------------------------
// SVD Line: 10000

unsigned int D_CACHE_CTRL_bus_sts0 __AT (0x40141044);



// -------------------  Field Item: D_CACHE_CTRL_bus_sts0_prot_detect_addr  -----------------------
// SVD Line: 10009

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_bus_sts0_prot_detect_addr
//    <name> prot_detect_addr </name>
//    <rw> 
//    <i> [Bits 27..0] RW (@ 0x40141044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_bus_sts0 >> 0) & 0xFFFFFFF), ((D_CACHE_CTRL_bus_sts0 = (D_CACHE_CTRL_bus_sts0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: D_CACHE_CTRL_bus_sts0  -----------------------------
// SVD Line: 10000

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_bus_sts0
//    <name> bus_sts0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141044) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_bus_sts0 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_bus_sts0 = (D_CACHE_CTRL_bus_sts0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_bus_sts0_prot_detect_addr </item>
//  </rtree>
//  


// ---------------------  Register Item Address: D_CACHE_CTRL_cache_sts0  -------------------------
// SVD Line: 10017

unsigned int D_CACHE_CTRL_cache_sts0 __AT (0x40141048);



// ----------------------  Field Item: D_CACHE_CTRL_cache_sts0_cache_st  --------------------------
// SVD Line: 10026

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_sts0_cache_st
//    <name> cache_st </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40141048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((D_CACHE_CTRL_cache_sts0 >> 0) & 0xF), ((D_CACHE_CTRL_cache_sts0 = (D_CACHE_CTRL_cache_sts0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: D_CACHE_CTRL_cache_sts0_cmd_st  ---------------------------
// SVD Line: 10032

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_sts0_cmd_st
//    <name> cmd_st </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40141048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((D_CACHE_CTRL_cache_sts0 >> 4) & 0x7), ((D_CACHE_CTRL_cache_sts0 = (D_CACHE_CTRL_cache_sts0 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: D_CACHE_CTRL_cache_sts0_write_ongoing  -----------------------
// SVD Line: 10038

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_sts0_write_ongoing
//    <name> write_ongoing </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40141048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_cache_sts0 ) </loc>
//      <o.7..7> write_ongoing
//    </check>
//  </item>
//  


// -------------------------  Register RTree: D_CACHE_CTRL_cache_sts0  ----------------------------
// SVD Line: 10017

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_cache_sts0
//    <name> cache_sts0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141048) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_cache_sts0 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_cache_sts0 = (D_CACHE_CTRL_cache_sts0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_sts0_cache_st </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_sts0_cmd_st </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_cache_sts0_write_ongoing </item>
//  </rtree>
//  


// ----------------------  Register Item Address: D_CACHE_CTRL_cmd_cfg0  --------------------------
// SVD Line: 10046

unsigned int D_CACHE_CTRL_cmd_cfg0 __AT (0x40141050);



// ---------------------  Field Item: D_CACHE_CTRL_cmd_cfg0_cmd_str_addr  -------------------------
// SVD Line: 10055

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_cmd_cfg0_cmd_str_addr
//    <name> cmd_str_addr </name>
//    <rw> 
//    <i> [Bits 27..0] RW (@ 0x40141050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_cmd_cfg0 >> 0) & 0xFFFFFFF), ((D_CACHE_CTRL_cmd_cfg0 = (D_CACHE_CTRL_cmd_cfg0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: D_CACHE_CTRL_cmd_cfg0  -----------------------------
// SVD Line: 10046

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_cmd_cfg0
//    <name> cmd_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141050) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_cmd_cfg0 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_cmd_cfg0 = (D_CACHE_CTRL_cmd_cfg0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_cmd_cfg0_cmd_str_addr </item>
//  </rtree>
//  


// ----------------------  Register Item Address: D_CACHE_CTRL_cmd_cfg1  --------------------------
// SVD Line: 10063

unsigned int D_CACHE_CTRL_cmd_cfg1 __AT (0x40141054);



// ---------------------  Field Item: D_CACHE_CTRL_cmd_cfg1_cmd_end_addr  -------------------------
// SVD Line: 10072

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_cmd_cfg1_cmd_end_addr
//    <name> cmd_end_addr </name>
//    <rw> 
//    <i> [Bits 27..0] RW (@ 0x40141054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_cmd_cfg1 >> 0) & 0xFFFFFFF), ((D_CACHE_CTRL_cmd_cfg1 = (D_CACHE_CTRL_cmd_cfg1 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: D_CACHE_CTRL_cmd_cfg1  -----------------------------
// SVD Line: 10063

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_cmd_cfg1
//    <name> cmd_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141054) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_cmd_cfg1 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_cmd_cfg1 = (D_CACHE_CTRL_cmd_cfg1 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_cmd_cfg1_cmd_end_addr </item>
//  </rtree>
//  


// ----------------------  Register Item Address: D_CACHE_CTRL_cmd_cfg2  --------------------------
// SVD Line: 10080

unsigned int D_CACHE_CTRL_cmd_cfg2 __AT (0x40141058);



// -----------------------  Field Item: D_CACHE_CTRL_cmd_cfg2_cmd_type  ---------------------------
// SVD Line: 10089

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_cmd_cfg2_cmd_type
//    <name> cmd_type </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40141058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((D_CACHE_CTRL_cmd_cfg2 >> 0) & 0x3F), ((D_CACHE_CTRL_cmd_cfg2 = (D_CACHE_CTRL_cmd_cfg2 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: D_CACHE_CTRL_cmd_cfg2  -----------------------------
// SVD Line: 10080

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_cmd_cfg2
//    <name> cmd_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141058) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_cmd_cfg2 >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_cmd_cfg2 = (D_CACHE_CTRL_cmd_cfg2 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_cmd_cfg2_cmd_type </item>
//  </rtree>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_int_en  ---------------------------
// SVD Line: 10097

unsigned int D_CACHE_CTRL_int_en __AT (0x40141060);



// -----------------------  Field Item: D_CACHE_CTRL_int_en_cmd_irq_en  ---------------------------
// SVD Line: 10106

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_int_en_cmd_irq_en
//    <name> cmd_irq_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40141060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_int_en ) </loc>
//      <o.0..0> cmd_irq_en
//    </check>
//  </item>
//  


// -----------------------  Field Item: D_CACHE_CTRL_int_en_prot_irq_en  --------------------------
// SVD Line: 10112

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_int_en_prot_irq_en
//    <name> prot_irq_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40141060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_int_en ) </loc>
//      <o.1..1> prot_irq_en
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: D_CACHE_CTRL_int_en  ------------------------------
// SVD Line: 10097

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_int_en
//    <name> int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141060) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_int_en >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_int_en = (D_CACHE_CTRL_int_en & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_int_en_cmd_irq_en </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_int_en_prot_irq_en </item>
//  </rtree>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_int_raw  --------------------------
// SVD Line: 10120

unsigned int D_CACHE_CTRL_int_raw __AT (0x40141064);



// ----------------------  Field Item: D_CACHE_CTRL_int_raw_cmd_irq_raw  --------------------------
// SVD Line: 10129

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_int_raw_cmd_irq_raw
//    <name> cmd_irq_raw </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40141064) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_int_raw ) </loc>
//      <o.0..0> cmd_irq_raw
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_int_raw_prot_irq_raw  -------------------------
// SVD Line: 10135

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_int_raw_prot_irq_raw
//    <name> prot_irq_raw </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40141064) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_int_raw ) </loc>
//      <o.1..1> prot_irq_raw
//    </check>
//  </item>
//  


// --------------------------  Register RTree: D_CACHE_CTRL_int_raw  ------------------------------
// SVD Line: 10120

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_int_raw
//    <name> int_raw </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141064) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_int_raw >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_int_raw = (D_CACHE_CTRL_int_raw & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_int_raw_cmd_irq_raw </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_int_raw_prot_irq_raw </item>
//  </rtree>
//  


// ----------------------  Register Item Address: D_CACHE_CTRL_int_mask  --------------------------
// SVD Line: 10143

unsigned int D_CACHE_CTRL_int_mask __AT (0x40141068);



// --------------------  Field Item: D_CACHE_CTRL_int_mask_cmd_irq_masked  ------------------------
// SVD Line: 10152

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_int_mask_cmd_irq_masked
//    <name> cmd_irq_masked </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40141068) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_int_mask ) </loc>
//      <o.0..0> cmd_irq_masked
//    </check>
//  </item>
//  


// --------------------  Field Item: D_CACHE_CTRL_int_mask_prot_irq_masked  -----------------------
// SVD Line: 10158

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_int_mask_prot_irq_masked
//    <name> prot_irq_masked </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40141068) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_int_mask ) </loc>
//      <o.1..1> prot_irq_masked
//    </check>
//  </item>
//  


// --------------------------  Register RTree: D_CACHE_CTRL_int_mask  -----------------------------
// SVD Line: 10143

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_int_mask
//    <name> int_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141068) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_int_mask >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_int_mask = (D_CACHE_CTRL_int_mask & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_int_mask_cmd_irq_masked </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_int_mask_prot_irq_masked </item>
//  </rtree>
//  


// -----------------------  Register Item Address: D_CACHE_CTRL_int_clr  --------------------------
// SVD Line: 10166

unsigned int D_CACHE_CTRL_int_clr __AT (0x4014106C);



// ----------------------  Field Item: D_CACHE_CTRL_int_clr_cmd_irq_clr  --------------------------
// SVD Line: 10175

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_int_clr_cmd_irq_clr
//    <name> cmd_irq_clr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4014106C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_int_clr ) </loc>
//      <o.0..0> cmd_irq_clr
//    </check>
//  </item>
//  


// ----------------------  Field Item: D_CACHE_CTRL_int_clr_prot_irq_clr  -------------------------
// SVD Line: 10181

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_int_clr_prot_irq_clr
//    <name> prot_irq_clr </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4014106C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_int_clr ) </loc>
//      <o.1..1> prot_irq_clr
//    </check>
//  </item>
//  


// --------------------------  Register RTree: D_CACHE_CTRL_int_clr  ------------------------------
// SVD Line: 10166

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_int_clr
//    <name> int_clr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014106C) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_int_clr >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_int_clr = (D_CACHE_CTRL_int_clr & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_int_clr_cmd_irq_clr </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_int_clr_prot_irq_clr </item>
//  </rtree>
//  


// --------------------  Register Item Address: D_CACHE_CTRL_write_hit_cnt  -----------------------
// SVD Line: 10189

unsigned int D_CACHE_CTRL_write_hit_cnt __AT (0x40141070);



// ------------------  Field Item: D_CACHE_CTRL_write_hit_cnt_write_hit_cnt  ----------------------
// SVD Line: 10198

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_write_hit_cnt_write_hit_cnt
//    <name> write_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_write_hit_cnt >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_write_hit_cnt = (D_CACHE_CTRL_write_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: D_CACHE_CTRL_write_hit_cnt  ---------------------------
// SVD Line: 10189

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_write_hit_cnt
//    <name> write_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141070) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_write_hit_cnt >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_write_hit_cnt = (D_CACHE_CTRL_write_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_write_hit_cnt_write_hit_cnt </item>
//  </rtree>
//  


// -------------------  Register Item Address: D_CACHE_CTRL_write_miss_cnt  -----------------------
// SVD Line: 10206

unsigned int D_CACHE_CTRL_write_miss_cnt __AT (0x40141074);



// -----------------  Field Item: D_CACHE_CTRL_write_miss_cnt_write_miss_cnt  ---------------------
// SVD Line: 10215

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_write_miss_cnt_write_miss_cnt
//    <name> write_miss_cnt </name>
//    <rw> 
//    <i> [Bits 29..0] RW (@ 0x40141074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_write_miss_cnt >> 0) & 0x3FFFFFFF), ((D_CACHE_CTRL_write_miss_cnt = (D_CACHE_CTRL_write_miss_cnt & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: D_CACHE_CTRL_write_miss_cnt_write_cnt_run  ---------------------
// SVD Line: 10221

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_write_miss_cnt_write_cnt_run
//    <name> write_cnt_run </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40141074) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_write_miss_cnt ) </loc>
//      <o.30..30> write_cnt_run
//    </check>
//  </item>
//  


// ------------------  Field Item: D_CACHE_CTRL_write_miss_cnt_write_cnt_clr  ---------------------
// SVD Line: 10227

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_write_miss_cnt_write_cnt_clr
//    <name> write_cnt_clr </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40141074) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_write_miss_cnt ) </loc>
//      <o.31..31> write_cnt_clr
//    </check>
//  </item>
//  


// -----------------------  Register RTree: D_CACHE_CTRL_write_miss_cnt  --------------------------
// SVD Line: 10206

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_write_miss_cnt
//    <name> write_miss_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141074) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_write_miss_cnt >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_write_miss_cnt = (D_CACHE_CTRL_write_miss_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_write_miss_cnt_write_miss_cnt </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_write_miss_cnt_write_cnt_run </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_write_miss_cnt_write_cnt_clr </item>
//  </rtree>
//  


// --------------------  Register Item Address: D_CACHE_CTRL_read_hit_cnt  ------------------------
// SVD Line: 10235

unsigned int D_CACHE_CTRL_read_hit_cnt __AT (0x40141078);



// -------------------  Field Item: D_CACHE_CTRL_read_hit_cnt_read_hit_cnt  -----------------------
// SVD Line: 10244

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_read_hit_cnt_read_hit_cnt
//    <name> read_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141078) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_read_hit_cnt >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_read_hit_cnt = (D_CACHE_CTRL_read_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: D_CACHE_CTRL_read_hit_cnt  ---------------------------
// SVD Line: 10235

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_read_hit_cnt
//    <name> read_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141078) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_read_hit_cnt >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_read_hit_cnt = (D_CACHE_CTRL_read_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_read_hit_cnt_read_hit_cnt </item>
//  </rtree>
//  


// --------------------  Register Item Address: D_CACHE_CTRL_read_miss_cnt  -----------------------
// SVD Line: 10252

unsigned int D_CACHE_CTRL_read_miss_cnt __AT (0x4014107C);



// ------------------  Field Item: D_CACHE_CTRL_read_miss_cnt_read_miss_cnt  ----------------------
// SVD Line: 10261

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_read_miss_cnt_read_miss_cnt
//    <name> read_miss_cnt </name>
//    <rw> 
//    <i> [Bits 29..0] RW (@ 0x4014107C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_read_miss_cnt >> 0) & 0x3FFFFFFF), ((D_CACHE_CTRL_read_miss_cnt = (D_CACHE_CTRL_read_miss_cnt & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: D_CACHE_CTRL_read_miss_cnt_read_cnt_run  ----------------------
// SVD Line: 10267

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_read_miss_cnt_read_cnt_run
//    <name> read_cnt_run </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4014107C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_read_miss_cnt ) </loc>
//      <o.30..30> read_cnt_run
//    </check>
//  </item>
//  


// -------------------  Field Item: D_CACHE_CTRL_read_miss_cnt_read_cnt_clr  ----------------------
// SVD Line: 10273

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_read_miss_cnt_read_cnt_clr
//    <name> read_cnt_clr </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4014107C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_read_miss_cnt ) </loc>
//      <o.31..31> read_cnt_clr
//    </check>
//  </item>
//  


// -----------------------  Register RTree: D_CACHE_CTRL_read_miss_cnt  ---------------------------
// SVD Line: 10252

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_read_miss_cnt
//    <name> read_miss_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014107C) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_read_miss_cnt >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_read_miss_cnt = (D_CACHE_CTRL_read_miss_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_read_miss_cnt_read_miss_cnt </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_read_miss_cnt_read_cnt_run </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_read_miss_cnt_read_cnt_clr </item>
//  </rtree>
//  


// ----------------------  Register Item Address: D_CACHE_CTRL_hact_cnt  --------------------------
// SVD Line: 10281

unsigned int D_CACHE_CTRL_hact_cnt __AT (0x40141080);



// -----------------------  Field Item: D_CACHE_CTRL_hact_cnt_hact_cnt  ---------------------------
// SVD Line: 10290

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_hact_cnt_hact_cnt
//    <name> hact_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_hact_cnt >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_hact_cnt = (D_CACHE_CTRL_hact_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: D_CACHE_CTRL_hact_cnt  -----------------------------
// SVD Line: 10281

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_hact_cnt
//    <name> hact_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141080) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_hact_cnt >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_hact_cnt = (D_CACHE_CTRL_hact_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_hact_cnt_hact_cnt </item>
//  </rtree>
//  


// ----------------------  Register Item Address: D_CACHE_CTRL_hrdy_cnt  --------------------------
// SVD Line: 10298

unsigned int D_CACHE_CTRL_hrdy_cnt __AT (0x40141084);



// -----------------------  Field Item: D_CACHE_CTRL_hrdy_cnt_hrdy_cnt  ---------------------------
// SVD Line: 10307

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_hrdy_cnt_hrdy_cnt
//    <name> hrdy_cnt </name>
//    <rw> 
//    <i> [Bits 29..0] RW (@ 0x40141084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((D_CACHE_CTRL_hrdy_cnt >> 0) & 0x3FFFFFFF), ((D_CACHE_CTRL_hrdy_cnt = (D_CACHE_CTRL_hrdy_cnt & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: D_CACHE_CTRL_hrdy_cnt_hact_hrdy_run  ------------------------
// SVD Line: 10313

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_hrdy_cnt_hact_hrdy_run
//    <name> hact_hrdy_run </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40141084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_hrdy_cnt ) </loc>
//      <o.30..30> hact_hrdy_run
//    </check>
//  </item>
//  


// ---------------------  Field Item: D_CACHE_CTRL_hrdy_cnt_hact_hrdy_clr  ------------------------
// SVD Line: 10319

//  <item> SFDITEM_FIELD__D_CACHE_CTRL_hrdy_cnt_hact_hrdy_clr
//    <name> hact_hrdy_clr </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40141084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) D_CACHE_CTRL_hrdy_cnt ) </loc>
//      <o.31..31> hact_hrdy_clr
//    </check>
//  </item>
//  


// --------------------------  Register RTree: D_CACHE_CTRL_hrdy_cnt  -----------------------------
// SVD Line: 10298

//  <rtree> SFDITEM_REG__D_CACHE_CTRL_hrdy_cnt
//    <name> hrdy_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40141084) reg description: </i>
//    <loc> ( (unsigned int)((D_CACHE_CTRL_hrdy_cnt >> 0) & 0xFFFFFFFF), ((D_CACHE_CTRL_hrdy_cnt = (D_CACHE_CTRL_hrdy_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_hrdy_cnt_hrdy_cnt </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_hrdy_cnt_hact_hrdy_run </item>
//    <item> SFDITEM_FIELD__D_CACHE_CTRL_hrdy_cnt_hact_hrdy_clr </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: D_CACHE_CTRL  ---------------------------------
// SVD Line: 9649

//  <view> D_CACHE_CTRL
//    <name> D_CACHE_CTRL </name>
//    <item> SFDITEM_REG__D_CACHE_CTRL_enable </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_base_addr1 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_base_addr2 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_base_addr3 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_base_addr4 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_base_addr5 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_base_addr6 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_base_addr7 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_remap0 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_remap1 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_remap2 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_remap3 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_remap4 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_remap5 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_remap6 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_remap7 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_cache_cfg0 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_bus_sts0 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_cache_sts0 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_cmd_cfg0 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_cmd_cfg1 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_cmd_cfg2 </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_int_en </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_int_raw </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_int_mask </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_int_clr </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_write_hit_cnt </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_write_miss_cnt </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_read_hit_cnt </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_read_miss_cnt </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_hact_cnt </item>
//    <item> SFDITEM_REG__D_CACHE_CTRL_hrdy_cnt </item>
//  </view>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_spi_cmd_addr  -----------------------
// SVD Line: 10340

unsigned int FLASH_SPI_CTRL_spi_cmd_addr __AT (0x40150000);



// ---------------------  Field Item: FLASH_SPI_CTRL_spi_cmd_addr_tx_cmd  -------------------------
// SVD Line: 10349

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cmd_addr_tx_cmd
//    <name> tx_cmd </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40150000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_cmd_addr >> 0) & 0xFF), ((FLASH_SPI_CTRL_spi_cmd_addr = (FLASH_SPI_CTRL_spi_cmd_addr & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_spi_cmd_addr_tx_addr  ------------------------
// SVD Line: 10355

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cmd_addr_tx_addr
//    <name> tx_addr </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40150000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_cmd_addr >> 8) & 0xFFFFFF), ((FLASH_SPI_CTRL_spi_cmd_addr = (FLASH_SPI_CTRL_spi_cmd_addr & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: FLASH_SPI_CTRL_spi_cmd_addr  --------------------------
// SVD Line: 10340

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_cmd_addr
//    <name> spi_cmd_addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150000) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_cmd_addr >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_cmd_addr = (FLASH_SPI_CTRL_spi_cmd_addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cmd_addr_tx_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cmd_addr_tx_addr </item>
//  </rtree>
//  


// ------------------  Register Item Address: FLASH_SPI_CTRL_spi_block_size  ----------------------
// SVD Line: 10363

unsigned int FLASH_SPI_CTRL_spi_block_size __AT (0x40150004);



// ------------------  Field Item: FLASH_SPI_CTRL_spi_block_size_tx_modebit  ----------------------
// SVD Line: 10372

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_block_size_tx_modebit
//    <name> tx_modebit </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40150004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_block_size >> 0) & 0xFF), ((FLASH_SPI_CTRL_spi_block_size = (FLASH_SPI_CTRL_spi_block_size & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: FLASH_SPI_CTRL_spi_block_size_tx_block_size  --------------------
// SVD Line: 10378

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_block_size_tx_block_size
//    <name> tx_block_size </name>
//    <rw> 
//    <i> [Bits 16..8] RW (@ 0x40150004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLASH_SPI_CTRL_spi_block_size >> 8) & 0x1FF), ((FLASH_SPI_CTRL_spi_block_size = (FLASH_SPI_CTRL_spi_block_size & ~(0x1FFUL << 8 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_spi_block_size  -------------------------
// SVD Line: 10363

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_block_size
//    <name> spi_block_size </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150004) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_block_size >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_block_size = (FLASH_SPI_CTRL_spi_block_size & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_block_size_tx_modebit </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_block_size_tx_block_size </item>
//  </rtree>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_spi_data_fifo  ----------------------
// SVD Line: 10386

unsigned int FLASH_SPI_CTRL_spi_data_fifo __AT (0x40150008);



// -----------------  Field Item: FLASH_SPI_CTRL_spi_data_fifo_spi_data_fifo  ---------------------
// SVD Line: 10395

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_data_fifo_spi_data_fifo
//    <name> spi_data_fifo </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_data_fifo >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_data_fifo = (FLASH_SPI_CTRL_spi_data_fifo & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_spi_data_fifo  --------------------------
// SVD Line: 10386

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_data_fifo
//    <name> spi_data_fifo </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150008) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_data_fifo >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_data_fifo = (FLASH_SPI_CTRL_spi_data_fifo & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_data_fifo_spi_data_fifo </item>
//  </rtree>
//  


// --------------------  Register Item Address: FLASH_SPI_CTRL_spi_status  ------------------------
// SVD Line: 10403

unsigned int FLASH_SPI_CTRL_spi_status __AT (0x4015000C);



// ---------------------  Field Item: FLASH_SPI_CTRL_spi_status_busy_stat  ------------------------
// SVD Line: 10412

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_busy_stat
//    <name> busy_stat </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.0..0> busy_stat
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_status_tx_fifo_empty  ----------------------
// SVD Line: 10418

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_tx_fifo_empty
//    <name> tx_fifo_empty </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.1..1> tx_fifo_empty
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_status_tx_fifo_full  -----------------------
// SVD Line: 10424

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_tx_fifo_full
//    <name> tx_fifo_full </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.2..2> tx_fifo_full
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_status_rx_fifo_empty  ----------------------
// SVD Line: 10430

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_rx_fifo_empty
//    <name> rx_fifo_empty </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.3..3> rx_fifo_empty
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_status_rx_fifo_count  ----------------------
// SVD Line: 10436

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_rx_fifo_count
//    <name> rx_fifo_count </name>
//    <rw> 
//    <i> [Bits 8..4] RW (@ 0x4015000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_status >> 4) & 0x1F), ((FLASH_SPI_CTRL_spi_status = (FLASH_SPI_CTRL_spi_status & ~(0x1FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: FLASH_SPI_CTRL_spi_status_read_state_busy  ---------------------
// SVD Line: 10442

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_read_state_busy
//    <name> read_state_busy </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.9..9> read_state_busy
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_status_main_fsm_idle  ----------------------
// SVD Line: 10448

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_main_fsm_idle
//    <name> main_fsm_idle </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.10..10> main_fsm_idle
//    </check>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_spi_status  ---------------------------
// SVD Line: 10403

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_status
//    <name> spi_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015000C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_status >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_status = (FLASH_SPI_CTRL_spi_status & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_busy_stat </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_tx_fifo_empty </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_tx_fifo_full </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_rx_fifo_empty </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_rx_fifo_count </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_read_state_busy </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_main_fsm_idle </item>
//  </rtree>
//  


// ---------------------  Register Item Address: FLASH_SPI_CTRL_rx_status  ------------------------
// SVD Line: 10456

unsigned int FLASH_SPI_CTRL_rx_status __AT (0x40150010);



// ---------------------  Field Item: FLASH_SPI_CTRL_rx_status_rx_status  -------------------------
// SVD Line: 10465

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_rx_status_rx_status
//    <name> rx_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_rx_status >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_rx_status = (FLASH_SPI_CTRL_rx_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_rx_status  ----------------------------
// SVD Line: 10456

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_rx_status
//    <name> rx_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150010) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_rx_status >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_rx_status = (FLASH_SPI_CTRL_rx_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_rx_status_rx_status </item>
//  </rtree>
//  


// --------------------  Register Item Address: FLASH_SPI_CTRL_spi_config  ------------------------
// SVD Line: 10473

unsigned int FLASH_SPI_CTRL_spi_config __AT (0x40150014);



// ---------------------  Field Item: FLASH_SPI_CTRL_spi_config_quad_mode  ------------------------
// SVD Line: 10482

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_quad_mode
//    <name> quad_mode </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40150014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_config ) </loc>
//      <o.0..0> quad_mode
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_config_wprotect_pin  -----------------------
// SVD Line: 10488

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_wprotect_pin
//    <name> wprotect_pin </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40150014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_config ) </loc>
//      <o.1..1> wprotect_pin
//    </check>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_spi_config_hold_pin  -------------------------
// SVD Line: 10494

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_hold_pin
//    <name> hold_pin </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40150014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_config ) </loc>
//      <o.2..2> hold_pin
//    </check>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_spi_config  ---------------------------
// SVD Line: 10473

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_config
//    <name> spi_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150014) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_config = (FLASH_SPI_CTRL_spi_config & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_quad_mode </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_wprotect_pin </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_hold_pin </item>
//  </rtree>
//  


// -----------------  Register Item Address: FLASH_SPI_CTRL_spi_fifo_control  ---------------------
// SVD Line: 10502

unsigned int FLASH_SPI_CTRL_spi_fifo_control __AT (0x40150018);



// -----------------  Field Item: FLASH_SPI_CTRL_spi_fifo_control_rx_fifo_clr  --------------------
// SVD Line: 10511

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_fifo_control_rx_fifo_clr
//    <name> rx_fifo_clr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40150018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_fifo_control ) </loc>
//      <o.0..0> rx_fifo_clr
//    </check>
//  </item>
//  


// -----------------  Field Item: FLASH_SPI_CTRL_spi_fifo_control_tx_fifo_clr  --------------------
// SVD Line: 10517

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_fifo_control_tx_fifo_clr
//    <name> tx_fifo_clr </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40150018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_fifo_control ) </loc>
//      <o.1..1> tx_fifo_clr
//    </check>
//  </item>
//  


// ---------------------  Register RTree: FLASH_SPI_CTRL_spi_fifo_control  ------------------------
// SVD Line: 10502

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_fifo_control
//    <name> spi_fifo_control </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150018) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_fifo_control >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_fifo_control = (FLASH_SPI_CTRL_spi_fifo_control & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_fifo_control_rx_fifo_clr </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_fifo_control_tx_fifo_clr </item>
//  </rtree>
//  


// --------------------  Register Item Address: FLASH_SPI_CTRL_spi_cs_size  -----------------------
// SVD Line: 10525

unsigned int FLASH_SPI_CTRL_spi_cs_size __AT (0x4015001C);



// --------------------  Field Item: FLASH_SPI_CTRL_spi_cs_size_spi_cs_num  -----------------------
// SVD Line: 10534

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_cs_num
//    <name> spi_cs_num </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4015001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_cs_size ) </loc>
//      <o.0..0> spi_cs_num
//    </check>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_spi_cs_size_spi_size  ------------------------
// SVD Line: 10540

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_size
//    <name> spi_size </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4015001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_cs_size >> 1) & 0x3), ((FLASH_SPI_CTRL_spi_cs_size = (FLASH_SPI_CTRL_spi_cs_size & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_spi_cs_size_spi_128m  ------------------------
// SVD Line: 10546

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_128m
//    <name> spi_128m </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4015001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_cs_size ) </loc>
//      <o.3..3> spi_128m
//    </check>
//  </item>
//  


// -----------------------  Register RTree: FLASH_SPI_CTRL_spi_cs_size  ---------------------------
// SVD Line: 10525

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_cs_size
//    <name> spi_cs_size </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015001C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_cs_size >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_cs_size = (FLASH_SPI_CTRL_spi_cs_size & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_cs_num </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_size </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_128m </item>
//  </rtree>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_spi_read_cmd  -----------------------
// SVD Line: 10554

unsigned int FLASH_SPI_CTRL_spi_read_cmd __AT (0x40150020);



// ------------------  Field Item: FLASH_SPI_CTRL_spi_read_cmd_qread_cmd_int  ---------------------
// SVD Line: 10563

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_qread_cmd_int
//    <name> qread_cmd_int </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40150020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_read_cmd >> 0) & 0xFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: FLASH_SPI_CTRL_spi_read_cmd_fread_cmd  -----------------------
// SVD Line: 10569

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_fread_cmd
//    <name> fread_cmd </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40150020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_read_cmd >> 8) & 0xFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: FLASH_SPI_CTRL_spi_read_cmd_read_cmd  ------------------------
// SVD Line: 10575

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_read_cmd
//    <name> read_cmd </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40150020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_read_cmd >> 16) & 0xFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_spi_read_cmd_protect  ------------------------
// SVD Line: 10581

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_protect
//    <name> protect </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40150020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_read_cmd >> 24) & 0xFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: FLASH_SPI_CTRL_spi_read_cmd  --------------------------
// SVD Line: 10554

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_read_cmd
//    <name> spi_read_cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150020) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_read_cmd >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_qread_cmd_int </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_fread_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_read_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_protect </item>
//  </rtree>
//  


// ------------------  Register Item Address: FLASH_SPI_CTRL_spi_nand_config  ---------------------
// SVD Line: 10589

unsigned int FLASH_SPI_CTRL_spi_nand_config __AT (0x40150024);



// -------------------  Field Item: FLASH_SPI_CTRL_spi_nand_config_nand_sel  ----------------------
// SVD Line: 10598

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config_nand_sel
//    <name> nand_sel </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40150024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_nand_config ) </loc>
//      <o.0..0> nand_sel
//    </check>
//  </item>
//  


// ------------------  Field Item: FLASH_SPI_CTRL_spi_nand_config_nand_addr  ----------------------
// SVD Line: 10604

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config_nand_addr
//    <name> nand_addr </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40150024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_nand_config >> 1) & 0x3), ((FLASH_SPI_CTRL_spi_nand_config = (FLASH_SPI_CTRL_spi_nand_config & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register RTree: FLASH_SPI_CTRL_spi_nand_config  -------------------------
// SVD Line: 10589

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config
//    <name> spi_nand_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150024) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_nand_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_nand_config = (FLASH_SPI_CTRL_spi_nand_config & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config_nand_sel </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config_nand_addr </item>
//  </rtree>
//  


// -----------------  Register Item Address: FLASH_SPI_CTRL_spi_nand_config2  ---------------------
// SVD Line: 10612

unsigned int FLASH_SPI_CTRL_spi_nand_config2 __AT (0x40150028);



// ----------------  Field Item: FLASH_SPI_CTRL_spi_nand_config2_get_sts_addr  --------------------
// SVD Line: 10621

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_get_sts_addr
//    <name> get_sts_addr </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40150028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_nand_config2 >> 0) & 0xFF), ((FLASH_SPI_CTRL_spi_nand_config2 = (FLASH_SPI_CTRL_spi_nand_config2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: FLASH_SPI_CTRL_spi_nand_config2_program_exe_cmd  ------------------
// SVD Line: 10627

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_program_exe_cmd
//    <name> program_exe_cmd </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40150028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_nand_config2 >> 8) & 0xFF), ((FLASH_SPI_CTRL_spi_nand_config2 = (FLASH_SPI_CTRL_spi_nand_config2 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_nand_config2_sts_qip  ----------------------
// SVD Line: 10633

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_sts_qip
//    <name> sts_qip </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40150028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_nand_config2 >> 16) & 0xFF), ((FLASH_SPI_CTRL_spi_nand_config2 = (FLASH_SPI_CTRL_spi_nand_config2 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register RTree: FLASH_SPI_CTRL_spi_nand_config2  ------------------------
// SVD Line: 10612

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config2
//    <name> spi_nand_config2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150028) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_nand_config2 >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_nand_config2 = (FLASH_SPI_CTRL_spi_nand_config2 & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_get_sts_addr </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_program_exe_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_sts_qip </item>
//  </rtree>
//  


// -------------  Register Item Address: FLASH_SPI_CTRL_spi_256_512_flash_config  -----------------
// SVD Line: 10641

unsigned int FLASH_SPI_CTRL_spi_256_512_flash_config __AT (0x4015002C);



// -----------  Field Item: FLASH_SPI_CTRL_spi_256_512_flash_config_four_byte_addr  ---------------
// SVD Line: 10650

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_256_512_flash_config_four_byte_addr
//    <name> four_byte_addr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4015002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_256_512_flash_config ) </loc>
//      <o.0..0> four_byte_addr
//    </check>
//  </item>
//  


// -----------  Field Item: FLASH_SPI_CTRL_spi_256_512_flash_config_dummy_cycle_en  ---------------
// SVD Line: 10656

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_256_512_flash_config_dummy_cycle_en
//    <name> dummy_cycle_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4015002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_256_512_flash_config ) </loc>
//      <o.1..1> dummy_cycle_en
//    </check>
//  </item>
//  


// -----------------  Register RTree: FLASH_SPI_CTRL_spi_256_512_flash_config  --------------------
// SVD Line: 10641

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_256_512_flash_config
//    <name> spi_256_512_flash_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015002C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_256_512_flash_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_256_512_flash_config = (FLASH_SPI_CTRL_spi_256_512_flash_config & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_256_512_flash_config_four_byte_addr </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_256_512_flash_config_dummy_cycle_en </item>
//  </rtree>
//  


// ---------------  Register Item Address: FLASH_SPI_CTRL_spi_128_flash_config  -------------------
// SVD Line: 10664

unsigned int FLASH_SPI_CTRL_spi_128_flash_config __AT (0x40150030);



// -------------  Field Item: FLASH_SPI_CTRL_spi_128_flash_config_first_128m_cmd  -----------------
// SVD Line: 10673

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_first_128m_cmd
//    <name> first_128m_cmd </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40150030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_128_flash_config >> 0) & 0xFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: FLASH_SPI_CTRL_spi_128_flash_config_second_128m_cmd  ----------------
// SVD Line: 10679

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_second_128m_cmd
//    <name> second_128m_cmd </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40150030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_128_flash_config >> 8) & 0xFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: FLASH_SPI_CTRL_spi_128_flash_config_third_128m_cmd  -----------------
// SVD Line: 10685

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_third_128m_cmd
//    <name> third_128m_cmd </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40150030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_128_flash_config >> 16) & 0xFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: FLASH_SPI_CTRL_spi_128_flash_config_fourth_128m_cmd  ----------------
// SVD Line: 10691

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_fourth_128m_cmd
//    <name> fourth_128m_cmd </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40150030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_128_flash_config >> 24) & 0xFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register RTree: FLASH_SPI_CTRL_spi_128_flash_config  ----------------------
// SVD Line: 10664

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_128_flash_config
//    <name> spi_128_flash_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150030) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_128_flash_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_first_128m_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_second_128m_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_third_128m_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_fourth_128m_cmd </item>
//  </rtree>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_timeout_value  ----------------------
// SVD Line: 10699

unsigned int FLASH_SPI_CTRL_timeout_value __AT (0x40150034);



// -----------------  Field Item: FLASH_SPI_CTRL_timeout_value_timeout_value  ---------------------
// SVD Line: 10708

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_timeout_value_timeout_value
//    <name> timeout_value </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_timeout_value >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_timeout_value = (FLASH_SPI_CTRL_timeout_value & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_timeout_value  --------------------------
// SVD Line: 10699

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_timeout_value
//    <name> timeout_value </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150034) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_timeout_value >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_timeout_value = (FLASH_SPI_CTRL_timeout_value & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_timeout_value_timeout_value </item>
//  </rtree>
//  


// ---------------------  Register Item Address: FLASH_SPI_CTRL_tsus_tres  ------------------------
// SVD Line: 10716

unsigned int FLASH_SPI_CTRL_tsus_tres __AT (0x4015003C);



// ---------------------  Field Item: FLASH_SPI_CTRL_tsus_tres_tsus_value  ------------------------
// SVD Line: 10725

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_tsus_tres_tsus_value
//    <name> tsus_value </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4015003C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLASH_SPI_CTRL_tsus_tres >> 0) & 0xFFFF), ((FLASH_SPI_CTRL_tsus_tres = (FLASH_SPI_CTRL_tsus_tres & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_tsus_tres_tres_value  ------------------------
// SVD Line: 10731

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_tsus_tres_tres_value
//    <name> tres_value </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4015003C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLASH_SPI_CTRL_tsus_tres >> 16) & 0xFFFF), ((FLASH_SPI_CTRL_tsus_tres = (FLASH_SPI_CTRL_tsus_tres & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_tsus_tres  ----------------------------
// SVD Line: 10716

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_tsus_tres
//    <name> tsus_tres </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015003C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_tsus_tres >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_tsus_tres = (FLASH_SPI_CTRL_tsus_tres & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_tsus_tres_tsus_value </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_tsus_tres_tres_value </item>
//  </rtree>
//  


// ---------------------  Register Item Address: FLASH_SPI_CTRL_flash_irq  ------------------------
// SVD Line: 10739

unsigned int FLASH_SPI_CTRL_flash_irq __AT (0x40150040);



// ----------------------  Field Item: FLASH_SPI_CTRL_flash_irq_reg_irq  --------------------------
// SVD Line: 10748

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_reg_irq
//    <name> reg_irq </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40150040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_flash_irq ) </loc>
//      <o.0..0> reg_irq
//    </check>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_flash_irq  ----------------------------
// SVD Line: 10739

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq
//    <name> flash_irq </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150040) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_flash_irq >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_flash_irq = (FLASH_SPI_CTRL_flash_irq & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_reg_irq </item>
//  </rtree>
//  


// ------------------  Register Item Address: FLASH_SPI_CTRL_flash_irq_mask  ----------------------
// SVD Line: 10756

unsigned int FLASH_SPI_CTRL_flash_irq_mask __AT (0x40150044);



// -----------------  Field Item: FLASH_SPI_CTRL_flash_irq_mask_reg_irq_mask  ---------------------
// SVD Line: 10765

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_mask_reg_irq_mask
//    <name> reg_irq_mask </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40150044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_flash_irq_mask ) </loc>
//      <o.0..0> reg_irq_mask
//    </check>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_flash_irq_mask  -------------------------
// SVD Line: 10756

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq_mask
//    <name> flash_irq_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150044) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_flash_irq_mask >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_flash_irq_mask = (FLASH_SPI_CTRL_flash_irq_mask & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_mask_reg_irq_mask </item>
//  </rtree>
//  


// -----------------------------  Peripheral View: FLASH_SPI_CTRL  --------------------------------
// SVD Line: 10329

//  <view> FLASH_SPI_CTRL
//    <name> FLASH_SPI_CTRL </name>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_cmd_addr </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_block_size </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_data_fifo </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_status </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_rx_status </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_fifo_control </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_cs_size </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_read_cmd </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config2 </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_256_512_flash_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_128_flash_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_timeout_value </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_tsus_tres </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq_mask </item>
//  </view>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg0  ----------------------------
// SVD Line: 10786

unsigned int sys_ctrl_cgu_cfg0 __AT (0x40000000);



// ----------------------  Field Item: sys_ctrl_cgu_cfg0_div_hclk_denom  --------------------------
// SVD Line: 10795

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_hclk_denom
//    <name> div_hclk_denom </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg0 >> 0) & 0xF), ((sys_ctrl_cgu_cfg0 = (sys_ctrl_cgu_cfg0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg0_div_pclk_denom  --------------------------
// SVD Line: 10801

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_pclk_denom
//    <name> div_pclk_denom </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg0 >> 4) & 0xF), ((sys_ctrl_cgu_cfg0 = (sys_ctrl_cgu_cfg0 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg0_div_aon_denom  --------------------------
// SVD Line: 10807

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_aon_denom
//    <name> div_aon_denom </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40000000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg0 >> 8) & 0xF), ((sys_ctrl_cgu_cfg0 = (sys_ctrl_cgu_cfg0 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg0_div_i2s_denom  --------------------------
// SVD Line: 10813

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_i2s_denom
//    <name> div_i2s_denom </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg0 >> 12) & 0xF), ((sys_ctrl_cgu_cfg0 = (sys_ctrl_cgu_cfg0 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg0_div_flash_denom  -------------------------
// SVD Line: 10819

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_flash_denom
//    <name> div_flash_denom </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40000000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg0 >> 16) & 0xF), ((sys_ctrl_cgu_cfg0 = (sys_ctrl_cgu_cfg0 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg0_div_qspi_denom  --------------------------
// SVD Line: 10825

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_qspi_denom
//    <name> div_qspi_denom </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40000000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg0 >> 20) & 0xF), ((sys_ctrl_cgu_cfg0 = (sys_ctrl_cgu_cfg0 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg0_div_ks_denom  ---------------------------
// SVD Line: 10831

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_ks_denom
//    <name> div_ks_denom </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40000000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg0 >> 24) & 0xF), ((sys_ctrl_cgu_cfg0 = (sys_ctrl_cgu_cfg0 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg0_div_hclk_update  -------------------------
// SVD Line: 10837

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_hclk_update
//    <name> div_hclk_update </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40000000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg0 ) </loc>
//      <o.28..28> div_hclk_update
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg0_div_pclk_update  -------------------------
// SVD Line: 10843

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_pclk_update
//    <name> div_pclk_update </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40000000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg0 ) </loc>
//      <o.29..29> div_pclk_update
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg0_div_aon_update  --------------------------
// SVD Line: 10849

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_aon_update
//    <name> div_aon_update </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40000000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg0 ) </loc>
//      <o.30..30> div_aon_update
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg0_div_i2s_update  --------------------------
// SVD Line: 10855

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_i2s_update
//    <name> div_i2s_update </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40000000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg0 ) </loc>
//      <o.31..31> div_i2s_update
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg0  -------------------------------
// SVD Line: 10786

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg0
//    <name> cgu_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000000) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg0 = (sys_ctrl_cgu_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_hclk_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_pclk_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_aon_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_i2s_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_flash_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_qspi_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_ks_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_hclk_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_pclk_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_aon_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg0_div_i2s_update </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg1  ----------------------------
// SVD Line: 10863

unsigned int sys_ctrl_cgu_cfg1 __AT (0x40000004);



// ----------------------------  Register Item: sys_ctrl_cgu_cfg1  --------------------------------
// SVD Line: 10863

//  <item> SFDITEM_REG__sys_ctrl_cgu_cfg1
//    <name> cgu_cfg1 </name>
//    <i> [Bits 31..0] RW (@ 0x40000004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg1 = (sys_ctrl_cgu_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg2  ----------------------------
// SVD Line: 10873

unsigned int sys_ctrl_cgu_cfg2 __AT (0x40000008);



// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_dma_gate  -------------------------
// SVD Line: 10882

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_dma_gate
//    <name> ahb_clk_dma_gate </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.0..0> ahb_clk_dma_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_lle_gate  -------------------------
// SVD Line: 10888

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_lle_gate
//    <name> ahb_clk_lle_gate </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.1..1> ahb_clk_lle_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_cpu_gate  -------------------------
// SVD Line: 10894

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cpu_gate
//    <name> ahb_clk_cpu_gate </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.2..2> ahb_clk_cpu_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_cache_gate  ------------------------
// SVD Line: 10900

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cache_gate
//    <name> ahb_clk_cache_gate </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.3..3> ahb_clk_cache_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_rom_gate  -------------------------
// SVD Line: 10906

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_rom_gate
//    <name> ahb_clk_rom_gate </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.4..4> ahb_clk_rom_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_sm0_gate  -------------------------
// SVD Line: 10912

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm0_gate
//    <name> ahb_clk_sm0_gate </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.5..5> ahb_clk_sm0_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_sm1_gate  -------------------------
// SVD Line: 10918

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm1_gate
//    <name> ahb_clk_sm1_gate </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.6..6> ahb_clk_sm1_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_sm2_gate  -------------------------
// SVD Line: 10924

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm2_gate
//    <name> ahb_clk_sm2_gate </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.7..7> ahb_clk_sm2_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_aon_gate  -------------------------
// SVD Line: 10930

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_aon_gate
//    <name> ahb_clk_aon_gate </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.8..8> ahb_clk_aon_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_aes_gate  -------------------------
// SVD Line: 10936

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_aes_gate
//    <name> ahb_clk_aes_gate </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.9..9> ahb_clk_aes_gate
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_flash_data_gate  ---------------------
// SVD Line: 10942

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_flash_data_gate
//    <name> ahb_clk_flash_data_gate </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.10..10> ahb_clk_flash_data_gate
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_flash_cfg_gate  ----------------------
// SVD Line: 10948

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_flash_cfg_gate
//    <name> ahb_clk_flash_cfg_gate </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.11..11> ahb_clk_flash_cfg_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_qspi_gate  ------------------------
// SVD Line: 10954

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_qspi_gate
//    <name> ahb_clk_qspi_gate </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.12..12> ahb_clk_qspi_gate
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_spi2ahb_gate  -----------------------
// SVD Line: 10960

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_spi2ahb_gate
//    <name> ahb_clk_spi2ahb_gate </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.13..13> ahb_clk_spi2ahb_gate
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg2_clk_aes_gate  ---------------------------
// SVD Line: 10966

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_clk_aes_gate
//    <name> clk_aes_gate </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.14..14> clk_aes_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_dma_gate_dr  -----------------------
// SVD Line: 10972

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_dma_gate_dr
//    <name> ahb_clk_dma_gate_dr </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.15..15> ahb_clk_dma_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_lle_gate_dr  -----------------------
// SVD Line: 10978

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_lle_gate_dr
//    <name> ahb_clk_lle_gate_dr </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.16..16> ahb_clk_lle_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_cpu_gate_dr  -----------------------
// SVD Line: 10984

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cpu_gate_dr
//    <name> ahb_clk_cpu_gate_dr </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.17..17> ahb_clk_cpu_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_cache_gate_dr  ----------------------
// SVD Line: 10990

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cache_gate_dr
//    <name> ahb_clk_cache_gate_dr </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.18..18> ahb_clk_cache_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_rom_gate_dr  -----------------------
// SVD Line: 10996

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_rom_gate_dr
//    <name> ahb_clk_rom_gate_dr </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.19..19> ahb_clk_rom_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_sm0_gate_dr  -----------------------
// SVD Line: 11002

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm0_gate_dr
//    <name> ahb_clk_sm0_gate_dr </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.20..20> ahb_clk_sm0_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_sm1_gate_dr  -----------------------
// SVD Line: 11008

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm1_gate_dr
//    <name> ahb_clk_sm1_gate_dr </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.21..21> ahb_clk_sm1_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_sm2_gate_dr  -----------------------
// SVD Line: 11014

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm2_gate_dr
//    <name> ahb_clk_sm2_gate_dr </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.22..22> ahb_clk_sm2_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_aon_gate_dr  -----------------------
// SVD Line: 11020

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_aon_gate_dr
//    <name> ahb_clk_aon_gate_dr </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.23..23> ahb_clk_aon_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_aes_gate_dr  -----------------------
// SVD Line: 11026

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_aes_gate_dr
//    <name> ahb_clk_aes_gate_dr </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.24..24> ahb_clk_aes_gate_dr
//    </check>
//  </item>
//  


// ----------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_flash_data_gate_dr  --------------------
// SVD Line: 11032

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_flash_data_gate_dr
//    <name> ahb_clk_flash_data_gate_dr </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.25..25> ahb_clk_flash_data_gate_dr
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_flash_cfg_gate_dr  --------------------
// SVD Line: 11038

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_flash_cfg_gate_dr
//    <name> ahb_clk_flash_cfg_gate_dr </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.26..26> ahb_clk_flash_cfg_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_qspi_gate_dr  -----------------------
// SVD Line: 11044

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_qspi_gate_dr
//    <name> ahb_clk_qspi_gate_dr </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.27..27> ahb_clk_qspi_gate_dr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_spi2ahb_gate_dr  ---------------------
// SVD Line: 11050

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_spi2ahb_gate_dr
//    <name> ahb_clk_spi2ahb_gate_dr </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.28..28> ahb_clk_spi2ahb_gate_dr
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg2_clk_aes_gate_dr  -------------------------
// SVD Line: 11056

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_clk_aes_gate_dr
//    <name> clk_aes_gate_dr </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.29..29> clk_aes_gate_dr
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg2  -------------------------------
// SVD Line: 10873

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg2
//    <name> cgu_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000008) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg2 = (sys_ctrl_cgu_cfg2 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_dma_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_lle_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cpu_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cache_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_rom_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm0_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm2_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_aon_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_aes_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_flash_data_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_flash_cfg_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_qspi_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_spi2ahb_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_clk_aes_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_dma_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_lle_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cpu_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cache_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_rom_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm0_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm1_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm2_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_aon_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_aes_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_flash_data_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_flash_cfg_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_qspi_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_spi2ahb_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_clk_aes_gate_dr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg3  ----------------------------
// SVD Line: 11064

unsigned int sys_ctrl_cgu_cfg3 __AT (0x4000000C);



// -------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_sysctrl_gate  -----------------------
// SVD Line: 11073

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_sysctrl_gate
//    <name> apb_clk_sysctrl_gate </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.0..0> apb_clk_sysctrl_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_wdt_gate  -------------------------
// SVD Line: 11079

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_wdt_gate
//    <name> apb_clk_wdt_gate </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.1..1> apb_clk_wdt_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_timer0_gate  -----------------------
// SVD Line: 11085

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_timer0_gate
//    <name> apb_clk_timer0_gate </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.2..2> apb_clk_timer0_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_timer1_gate  -----------------------
// SVD Line: 11091

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_timer1_gate
//    <name> apb_clk_timer1_gate </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.3..3> apb_clk_timer1_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_timer2_gate  -----------------------
// SVD Line: 11097

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_timer2_gate
//    <name> apb_clk_timer2_gate </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.4..4> apb_clk_timer2_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_pwm_gate  -------------------------
// SVD Line: 11103

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_pwm_gate
//    <name> apb_clk_pwm_gate </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.5..5> apb_clk_pwm_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_iomux_gate  ------------------------
// SVD Line: 11109

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_iomux_gate
//    <name> apb_clk_iomux_gate </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.6..6> apb_clk_iomux_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_trng_gate  ------------------------
// SVD Line: 11115

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_trng_gate
//    <name> apb_clk_trng_gate </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.7..7> apb_clk_trng_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_pdm_gate  -------------------------
// SVD Line: 11121

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_pdm_gate
//    <name> apb_clk_pdm_gate </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.8..8> apb_clk_pdm_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_qdec_gate  ------------------------
// SVD Line: 11127

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_qdec_gate
//    <name> apb_clk_qdec_gate </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.9..9> apb_clk_qdec_gate
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_key_scanner_gate  ---------------------
// SVD Line: 11133

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_key_scanner_gate
//    <name> apb_clk_key_scanner_gate </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.10..10> apb_clk_key_scanner_gate
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_ir_gate  -------------------------
// SVD Line: 11139

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_ir_gate
//    <name> apb_clk_ir_gate </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.11..11> apb_clk_ir_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_dma_gate  -------------------------
// SVD Line: 11145

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_dma_gate
//    <name> apb_clk_dma_gate </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.12..12> apb_clk_dma_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_qspi_gate  ------------------------
// SVD Line: 11151

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_qspi_gate
//    <name> apb_clk_qspi_gate </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.13..13> apb_clk_qspi_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_spi1_gate  ------------------------
// SVD Line: 11157

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_spi1_gate
//    <name> apb_clk_spi1_gate </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.14..14> apb_clk_spi1_gate
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_sar_adc_gate  -----------------------
// SVD Line: 11163

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_sar_adc_gate
//    <name> apb_clk_sar_adc_gate </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.15..15> apb_clk_sar_adc_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_i2s_gate  -------------------------
// SVD Line: 11169

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_i2s_gate
//    <name> apb_clk_i2s_gate </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.16..16> apb_clk_i2s_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_uart0_gate  ------------------------
// SVD Line: 11175

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_uart0_gate
//    <name> apb_clk_uart0_gate </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.17..17> apb_clk_uart0_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_uart1_gate  ------------------------
// SVD Line: 11181

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_uart1_gate
//    <name> apb_clk_uart1_gate </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.18..18> apb_clk_uart1_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_i2c0_gate  ------------------------
// SVD Line: 11187

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_i2c0_gate
//    <name> apb_clk_i2c0_gate </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.19..19> apb_clk_i2c0_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_i2c1_gate  ------------------------
// SVD Line: 11193

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_i2c1_gate
//    <name> apb_clk_i2c1_gate </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.20..20> apb_clk_i2c1_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_gpio0_gate  ------------------------
// SVD Line: 11199

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_gpio0_gate
//    <name> apb_clk_gpio0_gate </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.21..21> apb_clk_gpio0_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_gpio1_gate  ------------------------
// SVD Line: 11205

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_gpio1_gate
//    <name> apb_clk_gpio1_gate </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.22..22> apb_clk_gpio1_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_efuse_gate  ------------------------
// SVD Line: 11211

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_efuse_gate
//    <name> apb_clk_efuse_gate </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.23..23> apb_clk_efuse_gate
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_aon_ctrl_gate  ----------------------
// SVD Line: 11217

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_aon_ctrl_gate
//    <name> apb_clk_aon_ctrl_gate </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.24..24> apb_clk_aon_ctrl_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_lpc_gate  -------------------------
// SVD Line: 11223

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_lpc_gate
//    <name> apb_clk_lpc_gate </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.25..25> apb_clk_lpc_gate
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg3  -------------------------------
// SVD Line: 11064

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg3
//    <name> cgu_cfg3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000000C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg3 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg3 = (sys_ctrl_cgu_cfg3 & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_sysctrl_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_wdt_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_timer0_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_timer1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_timer2_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_pwm_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_iomux_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_trng_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_pdm_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_qdec_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_key_scanner_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_ir_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_dma_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_qspi_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_spi1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_sar_adc_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_i2s_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_uart0_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_uart1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_i2c0_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_i2c1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_gpio0_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_gpio1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_efuse_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_aon_ctrl_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_lpc_gate </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg4  ----------------------------
// SVD Line: 11231

unsigned int sys_ctrl_cgu_cfg4 __AT (0x40000010);



// ------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_sysctrl_gate_dr  ---------------------
// SVD Line: 11240

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_sysctrl_gate_dr
//    <name> apb_clk_sysctrl_gate_dr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.0..0> apb_clk_sysctrl_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_wdt_gate_dr  -----------------------
// SVD Line: 11246

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_wdt_gate_dr
//    <name> apb_clk_wdt_gate_dr </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.1..1> apb_clk_wdt_gate_dr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_timer0_gate_dr  ----------------------
// SVD Line: 11252

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_timer0_gate_dr
//    <name> apb_clk_timer0_gate_dr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.2..2> apb_clk_timer0_gate_dr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_timer1_gate_dr  ----------------------
// SVD Line: 11258

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_timer1_gate_dr
//    <name> apb_clk_timer1_gate_dr </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.3..3> apb_clk_timer1_gate_dr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_timer2_gate_dr  ----------------------
// SVD Line: 11264

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_timer2_gate_dr
//    <name> apb_clk_timer2_gate_dr </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.4..4> apb_clk_timer2_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_pwm_gate_dr  -----------------------
// SVD Line: 11270

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_pwm_gate_dr
//    <name> apb_clk_pwm_gate_dr </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.5..5> apb_clk_pwm_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_iomux_gate_dr  ----------------------
// SVD Line: 11276

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_iomux_gate_dr
//    <name> apb_clk_iomux_gate_dr </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.6..6> apb_clk_iomux_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_trng_gate_dr  -----------------------
// SVD Line: 11282

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_trng_gate_dr
//    <name> apb_clk_trng_gate_dr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.7..7> apb_clk_trng_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_pdm_gate_dr  -----------------------
// SVD Line: 11288

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_pdm_gate_dr
//    <name> apb_clk_pdm_gate_dr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.8..8> apb_clk_pdm_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_qdec_gate_dr  -----------------------
// SVD Line: 11294

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_qdec_gate_dr
//    <name> apb_clk_qdec_gate_dr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.9..9> apb_clk_qdec_gate_dr
//    </check>
//  </item>
//  


// ----------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_key_scanner_gate_dr  -------------------
// SVD Line: 11300

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_key_scanner_gate_dr
//    <name> apb_clk_key_scanner_gate_dr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.10..10> apb_clk_key_scanner_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_ir_gate_dr  ------------------------
// SVD Line: 11306

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_ir_gate_dr
//    <name> apb_clk_ir_gate_dr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.11..11> apb_clk_ir_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_dma_gate_dr  -----------------------
// SVD Line: 11312

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_dma_gate_dr
//    <name> apb_clk_dma_gate_dr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.12..12> apb_clk_dma_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_qspi_gate_dr  -----------------------
// SVD Line: 11318

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_qspi_gate_dr
//    <name> apb_clk_qspi_gate_dr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.13..13> apb_clk_qspi_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_spi1_gate_dr  -----------------------
// SVD Line: 11324

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_spi1_gate_dr
//    <name> apb_clk_spi1_gate_dr </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.14..14> apb_clk_spi1_gate_dr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_sar_adc_gate_dr  ---------------------
// SVD Line: 11330

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_sar_adc_gate_dr
//    <name> apb_clk_sar_adc_gate_dr </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.15..15> apb_clk_sar_adc_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_i2s_gate_dr  -----------------------
// SVD Line: 11336

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_i2s_gate_dr
//    <name> apb_clk_i2s_gate_dr </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.16..16> apb_clk_i2s_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_uart0_gate_dr  ----------------------
// SVD Line: 11342

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_uart0_gate_dr
//    <name> apb_clk_uart0_gate_dr </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.17..17> apb_clk_uart0_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_uart1_gate_dr  ----------------------
// SVD Line: 11348

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_uart1_gate_dr
//    <name> apb_clk_uart1_gate_dr </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.18..18> apb_clk_uart1_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_i2c0_gate_dr  -----------------------
// SVD Line: 11354

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_i2c0_gate_dr
//    <name> apb_clk_i2c0_gate_dr </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.19..19> apb_clk_i2c0_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_i2c1_gate_dr  -----------------------
// SVD Line: 11360

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_i2c1_gate_dr
//    <name> apb_clk_i2c1_gate_dr </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.20..20> apb_clk_i2c1_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_gpio0_gate_dr  ----------------------
// SVD Line: 11366

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_gpio0_gate_dr
//    <name> apb_clk_gpio0_gate_dr </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.21..21> apb_clk_gpio0_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_gpio1_gate_dr  ----------------------
// SVD Line: 11372

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_gpio1_gate_dr
//    <name> apb_clk_gpio1_gate_dr </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.22..22> apb_clk_gpio1_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_efuse_gate_dr  ----------------------
// SVD Line: 11378

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_efuse_gate_dr
//    <name> apb_clk_efuse_gate_dr </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.23..23> apb_clk_efuse_gate_dr
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_aon_ctrl_gate_dr  ---------------------
// SVD Line: 11384

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_aon_ctrl_gate_dr
//    <name> apb_clk_aon_ctrl_gate_dr </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.24..24> apb_clk_aon_ctrl_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_lpc_gate_dr  -----------------------
// SVD Line: 11390

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_lpc_gate_dr
//    <name> apb_clk_lpc_gate_dr </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.25..25> apb_clk_lpc_gate_dr
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg4  -------------------------------
// SVD Line: 11231

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg4
//    <name> cgu_cfg4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000010) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg4 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg4 = (sys_ctrl_cgu_cfg4 & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_sysctrl_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_wdt_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_timer0_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_timer1_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_timer2_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_pwm_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_iomux_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_trng_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_pdm_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_qdec_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_key_scanner_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_ir_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_dma_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_qspi_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_spi1_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_sar_adc_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_i2s_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_uart0_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_uart1_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_i2c0_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_i2c1_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_gpio0_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_gpio1_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_efuse_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_aon_ctrl_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_lpc_gate_dr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg5  ----------------------------
// SVD Line: 11398

unsigned int sys_ctrl_cgu_cfg5 __AT (0x40000014);



// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_timer0_gate  -------------------------
// SVD Line: 11407

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_timer0_gate
//    <name> fclk_timer0_gate </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.0..0> fclk_timer0_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_timer1_gate  -------------------------
// SVD Line: 11413

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_timer1_gate
//    <name> fclk_timer1_gate </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.1..1> fclk_timer1_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_timer2_gate  -------------------------
// SVD Line: 11419

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_timer2_gate
//    <name> fclk_timer2_gate </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.2..2> fclk_timer2_gate
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_flash_gate  -------------------------
// SVD Line: 11425

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_flash_gate
//    <name> fclk_flash_gate </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.3..3> fclk_flash_gate
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_uart0_gate  -------------------------
// SVD Line: 11431

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_uart0_gate
//    <name> fclk_uart0_gate </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.4..4> fclk_uart0_gate
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_uart1_gate  -------------------------
// SVD Line: 11437

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_uart1_gate
//    <name> fclk_uart1_gate </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.5..5> fclk_uart1_gate
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_qspi_gate  --------------------------
// SVD Line: 11443

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_qspi_gate
//    <name> fclk_qspi_gate </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.6..6> fclk_qspi_gate
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_spi_gate  --------------------------
// SVD Line: 11449

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_spi_gate
//    <name> fclk_spi_gate </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.7..7> fclk_spi_gate
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_i2s_gate  --------------------------
// SVD Line: 11455

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_i2s_gate
//    <name> fclk_i2s_gate </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.8..8> fclk_i2s_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_pdm_32m_gate  ------------------------
// SVD Line: 11461

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_pdm_32m_gate
//    <name> fclk_pdm_32m_gate </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.9..9> fclk_pdm_32m_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_pwm_32m_gate  ------------------------
// SVD Line: 11467

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_pwm_32m_gate
//    <name> fclk_pwm_32m_gate </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.10..10> fclk_pwm_32m_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_ir_32m_gate  -------------------------
// SVD Line: 11473

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_ir_32m_gate
//    <name> fclk_ir_32m_gate </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.11..11> fclk_ir_32m_gate
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_sar_adc_32m_gate  ----------------------
// SVD Line: 11479

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_sar_adc_32m_gate
//    <name> fclk_sar_adc_32m_gate </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.12..12> fclk_sar_adc_32m_gate
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_lle_main_32m_gate  ----------------------
// SVD Line: 11485

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_lle_main_32m_gate
//    <name> fclk_lle_main_32m_gate </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.13..13> fclk_lle_main_32m_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_efuse_32m_gate  -----------------------
// SVD Line: 11491

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_efuse_32m_gate
//    <name> fclk_efuse_32m_gate </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.14..14> fclk_efuse_32m_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_cpu_32k_gate  ------------------------
// SVD Line: 11497

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_cpu_32k_gate
//    <name> fclk_cpu_32k_gate </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.15..15> fclk_cpu_32k_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_ir_32k_gate  -------------------------
// SVD Line: 11503

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_ir_32k_gate
//    <name> fclk_ir_32k_gate </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.16..16> fclk_ir_32k_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_wdt_32k_gate  ------------------------
// SVD Line: 11509

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_wdt_32k_gate
//    <name> fclk_wdt_32k_gate </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.17..17> fclk_wdt_32k_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_gpio_32k_gate  ------------------------
// SVD Line: 11515

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_gpio_32k_gate
//    <name> fclk_gpio_32k_gate </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.18..18> fclk_gpio_32k_gate
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_ks_gate  ---------------------------
// SVD Line: 11521

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_ks_gate
//    <name> fclk_ks_gate </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.19..19> fclk_ks_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_ks_32k_gate  -------------------------
// SVD Line: 11527

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_ks_32k_gate
//    <name> fclk_ks_32k_gate </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.20..20> fclk_ks_32k_gate
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg5  -------------------------------
// SVD Line: 11398

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg5
//    <name> cgu_cfg5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000014) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg5 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg5 = (sys_ctrl_cgu_cfg5 & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_timer0_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_timer1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_timer2_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_flash_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_uart0_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_uart1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_qspi_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_spi_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_i2s_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_pdm_32m_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_pwm_32m_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_ir_32m_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_sar_adc_32m_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_lle_main_32m_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_efuse_32m_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_cpu_32k_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_ir_32k_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_wdt_32k_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_gpio_32k_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_ks_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_ks_32k_gate </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg6  ----------------------------
// SVD Line: 11535

unsigned int sys_ctrl_cgu_cfg6 __AT (0x40000018);



// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_timer0_gate_dr  -----------------------
// SVD Line: 11544

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_timer0_gate_dr
//    <name> fclk_timer0_gate_dr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.0..0> fclk_timer0_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_timer1_gate_dr  -----------------------
// SVD Line: 11550

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_timer1_gate_dr
//    <name> fclk_timer1_gate_dr </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.1..1> fclk_timer1_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_timer2_gate_dr  -----------------------
// SVD Line: 11556

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_timer2_gate_dr
//    <name> fclk_timer2_gate_dr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.2..2> fclk_timer2_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_flash_gate_dr  ------------------------
// SVD Line: 11562

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_flash_gate_dr
//    <name> fclk_flash_gate_dr </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.3..3> fclk_flash_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_uart0_gate_dr  ------------------------
// SVD Line: 11568

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_uart0_gate_dr
//    <name> fclk_uart0_gate_dr </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.4..4> fclk_uart0_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_uart1_gate_dr  ------------------------
// SVD Line: 11574

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_uart1_gate_dr
//    <name> fclk_uart1_gate_dr </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.5..5> fclk_uart1_gate_dr
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_qspi_gate_dr  ------------------------
// SVD Line: 11580

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_qspi_gate_dr
//    <name> fclk_qspi_gate_dr </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.6..6> fclk_qspi_gate_dr
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_spi_gate_dr  -------------------------
// SVD Line: 11586

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_spi_gate_dr
//    <name> fclk_spi_gate_dr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.7..7> fclk_spi_gate_dr
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_i2s_gate_dr  -------------------------
// SVD Line: 11592

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_i2s_gate_dr
//    <name> fclk_i2s_gate_dr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.8..8> fclk_i2s_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_pdm_32m_gate_dr  -----------------------
// SVD Line: 11598

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_pdm_32m_gate_dr
//    <name> fclk_pdm_32m_gate_dr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.9..9> fclk_pdm_32m_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_pwm_32m_gate_dr  -----------------------
// SVD Line: 11604

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_pwm_32m_gate_dr
//    <name> fclk_pwm_32m_gate_dr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.10..10> fclk_pwm_32m_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_ir_32m_gate_dr  -----------------------
// SVD Line: 11610

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_ir_32m_gate_dr
//    <name> fclk_ir_32m_gate_dr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.11..11> fclk_ir_32m_gate_dr
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg6_fclk_sar_adc_32m_gate_dr  ---------------------
// SVD Line: 11616

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_sar_adc_32m_gate_dr
//    <name> fclk_sar_adc_32m_gate_dr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.12..12> fclk_sar_adc_32m_gate_dr
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg6_fclk_lle_main_32m_gate_dr  --------------------
// SVD Line: 11622

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_lle_main_32m_gate_dr
//    <name> fclk_lle_main_32m_gate_dr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.13..13> fclk_lle_main_32m_gate_dr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_efuse_32m_gate_dr  ----------------------
// SVD Line: 11628

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_efuse_32m_gate_dr
//    <name> fclk_efuse_32m_gate_dr </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.14..14> fclk_efuse_32m_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_cpu_32k_gate_dr  -----------------------
// SVD Line: 11634

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_cpu_32k_gate_dr
//    <name> fclk_cpu_32k_gate_dr </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.15..15> fclk_cpu_32k_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_ir_32k_gate_dr  -----------------------
// SVD Line: 11640

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_ir_32k_gate_dr
//    <name> fclk_ir_32k_gate_dr </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.16..16> fclk_ir_32k_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_wdt_32k_gate_dr  -----------------------
// SVD Line: 11646

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_wdt_32k_gate_dr
//    <name> fclk_wdt_32k_gate_dr </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.17..17> fclk_wdt_32k_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_gpio_32k_gate_dr  ----------------------
// SVD Line: 11652

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_gpio_32k_gate_dr
//    <name> fclk_gpio_32k_gate_dr </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.18..18> fclk_gpio_32k_gate_dr
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_ks_gate_dr  -------------------------
// SVD Line: 11658

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_ks_gate_dr
//    <name> fclk_ks_gate_dr </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.19..19> fclk_ks_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_ks_32k_gate_dr  -----------------------
// SVD Line: 11664

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_ks_32k_gate_dr
//    <name> fclk_ks_32k_gate_dr </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.20..20> fclk_ks_32k_gate_dr
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg6  -------------------------------
// SVD Line: 11535

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg6
//    <name> cgu_cfg6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000018) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg6 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg6 = (sys_ctrl_cgu_cfg6 & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_timer0_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_timer1_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_timer2_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_flash_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_uart0_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_uart1_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_qspi_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_spi_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_i2s_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_pdm_32m_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_pwm_32m_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_ir_32m_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_sar_adc_32m_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_lle_main_32m_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_efuse_32m_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_cpu_32k_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_ir_32k_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_wdt_32k_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_gpio_32k_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_ks_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_ks_32k_gate_dr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg7  ----------------------------
// SVD Line: 11672

unsigned int sys_ctrl_cgu_cfg7 __AT (0x4000001C);



// -----------------------  Field Item: sys_ctrl_cgu_cfg7_lle_hclk_gate  --------------------------
// SVD Line: 11681

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_hclk_gate
//    <name> lle_hclk_gate </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.0..0> lle_hclk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cc1_clk_gate  -------------------------
// SVD Line: 11687

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc1_clk_gate
//    <name> lle_cc1_clk_gate </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.1..1> lle_cc1_clk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cc2_clk_gate  -------------------------
// SVD Line: 11693

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc2_clk_gate
//    <name> lle_cc2_clk_gate </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.2..2> lle_cc2_clk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_aes_clk_gate  -------------------------
// SVD Line: 11699

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_aes_clk_gate
//    <name> lle_aes_clk_gate </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.3..3> lle_aes_clk_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate  -----------------------
// SVD Line: 11705

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate
//    <name> lle_rfctrl_clk_gate </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.4..4> lle_rfctrl_clk_gate
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate  ----------------------
// SVD Line: 11711

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate
//    <name> lle_decoder_hclk_gate </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.5..5> lle_decoder_hclk_gate
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate  ----------------------
// SVD Line: 11717

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate
//    <name> lle_encoder_hclk_gate </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.6..6> lle_encoder_hclk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_crc_clk_gate  -------------------------
// SVD Line: 11723

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_crc_clk_gate
//    <name> lle_crc_clk_gate </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.7..7> lle_crc_clk_gate
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg7_lle_whitening_clk_gate  ----------------------
// SVD Line: 11729

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_whitening_clk_gate
//    <name> lle_whitening_clk_gate </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.8..8> lle_whitening_clk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cte_clk_gate  -------------------------
// SVD Line: 11735

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cte_clk_gate
//    <name> lle_cte_clk_gate </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.9..9> lle_cte_clk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_hclk_gate_dr  -------------------------
// SVD Line: 11741

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_hclk_gate_dr
//    <name> lle_hclk_gate_dr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.10..10> lle_hclk_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cc1_clk_gate_dr  -----------------------
// SVD Line: 11747

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc1_clk_gate_dr
//    <name> lle_cc1_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.11..11> lle_cc1_clk_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cc2_clk_gate_dr  -----------------------
// SVD Line: 11753

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc2_clk_gate_dr
//    <name> lle_cc2_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.12..12> lle_cc2_clk_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_aes_clk_gate_dr  -----------------------
// SVD Line: 11759

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_aes_clk_gate_dr
//    <name> lle_aes_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.13..13> lle_aes_clk_gate_dr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate_dr  ----------------------
// SVD Line: 11765

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate_dr
//    <name> lle_rfctrl_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.14..14> lle_rfctrl_clk_gate_dr
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate_dr  ---------------------
// SVD Line: 11771

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate_dr
//    <name> lle_decoder_hclk_gate_dr </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.15..15> lle_decoder_hclk_gate_dr
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate_dr  ---------------------
// SVD Line: 11777

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate_dr
//    <name> lle_encoder_hclk_gate_dr </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.16..16> lle_encoder_hclk_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_crc_clk_gate_dr  -----------------------
// SVD Line: 11783

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_crc_clk_gate_dr
//    <name> lle_crc_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.17..17> lle_crc_clk_gate_dr
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg7_lle_whitening_clk_gate_dr  --------------------
// SVD Line: 11789

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_whitening_clk_gate_dr
//    <name> lle_whitening_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.18..18> lle_whitening_clk_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cte_clk_gate_dr  -----------------------
// SVD Line: 11795

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cte_clk_gate_dr
//    <name> lle_cte_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.19..19> lle_cte_clk_gate_dr
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg7_div_32k_denom  --------------------------
// SVD Line: 11801

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_div_32k_denom
//    <name> div_32k_denom </name>
//    <rw> 
//    <i> [Bits 31..20] RW (@ 0x4000001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_cgu_cfg7 >> 20) & 0xFFF), ((sys_ctrl_cgu_cfg7 = (sys_ctrl_cgu_cfg7 & ~(0xFFFUL << 20 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg7  -------------------------------
// SVD Line: 11672

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg7
//    <name> cgu_cfg7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg7 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg7 = (sys_ctrl_cgu_cfg7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_hclk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc1_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc2_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_aes_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_crc_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_whitening_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cte_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_hclk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc1_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc2_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_aes_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_crc_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_whitening_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cte_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_div_32k_denom </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_rstu_cfg0  ---------------------------
// SVD Line: 11809

unsigned int sys_ctrl_rstu_cfg0 __AT (0x40000020);



// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_rom_sw  --------------------------
// SVD Line: 11818

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_rom_sw
//    <name> hrstn_rom_sw </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.0..0> hrstn_rom_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_sm0_sw  --------------------------
// SVD Line: 11824

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm0_sw
//    <name> hrstn_sm0_sw </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.1..1> hrstn_sm0_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_sm1_sw  --------------------------
// SVD Line: 11830

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm1_sw
//    <name> hrstn_sm1_sw </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.2..2> hrstn_sm1_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_sm2_sw  --------------------------
// SVD Line: 11836

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm2_sw
//    <name> hrstn_sm2_sw </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.3..3> hrstn_sm2_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_dma_sw  --------------------------
// SVD Line: 11842

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_dma_sw
//    <name> hrstn_dma_sw </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.4..4> hrstn_dma_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_aes_sw  --------------------------
// SVD Line: 11848

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_aes_sw
//    <name> hrstn_aes_sw </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.5..5> hrstn_aes_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_flash_sw  -------------------------
// SVD Line: 11854

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_flash_sw
//    <name> hrstn_flash_sw </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.6..6> hrstn_flash_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_qspi_sw  --------------------------
// SVD Line: 11860

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_qspi_sw
//    <name> hrstn_qspi_sw </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.7..7> hrstn_qspi_sw
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_spi2ahb_sw  ------------------------
// SVD Line: 11866

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_spi2ahb_sw
//    <name> hrstn_spi2ahb_sw </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.8..8> hrstn_spi2ahb_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_lle_sw  --------------------------
// SVD Line: 11872

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_lle_sw
//    <name> hrstn_lle_sw </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.9..9> hrstn_lle_sw
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_sys_ctrl_sw  ------------------------
// SVD Line: 11878

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_sys_ctrl_sw
//    <name> prstn_sys_ctrl_sw </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.10..10> prstn_sys_ctrl_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_wdt_sw  --------------------------
// SVD Line: 11884

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_wdt_sw
//    <name> prstn_wdt_sw </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.11..11> prstn_wdt_sw
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_timer0_sw  -------------------------
// SVD Line: 11890

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_timer0_sw
//    <name> prstn_timer0_sw </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.12..12> prstn_timer0_sw
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_timer1_sw  -------------------------
// SVD Line: 11896

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_timer1_sw
//    <name> prstn_timer1_sw </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.13..13> prstn_timer1_sw
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_timer2_sw  -------------------------
// SVD Line: 11902

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_timer2_sw
//    <name> prstn_timer2_sw </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.14..14> prstn_timer2_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_pwm_sw  --------------------------
// SVD Line: 11908

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_pwm_sw
//    <name> prstn_pwm_sw </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.15..15> prstn_pwm_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_iomux_sw  -------------------------
// SVD Line: 11914

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_iomux_sw
//    <name> prstn_iomux_sw </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.16..16> prstn_iomux_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_trng_sw  --------------------------
// SVD Line: 11920

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_trng_sw
//    <name> prstn_trng_sw </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.17..17> prstn_trng_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_pdm_sw  --------------------------
// SVD Line: 11926

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_pdm_sw
//    <name> prstn_pdm_sw </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.18..18> prstn_pdm_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_qdec_sw  --------------------------
// SVD Line: 11932

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_qdec_sw
//    <name> prstn_qdec_sw </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.19..19> prstn_qdec_sw
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_key_scanner_sw  ----------------------
// SVD Line: 11938

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_key_scanner_sw
//    <name> prstn_key_scanner_sw </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.20..20> prstn_key_scanner_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_ir_sw  ---------------------------
// SVD Line: 11944

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_ir_sw
//    <name> prstn_ir_sw </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.21..21> prstn_ir_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_dma_sw  --------------------------
// SVD Line: 11950

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_dma_sw
//    <name> prstn_dma_sw </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.22..22> prstn_dma_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_qspi_sw  --------------------------
// SVD Line: 11956

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_qspi_sw
//    <name> prstn_qspi_sw </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.23..23> prstn_qspi_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_spi_sw  --------------------------
// SVD Line: 11962

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_spi_sw
//    <name> prstn_spi_sw </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.24..24> prstn_spi_sw
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_sar_adc_sw  ------------------------
// SVD Line: 11968

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_sar_adc_sw
//    <name> prstn_sar_adc_sw </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.25..25> prstn_sar_adc_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_i2s_sw  --------------------------
// SVD Line: 11974

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_i2s_sw
//    <name> prstn_i2s_sw </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.26..26> prstn_i2s_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_uart0_sw  -------------------------
// SVD Line: 11980

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_uart0_sw
//    <name> prstn_uart0_sw </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.27..27> prstn_uart0_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_uart1_sw  -------------------------
// SVD Line: 11986

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_uart1_sw
//    <name> prstn_uart1_sw </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.28..28> prstn_uart1_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_i2c0_sw  --------------------------
// SVD Line: 11992

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_i2c0_sw
//    <name> prstn_i2c0_sw </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.29..29> prstn_i2c0_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_i2c1_sw  --------------------------
// SVD Line: 11998

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_i2c1_sw
//    <name> prstn_i2c1_sw </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.30..30> prstn_i2c1_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg0_prstn_gpio0_sw  -------------------------
// SVD Line: 12004

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_gpio0_sw
//    <name> prstn_gpio0_sw </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.31..31> prstn_gpio0_sw
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_rstu_cfg0  -------------------------------
// SVD Line: 11809

//  <rtree> SFDITEM_REG__sys_ctrl_rstu_cfg0
//    <name> rstu_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000020) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_rstu_cfg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rstu_cfg0 = (sys_ctrl_rstu_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_rom_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm0_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm1_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm2_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_dma_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_aes_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_flash_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_qspi_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_spi2ahb_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_lle_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_sys_ctrl_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_wdt_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_timer0_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_timer1_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_timer2_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_pwm_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_iomux_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_trng_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_pdm_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_qdec_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_key_scanner_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_ir_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_dma_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_qspi_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_spi_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_sar_adc_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_i2s_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_uart0_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_uart1_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_i2c0_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_i2c1_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_prstn_gpio0_sw </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_rstu_cfg1  ---------------------------
// SVD Line: 12012

unsigned int sys_ctrl_rstu_cfg1 __AT (0x40000024);



// ----------------------  Field Item: sys_ctrl_rstu_cfg1_prstn_gpio1_sw  -------------------------
// SVD Line: 12021

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_prstn_gpio1_sw
//    <name> prstn_gpio1_sw </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.0..0> prstn_gpio1_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg1_prstn_efuse_sw  -------------------------
// SVD Line: 12027

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_prstn_efuse_sw
//    <name> prstn_efuse_sw </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.1..1> prstn_efuse_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_timer0_sw  -------------------------
// SVD Line: 12033

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_timer0_sw
//    <name> rstn_timer0_sw </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.2..2> rstn_timer0_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_timer1_sw  -------------------------
// SVD Line: 12039

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_timer1_sw
//    <name> rstn_timer1_sw </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.3..3> rstn_timer1_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_timer2_sw  -------------------------
// SVD Line: 12045

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_timer2_sw
//    <name> rstn_timer2_sw </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.4..4> rstn_timer2_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_flash_sw  --------------------------
// SVD Line: 12051

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_flash_sw
//    <name> rstn_flash_sw </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.5..5> rstn_flash_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_uart0_sw  --------------------------
// SVD Line: 12057

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_uart0_sw
//    <name> rstn_uart0_sw </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.6..6> rstn_uart0_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_uart1_sw  --------------------------
// SVD Line: 12063

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_uart1_sw
//    <name> rstn_uart1_sw </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.7..7> rstn_uart1_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_qspi_sw  --------------------------
// SVD Line: 12069

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_qspi_sw
//    <name> rstn_qspi_sw </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.8..8> rstn_qspi_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_spi_sw  ---------------------------
// SVD Line: 12075

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_spi_sw
//    <name> rstn_spi_sw </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.9..9> rstn_spi_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_i2s_sw  ---------------------------
// SVD Line: 12081

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_i2s_sw
//    <name> rstn_i2s_sw </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.10..10> rstn_i2s_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_pdm_sw  ---------------------------
// SVD Line: 12087

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_pdm_sw
//    <name> rstn_pdm_sw </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.11..11> rstn_pdm_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_pwm_sw  ---------------------------
// SVD Line: 12093

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_pwm_sw
//    <name> rstn_pwm_sw </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.12..12> rstn_pwm_sw
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_ir_sw  ---------------------------
// SVD Line: 12099

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_ir_sw
//    <name> rstn_ir_sw </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.13..13> rstn_ir_sw
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_sar_adc_sw  -------------------------
// SVD Line: 12105

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_sar_adc_sw
//    <name> rstn_sar_adc_sw </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.14..14> rstn_sar_adc_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_efuse_sw  --------------------------
// SVD Line: 12111

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_efuse_sw
//    <name> rstn_efuse_sw </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.15..15> rstn_efuse_sw
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_32k_cpu_sw  -------------------------
// SVD Line: 12117

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_32k_cpu_sw
//    <name> rstn_32k_cpu_sw </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.16..16> rstn_32k_cpu_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_32k_ir_sw  -------------------------
// SVD Line: 12123

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_32k_ir_sw
//    <name> rstn_32k_ir_sw </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.17..17> rstn_32k_ir_sw
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_32k_wdt_sw  -------------------------
// SVD Line: 12129

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_32k_wdt_sw
//    <name> rstn_32k_wdt_sw </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.18..18> rstn_32k_wdt_sw
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_rstu_cfg1_rstn_lle_sram0_sw  ------------------------
// SVD Line: 12135

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_lle_sram0_sw
//    <name> rstn_lle_sram0_sw </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.19..19> rstn_lle_sram0_sw
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_rstu_cfg1  -------------------------------
// SVD Line: 12012

//  <rtree> SFDITEM_REG__sys_ctrl_rstu_cfg1
//    <name> rstu_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000024) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_rstu_cfg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rstu_cfg1 = (sys_ctrl_rstu_cfg1 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_prstn_gpio1_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_prstn_efuse_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_timer0_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_timer1_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_timer2_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_flash_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_uart0_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_uart1_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_qspi_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_spi_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_i2s_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_pdm_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_pwm_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_ir_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_sar_adc_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_efuse_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_32k_cpu_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_32k_ir_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_32k_wdt_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_rstn_lle_sram0_sw </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_sys_ctrl_0  ---------------------------
// SVD Line: 12143

unsigned int sys_ctrl_sys_ctrl_0 __AT (0x40000028);



// ---------------------  Field Item: sys_ctrl_sys_ctrl_0_sel_sys_dcachen  ------------------------
// SVD Line: 12152

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_sel_sys_dcachen
//    <name> sel_sys_dcachen </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.0..0> sel_sys_dcachen
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_sys_ctrl_0_sel_sys_icachen  ------------------------
// SVD Line: 12158

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_sel_sys_icachen
//    <name> sel_sys_icachen </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.1..1> sel_sys_icachen
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_sys_ctrl_0_wdt_pause  ---------------------------
// SVD Line: 12164

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_wdt_pause
//    <name> wdt_pause </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.2..2> wdt_pause
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_sys_ctrl_0_timer0_pit_pause  ------------------------
// SVD Line: 12170

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_timer0_pit_pause
//    <name> timer0_pit_pause </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.3..3> timer0_pit_pause
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_sys_ctrl_0_timer1_pit_pause  ------------------------
// SVD Line: 12176

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_timer1_pit_pause
//    <name> timer1_pit_pause </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.4..4> timer1_pit_pause
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_sys_ctrl_0_timer2_pit_pause  ------------------------
// SVD Line: 12182

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_timer2_pit_pause
//    <name> timer2_pit_pause </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.5..5> timer2_pit_pause
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_sys_ctrl_0_spi_default_as_slave  ----------------------
// SVD Line: 12188

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_spi_default_as_slave
//    <name> spi_default_as_slave </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.6..6> spi_default_as_slave
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_sys_ctrl_0_spi_default_mode3  -----------------------
// SVD Line: 12194

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_spi_default_mode3
//    <name> spi_default_mode3 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.7..7> spi_default_mode3
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_sys_ctrl_0_fpixc_reg  ---------------------------
// SVD Line: 12200

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpixc_reg
//    <name> fpixc_reg </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.8..8> fpixc_reg
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_sys_ctrl_0_fpofc_reg  ---------------------------
// SVD Line: 12206

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpofc_reg
//    <name> fpofc_reg </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.9..9> fpofc_reg
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_sys_ctrl_0_fpufc_reg  ---------------------------
// SVD Line: 12212

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpufc_reg
//    <name> fpufc_reg </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.10..10> fpufc_reg
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_sys_ctrl_0_fpioc_reg  ---------------------------
// SVD Line: 12218

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpioc_reg
//    <name> fpioc_reg </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.11..11> fpioc_reg
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_sys_ctrl_0_fpdzc_reg  ---------------------------
// SVD Line: 12224

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpdzc_reg
//    <name> fpdzc_reg </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.12..12> fpdzc_reg
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_sys_ctrl_0_fpidc_reg  ---------------------------
// SVD Line: 12230

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpidc_reg
//    <name> fpidc_reg </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.13..13> fpidc_reg
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_sys_ctrl_0_fpudisable_reg  -------------------------
// SVD Line: 12236

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpudisable_reg
//    <name> fpudisable_reg </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.14..14> fpudisable_reg
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_sys_ctrl_0_spi1_default_as_slave  ---------------------
// SVD Line: 12242

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_spi1_default_as_slave
//    <name> spi1_default_as_slave </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.15..15> spi1_default_as_slave
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_sys_ctrl_0_spi1_default_mode3  -----------------------
// SVD Line: 12248

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_spi1_default_mode3
//    <name> spi1_default_mode3 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.16..16> spi1_default_mode3
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_sys_ctrl_0_clk_force_on_ir  ------------------------
// SVD Line: 12254

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_clk_force_on_ir
//    <name> clk_force_on_ir </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.17..17> clk_force_on_ir
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_sys_ctrl_0_lle_syswkup_req  ------------------------
// SVD Line: 12260

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_lle_syswkup_req
//    <name> lle_syswkup_req </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.18..18> lle_syswkup_req
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_sys_ctrl_0_reg_bypass_wdt_por  -----------------------
// SVD Line: 12266

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_bypass_wdt_por
//    <name> reg_bypass_wdt_por </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.19..19> reg_bypass_wdt_por
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_sys_ctrl_0_reg_bypass_wdt_sys  -----------------------
// SVD Line: 12272

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_bypass_wdt_sys
//    <name> reg_bypass_wdt_sys </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.20..20> reg_bypass_wdt_sys
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_sys_ctrl_0_reg_bypass_cpu_rst_req  ---------------------
// SVD Line: 12278

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_bypass_cpu_rst_req
//    <name> reg_bypass_cpu_rst_req </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.21..21> reg_bypass_cpu_rst_req
//    </check>
//  </item>
//  


// ----------------  Field Item: sys_ctrl_sys_ctrl_0_reg_rstn_sys_global_soft  --------------------
// SVD Line: 12284

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_rstn_sys_global_soft
//    <name> reg_rstn_sys_global_soft </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.22..22> reg_rstn_sys_global_soft
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_sys_ctrl_0_reg_rstn_sys_cgu_soft  ---------------------
// SVD Line: 12290

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_rstn_sys_cgu_soft
//    <name> reg_rstn_sys_cgu_soft </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.23..23> reg_rstn_sys_cgu_soft
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_sys_ctrl_0_reg_rstn_cpu_soft  -----------------------
// SVD Line: 12296

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_rstn_cpu_soft
//    <name> reg_rstn_cpu_soft </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.24..24> reg_rstn_cpu_soft
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_sys_ctrl_0_reg_rstn_rf_soft  ------------------------
// SVD Line: 12302

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_rstn_rf_soft
//    <name> reg_rstn_rf_soft </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.25..25> reg_rstn_rf_soft
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_sys_ctrl_0  ------------------------------
// SVD Line: 12143

//  <rtree> SFDITEM_REG__sys_ctrl_sys_ctrl_0
//    <name> sys_ctrl_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000028) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_ctrl_0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_ctrl_0 = (sys_ctrl_sys_ctrl_0 & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_sel_sys_dcachen </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_sel_sys_icachen </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_wdt_pause </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_timer0_pit_pause </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_timer1_pit_pause </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_timer2_pit_pause </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_spi_default_as_slave </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_spi_default_mode3 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpixc_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpofc_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpufc_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpioc_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpdzc_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpidc_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_fpudisable_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_spi1_default_as_slave </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_spi1_default_mode3 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_clk_force_on_ir </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_lle_syswkup_req </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_bypass_wdt_por </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_bypass_wdt_sys </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_bypass_cpu_rst_req </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_rstn_sys_global_soft </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_rstn_sys_cgu_soft </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_rstn_cpu_soft </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_reg_rstn_rf_soft </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg8  ----------------------------
// SVD Line: 12310

unsigned int sys_ctrl_cgu_cfg8 __AT (0x4000002C);



// -----------------------  Field Item: sys_ctrl_cgu_cfg8_div_adc_denom  --------------------------
// SVD Line: 12319

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_denom
//    <name> div_adc_denom </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4000002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg8 >> 0) & 0x3F), ((sys_ctrl_cgu_cfg8 = (sys_ctrl_cgu_cfg8 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_cgu_cfg8_div_adc_num  ---------------------------
// SVD Line: 12325

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_num
//    <name> div_adc_num </name>
//    <rw> 
//    <i> [Bits 11..6] RW (@ 0x4000002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg8 >> 6) & 0x3F), ((sys_ctrl_cgu_cfg8 = (sys_ctrl_cgu_cfg8 & ~(0x3FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg8_div_adc_update  --------------------------
// SVD Line: 12331

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_update
//    <name> div_adc_update </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.12..12> div_adc_update
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg8_sel_clk_32k_cpu  -------------------------
// SVD Line: 12337

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_32k_cpu
//    <name> sel_clk_32k_cpu </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.13..13> sel_clk_32k_cpu
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_cgu_cfg8_sel_clk_pdm  ---------------------------
// SVD Line: 12343

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_pdm
//    <name> sel_clk_pdm </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.14..14> sel_clk_pdm
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_cgu_cfg8_sel_clk_pwm  ---------------------------
// SVD Line: 12349

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_pwm
//    <name> sel_clk_pwm </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.15..15> sel_clk_pwm
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_cgu_cfg8_sel_clk_ir  ----------------------------
// SVD Line: 12355

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_ir
//    <name> sel_clk_ir </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.16..16> sel_clk_ir
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg8_sel_clk_sar_adc  -------------------------
// SVD Line: 12361

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_sar_adc
//    <name> sel_clk_sar_adc </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.17..17> sel_clk_sar_adc
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg8_sel_clk_lle_main  -------------------------
// SVD Line: 12367

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_lle_main
//    <name> sel_clk_lle_main </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.18..18> sel_clk_lle_main
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg8_sel_clk_efuse  --------------------------
// SVD Line: 12373

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_efuse
//    <name> sel_clk_efuse </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.19..19> sel_clk_efuse
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg8_div_timer_denom  -------------------------
// SVD Line: 12379

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_timer_denom
//    <name> div_timer_denom </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x4000002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg8 >> 20) & 0xF), ((sys_ctrl_cgu_cfg8 = (sys_ctrl_cgu_cfg8 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg8_div_timer_update  -------------------------
// SVD Line: 12385

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_timer_update
//    <name> div_timer_update </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.24..24> div_timer_update
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg8_sel_clk_lle_sram2  ------------------------
// SVD Line: 12391

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_lle_sram2
//    <name> sel_clk_lle_sram2 </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.25..25> sel_clk_lle_sram2
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg8_sel_clk_lle_sram3  ------------------------
// SVD Line: 12397

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_lle_sram3
//    <name> sel_clk_lle_sram3 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.26..26> sel_clk_lle_sram3
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg8_div_pwm_denom  --------------------------
// SVD Line: 12403

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_pwm_denom
//    <name> div_pwm_denom </name>
//    <rw> 
//    <i> [Bits 30..27] RW (@ 0x4000002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg8 >> 27) & 0xF), ((sys_ctrl_cgu_cfg8 = (sys_ctrl_cgu_cfg8 & ~(0xFUL << 27 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 27 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg8_div_pwm_update  --------------------------
// SVD Line: 12409

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_pwm_update
//    <name> div_pwm_update </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.31..31> div_pwm_update
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg8  -------------------------------
// SVD Line: 12310

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg8
//    <name> cgu_cfg8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000002C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg8 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg8 = (sys_ctrl_cgu_cfg8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_num </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_32k_cpu </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_pdm </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_pwm </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_ir </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_sar_adc </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_lle_main </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_efuse </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_timer_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_timer_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_lle_sram2 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_sel_clk_lle_sram3 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_pwm_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_pwm_update </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_dma_ctrl_0  ---------------------------
// SVD Line: 12417

unsigned int sys_ctrl_dma_ctrl_0 __AT (0x40000030);



// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch0_sel  --------------------------
// SVD Line: 12426

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch0_sel
//    <name> dma_ch0_sel </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 0) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch1_sel  --------------------------
// SVD Line: 12432

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch1_sel
//    <name> dma_ch1_sel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 4) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch2_sel  --------------------------
// SVD Line: 12438

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch2_sel
//    <name> dma_ch2_sel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 8) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch3_sel  --------------------------
// SVD Line: 12444

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch3_sel
//    <name> dma_ch3_sel </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 12) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch4_sel  --------------------------
// SVD Line: 12450

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch4_sel
//    <name> dma_ch4_sel </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 16) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch5_sel  --------------------------
// SVD Line: 12456

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch5_sel
//    <name> dma_ch5_sel </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 20) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch6_sel  --------------------------
// SVD Line: 12462

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch6_sel
//    <name> dma_ch6_sel </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 24) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch7_sel  --------------------------
// SVD Line: 12468

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch7_sel
//    <name> dma_ch7_sel </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 28) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_dma_ctrl_0  ------------------------------
// SVD Line: 12417

//  <rtree> SFDITEM_REG__sys_ctrl_dma_ctrl_0
//    <name> dma_ctrl_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000030) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_dma_ctrl_0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch0_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch1_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch2_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch3_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch4_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch5_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch6_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch7_sel </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_dma_ctrl_1  ---------------------------
// SVD Line: 12476

unsigned int sys_ctrl_dma_ctrl_1 __AT (0x40000034);



// -----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch8_sel  --------------------------
// SVD Line: 12485

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch8_sel
//    <name> dma_ch8_sel </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 0) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch9_sel  --------------------------
// SVD Line: 12491

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch9_sel
//    <name> dma_ch9_sel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 4) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch10_sel  --------------------------
// SVD Line: 12497

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch10_sel
//    <name> dma_ch10_sel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 8) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch11_sel  --------------------------
// SVD Line: 12503

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch11_sel
//    <name> dma_ch11_sel </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 12) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch12_sel  --------------------------
// SVD Line: 12509

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch12_sel
//    <name> dma_ch12_sel </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 16) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch13_sel  --------------------------
// SVD Line: 12515

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch13_sel
//    <name> dma_ch13_sel </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 20) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch14_sel  --------------------------
// SVD Line: 12521

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch14_sel
//    <name> dma_ch14_sel </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 24) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch15_sel  --------------------------
// SVD Line: 12527

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch15_sel
//    <name> dma_ch15_sel </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 28) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_dma_ctrl_1  ------------------------------
// SVD Line: 12476

//  <rtree> SFDITEM_REG__sys_ctrl_dma_ctrl_1
//    <name> dma_ctrl_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000034) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_dma_ctrl_1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch8_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch9_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch10_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch11_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch12_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch13_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch14_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch15_sel </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_pll_ctrl_reg  --------------------------
// SVD Line: 12535

unsigned int sys_ctrl_pll_ctrl_reg __AT (0x40000040);



// ----------------------  Field Item: sys_ctrl_pll_ctrl_reg_pll_en_reg  --------------------------
// SVD Line: 12544

//  <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_en_reg
//    <name> pll_en_reg </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_pll_ctrl_reg ) </loc>
//      <o.0..0> pll_en_reg
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_pll_ctrl_reg_pll_div_pre_reg  -----------------------
// SVD Line: 12550

//  <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_div_pre_reg
//    <name> pll_div_pre_reg </name>
//    <rw> 
//    <i> [Bits 6..1] RW (@ 0x40000040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_pll_ctrl_reg >> 1) & 0x3F), ((sys_ctrl_pll_ctrl_reg = (sys_ctrl_pll_ctrl_reg & ~(0x3FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_pll_ctrl_reg_pll_div_loop_reg  -----------------------
// SVD Line: 12556

//  <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_div_loop_reg
//    <name> pll_div_loop_reg </name>
//    <rw> 
//    <i> [Bits 14..7] RW (@ 0x40000040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_pll_ctrl_reg >> 7) & 0xFF), ((sys_ctrl_pll_ctrl_reg = (sys_ctrl_pll_ctrl_reg & ~(0xFFUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_pll_ctrl_reg_pll_div_out_reg  -----------------------
// SVD Line: 12562

//  <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_div_out_reg
//    <name> pll_div_out_reg </name>
//    <rw> 
//    <i> [Bits 20..15] RW (@ 0x40000040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_pll_ctrl_reg >> 15) & 0x3F), ((sys_ctrl_pll_ctrl_reg = (sys_ctrl_pll_ctrl_reg & ~(0x3FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_pll_ctrl_reg_pll_sw_vco_reg  ------------------------
// SVD Line: 12568

//  <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_sw_vco_reg
//    <name> pll_sw_vco_reg </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x40000040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_pll_ctrl_reg >> 21) & 0x7), ((sys_ctrl_pll_ctrl_reg = (sys_ctrl_pll_ctrl_reg & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_pll_ctrl_reg_pll_sw_icp_reg  ------------------------
// SVD Line: 12574

//  <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_sw_icp_reg
//    <name> pll_sw_icp_reg </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40000040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_pll_ctrl_reg >> 24) & 0x3), ((sys_ctrl_pll_ctrl_reg = (sys_ctrl_pll_ctrl_reg & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_pll_ctrl_reg_pll_sw_lp_reg  ------------------------
// SVD Line: 12580

//  <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_sw_lp_reg
//    <name> pll_sw_lp_reg </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40000040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_pll_ctrl_reg ) </loc>
//      <o.26..26> pll_sw_lp_reg
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_pll_ctrl_reg_pll_sw_lock_reg  -----------------------
// SVD Line: 12586

//  <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_sw_lock_reg
//    <name> pll_sw_lock_reg </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40000040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_pll_ctrl_reg ) </loc>
//      <o.27..27> pll_sw_lock_reg
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_pll_ctrl_reg_pll_sw_vreg_reg  -----------------------
// SVD Line: 12592

//  <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_sw_vreg_reg
//    <name> pll_sw_vreg_reg </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40000040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_pll_ctrl_reg >> 28) & 0x3), ((sys_ctrl_pll_ctrl_reg = (sys_ctrl_pll_ctrl_reg & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_pll_ctrl_reg_pll_lock_reg  -------------------------
// SVD Line: 12598

//  <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_lock_reg
//    <name> pll_lock_reg </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40000040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_pll_ctrl_reg ) </loc>
//      <o.30..30> pll_lock_reg
//    </check>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_pll_ctrl_reg  -----------------------------
// SVD Line: 12535

//  <rtree> SFDITEM_REG__sys_ctrl_pll_ctrl_reg
//    <name> pll_ctrl_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000040) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_pll_ctrl_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_pll_ctrl_reg = (sys_ctrl_pll_ctrl_reg & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_en_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_div_pre_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_div_loop_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_div_out_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_sw_vco_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_sw_icp_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_sw_lp_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_sw_lock_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_sw_vreg_reg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pll_ctrl_reg_pll_lock_reg </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_ana_ctrl_reg  --------------------------
// SVD Line: 12606

unsigned int sys_ctrl_ana_ctrl_reg __AT (0x40000044);



// ----------------  Field Item: sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pdr_rstn  -------------------
// SVD Line: 12615

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pdr_rstn
//    <name> reg_bypass_pmu_pdr_rstn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.0..0> reg_bypass_pmu_pdr_rstn
//    </check>
//  </item>
//  


// ----------------  Field Item: sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pvd_rstn  -------------------
// SVD Line: 12621

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pvd_rstn
//    <name> reg_bypass_pmu_pvd_rstn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.1..1> reg_bypass_pmu_pvd_rstn
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ana_ctrl_reg_reg_pmu_pvd_pol  -----------------------
// SVD Line: 12627

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_pmu_pvd_pol
//    <name> reg_pmu_pvd_pol </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.2..2> reg_pmu_pvd_pol
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_pmu_pdr_en  ------------------------
// SVD Line: 12633

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pdr_en
//    <name> int_pmu_pdr_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.3..3> int_pmu_pdr_en
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_pmu_pvd_en  ------------------------
// SVD Line: 12639

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pvd_en
//    <name> int_pmu_pvd_en </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.4..4> int_pmu_pvd_en
//    </check>
//  </item>
//  


// ----------------  Field Item: sys_ctrl_ana_ctrl_reg_int_rcmfd_trim_done_en  --------------------
// SVD Line: 12645

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_rcmfd_trim_done_en
//    <name> int_rcmfd_trim_done_en </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.5..5> int_rcmfd_trim_done_en
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_lpc_neg_en  ------------------------
// SVD Line: 12651

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lpc_neg_en
//    <name> int_lpc_neg_en </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.6..6> int_lpc_neg_en
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_lpc_pos_en  ------------------------
// SVD Line: 12657

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lpc_pos_en
//    <name> int_lpc_pos_en </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.7..7> int_lpc_pos_en
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_xo_ready_en  -----------------------
// SVD Line: 12663

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_xo_ready_en
//    <name> int_xo_ready_en </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.8..8> int_xo_ready_en
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_lle_domain_en  ----------------------
// SVD Line: 12669

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lle_domain_en
//    <name> int_lle_domain_en </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.9..9> int_lle_domain_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_pmu_pdr  -------------------------
// SVD Line: 12675

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pdr
//    <name> int_pmu_pdr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.10..10> int_pmu_pdr
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_pmu_pvd  -------------------------
// SVD Line: 12681

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pvd
//    <name> int_pmu_pvd </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.11..11> int_pmu_pvd
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_rcmfd_trim_done  ---------------------
// SVD Line: 12687

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_rcmfd_trim_done
//    <name> int_rcmfd_trim_done </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.12..12> int_rcmfd_trim_done
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_lpc_neg  -------------------------
// SVD Line: 12693

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lpc_neg
//    <name> int_lpc_neg </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.13..13> int_lpc_neg
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_lpc_pos  -------------------------
// SVD Line: 12699

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lpc_pos
//    <name> int_lpc_pos </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.14..14> int_lpc_pos
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_xo_ready  -------------------------
// SVD Line: 12705

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_xo_ready
//    <name> int_xo_ready </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.15..15> int_xo_ready
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_lle_domain  ------------------------
// SVD Line: 12711

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lle_domain
//    <name> int_lle_domain </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.16..16> int_lle_domain
//    </check>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_ana_ctrl_reg  -----------------------------
// SVD Line: 12606

//  <rtree> SFDITEM_REG__sys_ctrl_ana_ctrl_reg
//    <name> ana_ctrl_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000044) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_ana_ctrl_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_ana_ctrl_reg = (sys_ctrl_ana_ctrl_reg & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pdr_rstn </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pvd_rstn </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_pmu_pvd_pol </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pdr_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pvd_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_rcmfd_trim_done_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lpc_neg_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lpc_pos_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_xo_ready_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lle_domain_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pdr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pvd </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_rcmfd_trim_done </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lpc_neg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lpc_pos </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_xo_ready </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_lle_domain </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_pdm_i2s_ctrl  --------------------------
// SVD Line: 12719

unsigned int sys_ctrl_pdm_i2s_ctrl __AT (0x40000050);



// ---------------------  Field Item: sys_ctrl_pdm_i2s_ctrl_i2s_from_pdm  -------------------------
// SVD Line: 12728

//  <item> SFDITEM_FIELD__sys_ctrl_pdm_i2s_ctrl_i2s_from_pdm
//    <name> i2s_from_pdm </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_pdm_i2s_ctrl ) </loc>
//      <o.0..0> i2s_from_pdm
//    </check>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_pdm_i2s_ctrl  -----------------------------
// SVD Line: 12719

//  <rtree> SFDITEM_REG__sys_ctrl_pdm_i2s_ctrl
//    <name> pdm_i2s_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000050) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_pdm_i2s_ctrl >> 0) & 0xFFFFFFFF), ((sys_ctrl_pdm_i2s_ctrl = (sys_ctrl_pdm_i2s_ctrl & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_pdm_i2s_ctrl_i2s_from_pdm </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_qdec_cfg  ----------------------------
// SVD Line: 12736

unsigned int sys_ctrl_qdec_cfg __AT (0x40000054);



// -------------------  Field Item: sys_ctrl_qdec_cfg_qdec_slclk_eq_sysclk  -----------------------
// SVD Line: 12745

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_slclk_eq_sysclk
//    <name> qdec_slclk_eq_sysclk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.0..0> qdec_slclk_eq_sysclk
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_qdec_cfg_div_qdec_denom  --------------------------
// SVD Line: 12751

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_div_qdec_denom
//    <name> div_qdec_denom </name>
//    <rw> 
//    <i> [Bits 10..1] RW (@ 0x40000054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_qdec_cfg >> 1) & 0x3FF), ((sys_ctrl_qdec_cfg = (sys_ctrl_qdec_cfg & ~(0x3FFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_qdec_cfg_div_qdec_update  -------------------------
// SVD Line: 12757

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_div_qdec_update
//    <name> div_qdec_update </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.11..11> div_qdec_update
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_qdec_cfg_fclk_qdec_gate  --------------------------
// SVD Line: 12763

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_fclk_qdec_gate
//    <name> fclk_qdec_gate </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.12..12> fclk_qdec_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_qdec_cfg_fclk_qdec_gate_dr  ------------------------
// SVD Line: 12769

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_fclk_qdec_gate_dr
//    <name> fclk_qdec_gate_dr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.13..13> fclk_qdec_gate_dr
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_qdec_cfg_rstn_qdec_sw  ---------------------------
// SVD Line: 12775

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_rstn_qdec_sw
//    <name> rstn_qdec_sw </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.14..14> rstn_qdec_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_qdec_cfg_sel_clk_qdec  ---------------------------
// SVD Line: 12781

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_sel_clk_qdec
//    <name> sel_clk_qdec </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.15..15> sel_clk_qdec
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_qdec_cfg_qdec_index_cfg  --------------------------
// SVD Line: 12787

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_cfg
//    <name> qdec_index_cfg </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x40000054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_qdec_cfg >> 16) & 0x7), ((sys_ctrl_qdec_cfg = (sys_ctrl_qdec_cfg & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_qdec_cfg_qdec_index_sel  --------------------------
// SVD Line: 12793

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_sel
//    <name> qdec_index_sel </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.19..19> qdec_index_sel
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_qdec_cfg_qdec_index_reg_en  ------------------------
// SVD Line: 12799

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_reg_en
//    <name> qdec_index_reg_en </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.20..20> qdec_index_reg_en
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_qdec_cfg  -------------------------------
// SVD Line: 12736

//  <rtree> SFDITEM_REG__sys_ctrl_qdec_cfg
//    <name> qdec_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000054) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_qdec_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_qdec_cfg = (sys_ctrl_qdec_cfg & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_slclk_eq_sysclk </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_div_qdec_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_div_qdec_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_fclk_qdec_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_fclk_qdec_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_rstn_qdec_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_sel_clk_qdec </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_cfg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_reg_en </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg9  ----------------------------
// SVD Line: 12807

unsigned int sys_ctrl_cgu_cfg9 __AT (0x40000058);



// -----------------------  Field Item: sys_ctrl_cgu_cfg9_div_pdm_denom  --------------------------
// SVD Line: 12816

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_pdm_denom
//    <name> div_pdm_denom </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40000058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg9 >> 0) & 0x3F), ((sys_ctrl_cgu_cfg9 = (sys_ctrl_cgu_cfg9 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_cgu_cfg9_div_pdm_num  ---------------------------
// SVD Line: 12822

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_pdm_num
//    <name> div_pdm_num </name>
//    <rw> 
//    <i> [Bits 11..6] RW (@ 0x40000058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg9 >> 6) & 0x3F), ((sys_ctrl_cgu_cfg9 = (sys_ctrl_cgu_cfg9 & ~(0x3FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg9_div_pdm_update  --------------------------
// SVD Line: 12828

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_pdm_update
//    <name> div_pdm_update </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000058) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg9 ) </loc>
//      <o.12..12> div_pdm_update
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg9  -------------------------------
// SVD Line: 12807

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg9
//    <name> cgu_cfg9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000058) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg9 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg9 = (sys_ctrl_cgu_cfg9 & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_pdm_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_pdm_num </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_pdm_update </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_sys_io_status  -------------------------
// SVD Line: 12836

unsigned int sys_ctrl_sys_io_status __AT (0x40000060);



// -----------------------  Field Item: sys_ctrl_sys_io_status_io_bond0  --------------------------
// SVD Line: 12845

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_io_bond0
//    <name> io_bond0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_io_status ) </loc>
//      <o.0..0> io_bond0
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_sys_io_status_io_bond1  --------------------------
// SVD Line: 12851

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_io_bond1
//    <name> io_bond1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_io_status ) </loc>
//      <o.1..1> io_bond1
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_sys_io_status_io_bond2  --------------------------
// SVD Line: 12857

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_io_bond2
//    <name> io_bond2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_io_status ) </loc>
//      <o.2..2> io_bond2
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_sys_io_status_test_mode  --------------------------
// SVD Line: 12863

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_test_mode
//    <name> test_mode </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_io_status ) </loc>
//      <o.3..3> test_mode
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_sys_io_status_rf_test_mode  ------------------------
// SVD Line: 12869

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_rf_test_mode
//    <name> rf_test_mode </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_io_status ) </loc>
//      <o.4..4> rf_test_mode
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_sys_io_status_func_test_mode  -----------------------
// SVD Line: 12875

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_func_test_mode
//    <name> func_test_mode </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_io_status ) </loc>
//      <o.5..5> func_test_mode
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_sys_io_status_io_in_msb  --------------------------
// SVD Line: 12881

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_io_in_msb
//    <name> io_in_msb </name>
//    <rw> 
//    <i> [Bits 15..6] RW (@ 0x40000060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_sys_io_status >> 6) & 0x3FF), ((sys_ctrl_sys_io_status = (sys_ctrl_sys_io_status & ~(0x3FFUL << 6 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_sys_io_status_sys_io_wk_source_msb  --------------------
// SVD Line: 12887

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_sys_io_wk_source_msb
//    <name> sys_io_wk_source_msb </name>
//    <rw> 
//    <i> [Bits 24..16] RW (@ 0x40000060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_sys_io_status >> 16) & 0x1FF), ((sys_ctrl_sys_io_status = (sys_ctrl_sys_io_status & ~(0x1FFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: sys_ctrl_sys_io_status  -----------------------------
// SVD Line: 12836

//  <rtree> SFDITEM_REG__sys_ctrl_sys_io_status
//    <name> sys_io_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000060) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_io_status >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_status = (sys_ctrl_sys_io_status & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_io_bond0 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_io_bond1 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_io_bond2 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_test_mode </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_rf_test_mode </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_func_test_mode </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_io_in_msb </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_status_sys_io_wk_source_msb </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_sys_io_wk_source  ------------------------
// SVD Line: 12895

unsigned int sys_ctrl_sys_io_wk_source __AT (0x40000064);



// ---------------  Field Item: sys_ctrl_sys_io_wk_source_sys_io_wk_source_lsb  -------------------
// SVD Line: 12904

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_wk_source_sys_io_wk_source_lsb
//    <name> sys_io_wk_source_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_sys_io_wk_source >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_wk_source = (sys_ctrl_sys_io_wk_source & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_sys_io_wk_source  ---------------------------
// SVD Line: 12895

//  <rtree> SFDITEM_REG__sys_ctrl_sys_io_wk_source
//    <name> sys_io_wk_source </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000064) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_io_wk_source >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_wk_source = (sys_ctrl_sys_io_wk_source & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_wk_source_sys_io_wk_source_lsb </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_sys_io_in_status  ------------------------
// SVD Line: 12912

unsigned int sys_ctrl_sys_io_in_status __AT (0x40000068);



// ---------------------  Field Item: sys_ctrl_sys_io_in_status_io_in_lsb  ------------------------
// SVD Line: 12921

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_in_status_io_in_lsb
//    <name> io_in_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_sys_io_in_status >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_in_status = (sys_ctrl_sys_io_in_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_sys_io_in_status  ---------------------------
// SVD Line: 12912

//  <rtree> SFDITEM_REG__sys_ctrl_sys_io_in_status
//    <name> sys_io_in_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000068) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_io_in_status >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_in_status = (sys_ctrl_sys_io_in_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_in_status_io_in_lsb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_sys_eco_reg  --------------------------
// SVD Line: 12929

unsigned int sys_ctrl_sys_eco_reg __AT (0x40000074);



// -----------------------  Field Item: sys_ctrl_sys_eco_reg_sys_eco_0  ---------------------------
// SVD Line: 12938

//  <item> SFDITEM_FIELD__sys_ctrl_sys_eco_reg_sys_eco_0
//    <name> sys_eco_0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_sys_eco_reg >> 0) & 0xFFFF), ((sys_ctrl_sys_eco_reg = (sys_ctrl_sys_eco_reg & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_sys_eco_reg_sys_eco_1  ---------------------------
// SVD Line: 12944

//  <item> SFDITEM_FIELD__sys_ctrl_sys_eco_reg_sys_eco_1
//    <name> sys_eco_1 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_sys_eco_reg >> 16) & 0xFFFF), ((sys_ctrl_sys_eco_reg = (sys_ctrl_sys_eco_reg & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_sys_eco_reg  ------------------------------
// SVD Line: 12929

//  <rtree> SFDITEM_REG__sys_ctrl_sys_eco_reg
//    <name> sys_eco_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000074) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_eco_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_eco_reg = (sys_ctrl_sys_eco_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_eco_reg_sys_eco_0 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_eco_reg_sys_eco_1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_sys_lock  ----------------------------
// SVD Line: 12952

unsigned int sys_ctrl_sys_lock __AT (0x4000007C);



// --------------------------  Field Item: sys_ctrl_sys_lock_lock_sw  -----------------------------
// SVD Line: 12961

//  <item> SFDITEM_FIELD__sys_ctrl_sys_lock_lock_sw
//    <name> lock_sw </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000007C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_lock ) </loc>
//      <o.0..0> lock_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_sys_lock_lock_spi2ahb  ---------------------------
// SVD Line: 12967

//  <item> SFDITEM_FIELD__sys_ctrl_sys_lock_lock_spi2ahb
//    <name> lock_spi2ahb </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000007C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_lock ) </loc>
//      <o.1..1> lock_spi2ahb
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_sys_lock_int_spi2ahb  ---------------------------
// SVD Line: 12973

//  <item> SFDITEM_FIELD__sys_ctrl_sys_lock_int_spi2ahb
//    <name> int_spi2ahb </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000007C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_lock ) </loc>
//      <o.2..2> int_spi2ahb
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_sys_lock  -------------------------------
// SVD Line: 12952

//  <rtree> SFDITEM_REG__sys_ctrl_sys_lock
//    <name> sys_lock </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000007C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_lock >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_lock = (sys_ctrl_sys_lock & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_lock_lock_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_lock_lock_spi2ahb </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_lock_int_spi2ahb </item>
//  </rtree>
//  


// -------------------------  Register Item Address: sys_ctrl_usb_cfg  ----------------------------
// SVD Line: 12981

unsigned int sys_ctrl_usb_cfg __AT (0x40000080);



// -----------------------  Field Item: sys_ctrl_usb_cfg_div_usb_denom  ---------------------------
// SVD Line: 12990

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_div_usb_denom
//    <name> div_usb_denom </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_usb_cfg >> 0) & 0xF), ((sys_ctrl_usb_cfg = (sys_ctrl_usb_cfg & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_usb_cfg_div_usb_update  --------------------------
// SVD Line: 12996

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_div_usb_update
//    <name> div_usb_update </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.4..4> div_usb_update
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_usb_cfg_fclk_usb_gate  ---------------------------
// SVD Line: 13002

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_fclk_usb_gate
//    <name> fclk_usb_gate </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.5..5> fclk_usb_gate
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_usb_cfg_fclk_usb_gate_dr  -------------------------
// SVD Line: 13008

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_fclk_usb_gate_dr
//    <name> fclk_usb_gate_dr </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.6..6> fclk_usb_gate_dr
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_usb_cfg_ahb_clk_usb_gate  -------------------------
// SVD Line: 13014

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_ahb_clk_usb_gate
//    <name> ahb_clk_usb_gate </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.7..7> ahb_clk_usb_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_usb_cfg_ahb_clk_usb_gate_dr  ------------------------
// SVD Line: 13020

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_ahb_clk_usb_gate_dr
//    <name> ahb_clk_usb_gate_dr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.8..8> ahb_clk_usb_gate_dr
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_usb_cfg_rstn_usb_sw  ----------------------------
// SVD Line: 13026

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_rstn_usb_sw
//    <name> rstn_usb_sw </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.9..9> rstn_usb_sw
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_usb_cfg_hrstn_usb_sw  ---------------------------
// SVD Line: 13032

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_hrstn_usb_sw
//    <name> hrstn_usb_sw </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.10..10> hrstn_usb_sw
//    </check>
//  </item>
//  


// -------------------------  Field Item: sys_ctrl_usb_cfg_usb_id_sw  -----------------------------
// SVD Line: 13038

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_usb_id_sw
//    <name> usb_id_sw </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.11..11> usb_id_sw
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_usb_cfg_usb_id_mode  ----------------------------
// SVD Line: 13044

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_usb_id_mode
//    <name> usb_id_mode </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.12..12> usb_id_mode
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_usb_cfg  --------------------------------
// SVD Line: 12981

//  <rtree> SFDITEM_REG__sys_ctrl_usb_cfg
//    <name> usb_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000080) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_usb_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_usb_cfg = (sys_ctrl_usb_cfg & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_div_usb_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_div_usb_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_fclk_usb_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_fclk_usb_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_ahb_clk_usb_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_ahb_clk_usb_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_rstn_usb_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_hrstn_usb_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_usb_id_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_usb_id_mode </item>
//  </rtree>
//  


// -------------------------  Register Item Address: sys_ctrl_chip_id  ----------------------------
// SVD Line: 13052

unsigned int sys_ctrl_chip_id __AT (0x40000160);



// -------------------------  Field Item: sys_ctrl_chip_id_version_id  ----------------------------
// SVD Line: 13061

//  <item> SFDITEM_FIELD__sys_ctrl_chip_id_version_id
//    <name> version_id </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000160) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_chip_id >> 0) & 0xF), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: sys_ctrl_chip_id_metal_id  -----------------------------
// SVD Line: 13067

//  <item> SFDITEM_FIELD__sys_ctrl_chip_id_metal_id
//    <name> metal_id </name>
//    <rw> 
//    <i> [Bits 8..4] RW (@ 0x40000160) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_chip_id >> 4) & 0x1F), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0x1FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: sys_ctrl_chip_id_bond_id  ------------------------------
// SVD Line: 13073

//  <item> SFDITEM_FIELD__sys_ctrl_chip_id_bond_id
//    <name> bond_id </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40000160) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_chip_id >> 9) & 0x7), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: sys_ctrl_chip_id_prod_id  ------------------------------
// SVD Line: 13079

//  <item> SFDITEM_FIELD__sys_ctrl_chip_id_prod_id
//    <name> prod_id </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40000160) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_chip_id >> 12) & 0xFFFFF), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_chip_id  --------------------------------
// SVD Line: 13052

//  <rtree> SFDITEM_REG__sys_ctrl_chip_id
//    <name> chip_id </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000160) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_chip_id >> 0) & 0xFFFFFFFF), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_chip_id_version_id </item>
//    <item> SFDITEM_FIELD__sys_ctrl_chip_id_metal_id </item>
//    <item> SFDITEM_FIELD__sys_ctrl_chip_id_bond_id </item>
//    <item> SFDITEM_FIELD__sys_ctrl_chip_id_prod_id </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_mem_cfg_reg0  --------------------------
// SVD Line: 13087

unsigned int sys_ctrl_mem_cfg_reg0 __AT (0x40000170);



// ---------------------  Field Item: sys_ctrl_mem_cfg_reg0_cfg_sys_mem00  ------------------------
// SVD Line: 13096

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_sys_mem00
//    <name> cfg_sys_mem00 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40000170) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg0 >> 0) & 0x1F), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_mem_cfg_reg0_cfg_sys_mem10  ------------------------
// SVD Line: 13102

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_sys_mem10
//    <name> cfg_sys_mem10 </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40000170) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg0 >> 5) & 0x1F), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_mem_cfg_reg0_cfg_lle_mem0  -------------------------
// SVD Line: 13108

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_lle_mem0
//    <name> cfg_lle_mem0 </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40000170) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg0 >> 10) & 0x1F), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_mem_cfg_reg0_cfg_lle_mem1  -------------------------
// SVD Line: 13114

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_lle_mem1
//    <name> cfg_lle_mem1 </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40000170) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg0 >> 15) & 0x1F), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_mem_cfg_reg0_cfg_rom  ---------------------------
// SVD Line: 13120

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_rom
//    <name> cfg_rom </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40000170) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg0 >> 20) & 0x1F), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_mem_cfg_reg0  -----------------------------
// SVD Line: 13087

//  <rtree> SFDITEM_REG__sys_ctrl_mem_cfg_reg0
//    <name> mem_cfg_reg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000170) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_mem_cfg_reg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_sys_mem00 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_sys_mem10 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_lle_mem0 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_lle_mem1 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_rom </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_mem_cfg_reg1  --------------------------
// SVD Line: 13128

unsigned int sys_ctrl_mem_cfg_reg1 __AT (0x40000174);



// -----------------  Field Item: sys_ctrl_mem_cfg_reg1_cfg_dcache_share_mem  ---------------------
// SVD Line: 13137

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_dcache_share_mem
//    <name> cfg_dcache_share_mem </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40000174) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg1 >> 0) & 0x1F), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_mem_cfg_reg1_cfg_dtag_mem  -------------------------
// SVD Line: 13143

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_dtag_mem
//    <name> cfg_dtag_mem </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40000174) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg1 >> 5) & 0x1F), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_mem_cfg_reg1_cfg_icache_share_mem  ---------------------
// SVD Line: 13149

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_icache_share_mem
//    <name> cfg_icache_share_mem </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40000174) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg1 >> 10) & 0x1F), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_mem_cfg_reg1_cfg_itag_mem  -------------------------
// SVD Line: 13155

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_itag_mem
//    <name> cfg_itag_mem </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40000174) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg1 >> 15) & 0x1F), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_mem_cfg_reg1_cfg_aes_mem  -------------------------
// SVD Line: 13161

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_aes_mem
//    <name> cfg_aes_mem </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40000174) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg1 >> 20) & 0x1F), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_mem_cfg_reg1_cfg_usb_mem  -------------------------
// SVD Line: 13167

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_usb_mem
//    <name> cfg_usb_mem </name>
//    <rw> 
//    <i> [Bits 29..25] RW (@ 0x40000174) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg1 >> 25) & 0x1F), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0x1FUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_mem_cfg_reg1  -----------------------------
// SVD Line: 13128

//  <rtree> SFDITEM_REG__sys_ctrl_mem_cfg_reg1
//    <name> mem_cfg_reg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000174) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_mem_cfg_reg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_dcache_share_mem </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_dtag_mem </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_icache_share_mem </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_itag_mem </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_aes_mem </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_usb_mem </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_dbg_cfg_reg  --------------------------
// SVD Line: 13175

unsigned int sys_ctrl_dbg_cfg_reg __AT (0x40000190);



// -----------------------  Field Item: sys_ctrl_dbg_cfg_reg_dbg_en_clk  --------------------------
// SVD Line: 13184

//  <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_en_clk
//    <name> dbg_en_clk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000190) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_dbg_cfg_reg ) </loc>
//      <o.0..0> dbg_en_clk
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dbg_cfg_reg_dbg_sel_clk  --------------------------
// SVD Line: 13190

//  <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_sel_clk
//    <name> dbg_sel_clk </name>
//    <rw> 
//    <i> [Bits 5..1] RW (@ 0x40000190) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dbg_cfg_reg >> 1) & 0x1F), ((sys_ctrl_dbg_cfg_reg = (sys_ctrl_dbg_cfg_reg & ~(0x1FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dbg_cfg_reg_dbg_en_data  --------------------------
// SVD Line: 13196

//  <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_en_data
//    <name> dbg_en_data </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000190) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_dbg_cfg_reg ) </loc>
//      <o.6..6> dbg_en_data
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dbg_cfg_reg_dbg_sel_data  -------------------------
// SVD Line: 13202

//  <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_sel_data
//    <name> dbg_sel_data </name>
//    <rw> 
//    <i> [Bits 11..7] RW (@ 0x40000190) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dbg_cfg_reg >> 7) & 0x1F), ((sys_ctrl_dbg_cfg_reg = (sys_ctrl_dbg_cfg_reg & ~(0x1FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_dbg_cfg_reg_dbg_swap  ---------------------------
// SVD Line: 13208

//  <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_swap
//    <name> dbg_swap </name>
//    <rw> 
//    <i> [Bits 16..12] RW (@ 0x40000190) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dbg_cfg_reg >> 12) & 0x1F), ((sys_ctrl_dbg_cfg_reg = (sys_ctrl_dbg_cfg_reg & ~(0x1FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_dbg_cfg_reg  ------------------------------
// SVD Line: 13175

//  <rtree> SFDITEM_REG__sys_ctrl_dbg_cfg_reg
//    <name> dbg_cfg_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000190) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_dbg_cfg_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_dbg_cfg_reg = (sys_ctrl_dbg_cfg_reg & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_en_clk </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_sel_clk </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_en_data </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_sel_data </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_swap </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_ppi_c0_ctrl0  --------------------------
// SVD Line: 13216

unsigned int sys_ctrl_ppi_c0_ctrl0 __AT (0x400001A0);



// -----------------------  Field Item: sys_ctrl_ppi_c0_ctrl0_c0_ppi_en  --------------------------
// SVD Line: 13225

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c0_ctrl0_c0_ppi_en
//    <name> c0_ppi_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400001A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c0_ctrl0 ) </loc>
//      <o.0..0> c0_ppi_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_ppi_c0_ctrl0_c0_ppi_int  --------------------------
// SVD Line: 13231

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c0_ctrl0_c0_ppi_int
//    <name> c0_ppi_int </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400001A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c0_ctrl0 ) </loc>
//      <o.1..1> c0_ppi_int
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ppi_c0_ctrl0_c0_ppi_in_mask  ------------------------
// SVD Line: 13237

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c0_ctrl0_c0_ppi_in_mask
//    <name> c0_ppi_in_mask </name>
//    <rw> 
//    <i> [Bits 25..2] RW (@ 0x400001A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_ppi_c0_ctrl0 >> 2) & 0xFFFFFF), ((sys_ctrl_ppi_c0_ctrl0 = (sys_ctrl_ppi_c0_ctrl0 & ~(0xFFFFFFUL << 2 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ppi_c0_ctrl0_c0_ppi_int_mask  -----------------------
// SVD Line: 13243

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c0_ctrl0_c0_ppi_int_mask
//    <name> c0_ppi_int_mask </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400001A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c0_ctrl0 ) </loc>
//      <o.26..26> c0_ppi_int_mask
//    </check>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_ppi_c0_ctrl0  -----------------------------
// SVD Line: 13216

//  <rtree> SFDITEM_REG__sys_ctrl_ppi_c0_ctrl0
//    <name> ppi_c0_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001A0) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_ppi_c0_ctrl0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_ppi_c0_ctrl0 = (sys_ctrl_ppi_c0_ctrl0 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c0_ctrl0_c0_ppi_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c0_ctrl0_c0_ppi_int </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c0_ctrl0_c0_ppi_in_mask </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c0_ctrl0_c0_ppi_int_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_ppi_c0_ctrl1  --------------------------
// SVD Line: 13251

unsigned int sys_ctrl_ppi_c0_ctrl1 __AT (0x400001A4);



// --------------------  Field Item: sys_ctrl_ppi_c0_ctrl1_c0_ppi_out_mask  -----------------------
// SVD Line: 13260

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c0_ctrl1_c0_ppi_out_mask
//    <name> c0_ppi_out_mask </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400001A4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_ppi_c0_ctrl1 >> 0) & 0xFFFF), ((sys_ctrl_ppi_c0_ctrl1 = (sys_ctrl_ppi_c0_ctrl1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_ppi_c0_ctrl1  -----------------------------
// SVD Line: 13251

//  <rtree> SFDITEM_REG__sys_ctrl_ppi_c0_ctrl1
//    <name> ppi_c0_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001A4) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_ppi_c0_ctrl1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_ppi_c0_ctrl1 = (sys_ctrl_ppi_c0_ctrl1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c0_ctrl1_c0_ppi_out_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_ppi_c1_ctrl0  --------------------------
// SVD Line: 13268

unsigned int sys_ctrl_ppi_c1_ctrl0 __AT (0x400001A8);



// -----------------------  Field Item: sys_ctrl_ppi_c1_ctrl0_c1_ppi_en  --------------------------
// SVD Line: 13277

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c1_ctrl0_c1_ppi_en
//    <name> c1_ppi_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c1_ctrl0 ) </loc>
//      <o.0..0> c1_ppi_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_ppi_c1_ctrl0_c1_ppi_int  --------------------------
// SVD Line: 13283

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c1_ctrl0_c1_ppi_int
//    <name> c1_ppi_int </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c1_ctrl0 ) </loc>
//      <o.1..1> c1_ppi_int
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ppi_c1_ctrl0_c1_ppi_in_mask  ------------------------
// SVD Line: 13289

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c1_ctrl0_c1_ppi_in_mask
//    <name> c1_ppi_in_mask </name>
//    <rw> 
//    <i> [Bits 25..2] RW (@ 0x400001A8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_ppi_c1_ctrl0 >> 2) & 0xFFFFFF), ((sys_ctrl_ppi_c1_ctrl0 = (sys_ctrl_ppi_c1_ctrl0 & ~(0xFFFFFFUL << 2 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ppi_c1_ctrl0_c1_ppi_int_mask  -----------------------
// SVD Line: 13295

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c1_ctrl0_c1_ppi_int_mask
//    <name> c1_ppi_int_mask </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c1_ctrl0 ) </loc>
//      <o.26..26> c1_ppi_int_mask
//    </check>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_ppi_c1_ctrl0  -----------------------------
// SVD Line: 13268

//  <rtree> SFDITEM_REG__sys_ctrl_ppi_c1_ctrl0
//    <name> ppi_c1_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001A8) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_ppi_c1_ctrl0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_ppi_c1_ctrl0 = (sys_ctrl_ppi_c1_ctrl0 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c1_ctrl0_c1_ppi_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c1_ctrl0_c1_ppi_int </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c1_ctrl0_c1_ppi_in_mask </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c1_ctrl0_c1_ppi_int_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_ppi_c1_ctrl1  --------------------------
// SVD Line: 13303

unsigned int sys_ctrl_ppi_c1_ctrl1 __AT (0x400001AC);



// --------------------  Field Item: sys_ctrl_ppi_c1_ctrl1_c1_ppi_out_mask  -----------------------
// SVD Line: 13312

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c1_ctrl1_c1_ppi_out_mask
//    <name> c1_ppi_out_mask </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400001AC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_ppi_c1_ctrl1 >> 0) & 0xFFFF), ((sys_ctrl_ppi_c1_ctrl1 = (sys_ctrl_ppi_c1_ctrl1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_ppi_c1_ctrl1  -----------------------------
// SVD Line: 13303

//  <rtree> SFDITEM_REG__sys_ctrl_ppi_c1_ctrl1
//    <name> ppi_c1_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001AC) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_ppi_c1_ctrl1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_ppi_c1_ctrl1 = (sys_ctrl_ppi_c1_ctrl1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c1_ctrl1_c1_ppi_out_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_ppi_c2_ctrl0  --------------------------
// SVD Line: 13320

unsigned int sys_ctrl_ppi_c2_ctrl0 __AT (0x400001B0);



// -----------------------  Field Item: sys_ctrl_ppi_c2_ctrl0_c2_ppi_en  --------------------------
// SVD Line: 13329

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c2_ctrl0_c2_ppi_en
//    <name> c2_ppi_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400001B0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c2_ctrl0 ) </loc>
//      <o.0..0> c2_ppi_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_ppi_c2_ctrl0_c2_ppi_int  --------------------------
// SVD Line: 13335

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c2_ctrl0_c2_ppi_int
//    <name> c2_ppi_int </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400001B0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c2_ctrl0 ) </loc>
//      <o.1..1> c2_ppi_int
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ppi_c2_ctrl0_c2_ppi_in_mask  ------------------------
// SVD Line: 13341

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c2_ctrl0_c2_ppi_in_mask
//    <name> c2_ppi_in_mask </name>
//    <rw> 
//    <i> [Bits 25..2] RW (@ 0x400001B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_ppi_c2_ctrl0 >> 2) & 0xFFFFFF), ((sys_ctrl_ppi_c2_ctrl0 = (sys_ctrl_ppi_c2_ctrl0 & ~(0xFFFFFFUL << 2 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ppi_c2_ctrl0_c2_ppi_int_mask  -----------------------
// SVD Line: 13347

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c2_ctrl0_c2_ppi_int_mask
//    <name> c2_ppi_int_mask </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400001B0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c2_ctrl0 ) </loc>
//      <o.26..26> c2_ppi_int_mask
//    </check>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_ppi_c2_ctrl0  -----------------------------
// SVD Line: 13320

//  <rtree> SFDITEM_REG__sys_ctrl_ppi_c2_ctrl0
//    <name> ppi_c2_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001B0) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_ppi_c2_ctrl0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_ppi_c2_ctrl0 = (sys_ctrl_ppi_c2_ctrl0 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c2_ctrl0_c2_ppi_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c2_ctrl0_c2_ppi_int </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c2_ctrl0_c2_ppi_in_mask </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c2_ctrl0_c2_ppi_int_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_ppi_c2_ctrl1  --------------------------
// SVD Line: 13355

unsigned int sys_ctrl_ppi_c2_ctrl1 __AT (0x400001B4);



// --------------------  Field Item: sys_ctrl_ppi_c2_ctrl1_c2_ppi_out_mask  -----------------------
// SVD Line: 13364

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c2_ctrl1_c2_ppi_out_mask
//    <name> c2_ppi_out_mask </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400001B4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_ppi_c2_ctrl1 >> 0) & 0xFFFF), ((sys_ctrl_ppi_c2_ctrl1 = (sys_ctrl_ppi_c2_ctrl1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_ppi_c2_ctrl1  -----------------------------
// SVD Line: 13355

//  <rtree> SFDITEM_REG__sys_ctrl_ppi_c2_ctrl1
//    <name> ppi_c2_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001B4) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_ppi_c2_ctrl1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_ppi_c2_ctrl1 = (sys_ctrl_ppi_c2_ctrl1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c2_ctrl1_c2_ppi_out_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_ppi_c3_ctrl0  --------------------------
// SVD Line: 13372

unsigned int sys_ctrl_ppi_c3_ctrl0 __AT (0x400001B8);



// -----------------------  Field Item: sys_ctrl_ppi_c3_ctrl0_c3_ppi_en  --------------------------
// SVD Line: 13381

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c3_ctrl0_c3_ppi_en
//    <name> c3_ppi_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400001B8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c3_ctrl0 ) </loc>
//      <o.0..0> c3_ppi_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_ppi_c3_ctrl0_c3_ppi_int  --------------------------
// SVD Line: 13387

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c3_ctrl0_c3_ppi_int
//    <name> c3_ppi_int </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400001B8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c3_ctrl0 ) </loc>
//      <o.1..1> c3_ppi_int
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ppi_c3_ctrl0_c3_ppi_in_mask  ------------------------
// SVD Line: 13393

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c3_ctrl0_c3_ppi_in_mask
//    <name> c3_ppi_in_mask </name>
//    <rw> 
//    <i> [Bits 25..2] RW (@ 0x400001B8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_ppi_c3_ctrl0 >> 2) & 0xFFFFFF), ((sys_ctrl_ppi_c3_ctrl0 = (sys_ctrl_ppi_c3_ctrl0 & ~(0xFFFFFFUL << 2 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ppi_c3_ctrl0_c3_ppi_int_mask  -----------------------
// SVD Line: 13399

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c3_ctrl0_c3_ppi_int_mask
//    <name> c3_ppi_int_mask </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400001B8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ppi_c3_ctrl0 ) </loc>
//      <o.26..26> c3_ppi_int_mask
//    </check>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_ppi_c3_ctrl0  -----------------------------
// SVD Line: 13372

//  <rtree> SFDITEM_REG__sys_ctrl_ppi_c3_ctrl0
//    <name> ppi_c3_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001B8) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_ppi_c3_ctrl0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_ppi_c3_ctrl0 = (sys_ctrl_ppi_c3_ctrl0 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c3_ctrl0_c3_ppi_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c3_ctrl0_c3_ppi_int </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c3_ctrl0_c3_ppi_in_mask </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c3_ctrl0_c3_ppi_int_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_ppi_c3_ctrl1  --------------------------
// SVD Line: 13407

unsigned int sys_ctrl_ppi_c3_ctrl1 __AT (0x400001BC);



// --------------------  Field Item: sys_ctrl_ppi_c3_ctrl1_c3_ppi_out_mask  -----------------------
// SVD Line: 13416

//  <item> SFDITEM_FIELD__sys_ctrl_ppi_c3_ctrl1_c3_ppi_out_mask
//    <name> c3_ppi_out_mask </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400001BC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_ppi_c3_ctrl1 >> 0) & 0xFFFF), ((sys_ctrl_ppi_c3_ctrl1 = (sys_ctrl_ppi_c3_ctrl1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_ppi_c3_ctrl1  -----------------------------
// SVD Line: 13407

//  <rtree> SFDITEM_REG__sys_ctrl_ppi_c3_ctrl1
//    <name> ppi_c3_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001BC) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_ppi_c3_ctrl1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_ppi_c3_ctrl1 = (sys_ctrl_ppi_c3_ctrl1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_ppi_c3_ctrl1_c3_ppi_out_mask </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_flash_encry  --------------------------
// SVD Line: 13424

unsigned int sys_ctrl_flash_encry __AT (0x400001C0);



// -----------------------  Field Item: sys_ctrl_flash_encry_encry_key  ---------------------------
// SVD Line: 13433

//  <item> SFDITEM_FIELD__sys_ctrl_flash_encry_encry_key
//    <name> encry_key </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400001C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_flash_encry >> 0) & 0xFF), ((sys_ctrl_flash_encry = (sys_ctrl_flash_encry & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_flash_encry_enable_encryption  -----------------------
// SVD Line: 13439

//  <item> SFDITEM_FIELD__sys_ctrl_flash_encry_enable_encryption
//    <name> enable_encryption </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400001C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_flash_encry ) </loc>
//      <o.8..8> enable_encryption
//    </check>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_flash_encry  ------------------------------
// SVD Line: 13424

//  <rtree> SFDITEM_REG__sys_ctrl_flash_encry
//    <name> flash_encry </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001C0) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_flash_encry >> 0) & 0xFFFFFFFF), ((sys_ctrl_flash_encry = (sys_ctrl_flash_encry & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_flash_encry_encry_key </item>
//    <item> SFDITEM_FIELD__sys_ctrl_flash_encry_enable_encryption </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_io_vdd_ok  ---------------------------
// SVD Line: 13447

unsigned int sys_ctrl_io_vdd_ok __AT (0x400001C4);



// -----------------------  Field Item: sys_ctrl_io_vdd_ok_sys_io_vddok  --------------------------
// SVD Line: 13456

//  <item> SFDITEM_FIELD__sys_ctrl_io_vdd_ok_sys_io_vddok
//    <name> sys_io_vddok </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400001C4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_io_vdd_ok ) </loc>
//      <o.0..0> sys_io_vddok
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_io_vdd_ok  -------------------------------
// SVD Line: 13447

//  <rtree> SFDITEM_REG__sys_ctrl_io_vdd_ok
//    <name> io_vdd_ok </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001C4) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_io_vdd_ok >> 0) & 0xFFFFFFFF), ((sys_ctrl_io_vdd_ok = (sys_ctrl_io_vdd_ok & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_io_vdd_ok_sys_io_vddok </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_vld_clk_rd  ---------------------------
// SVD Line: 13464

unsigned int sys_ctrl_vld_clk_rd __AT (0x400001C8);



// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_lle_main  -----------------------
// SVD Line: 13473

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_lle_main
//    <name> vld_clk0_lle_main </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.0..0> vld_clk0_lle_main
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_lle_main  -----------------------
// SVD Line: 13479

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_lle_main
//    <name> vld_clk1_lle_main </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.1..1> vld_clk1_lle_main
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_rf_rc  -----------------------
// SVD Line: 13485

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_rf_rc
//    <name> vld_clk0_clk_rf_rc </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.2..2> vld_clk0_clk_rf_rc
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_rf_rc  -----------------------
// SVD Line: 13491

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_rf_rc
//    <name> vld_clk1_clk_rf_rc </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.3..3> vld_clk1_clk_rf_rc
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_32k_sw  ----------------------
// SVD Line: 13497

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_32k_sw
//    <name> vld_clk0_clk_32k_sw </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.4..4> vld_clk0_clk_32k_sw
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_32k_sw  ----------------------
// SVD Line: 13503

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_32k_sw
//    <name> vld_clk1_clk_32k_sw </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.5..5> vld_clk1_clk_32k_sw
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_hclk  -------------------------
// SVD Line: 13509

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_hclk
//    <name> vld_clk0_hclk </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.6..6> vld_clk0_hclk
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_hclk  -------------------------
// SVD Line: 13515

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_hclk
//    <name> vld_clk1_hclk </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.7..7> vld_clk1_hclk
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_32k  ------------------------
// SVD Line: 13521

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_32k
//    <name> vld_clk0_clk_32k </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.8..8> vld_clk0_clk_32k
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_32k  ------------------------
// SVD Line: 13527

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_32k
//    <name> vld_clk1_clk_32k </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.9..9> vld_clk1_clk_32k
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_timer0  ----------------------
// SVD Line: 13533

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_timer0
//    <name> vld_clk0_clk_timer0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.10..10> vld_clk0_clk_timer0
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_timer0  ----------------------
// SVD Line: 13539

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_timer0
//    <name> vld_clk1_clk_timer0 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.11..11> vld_clk1_clk_timer0
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_timer1  ----------------------
// SVD Line: 13545

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_timer1
//    <name> vld_clk0_clk_timer1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.12..12> vld_clk0_clk_timer1
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_timer1  ----------------------
// SVD Line: 13551

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_timer1
//    <name> vld_clk1_clk_timer1 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.13..13> vld_clk1_clk_timer1
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_timer2  ----------------------
// SVD Line: 13557

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_timer2
//    <name> vld_clk0_clk_timer2 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.14..14> vld_clk0_clk_timer2
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_timer2  ----------------------
// SVD Line: 13563

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_timer2
//    <name> vld_clk1_clk_timer2 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.15..15> vld_clk1_clk_timer2
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_ks  ------------------------
// SVD Line: 13569

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_ks
//    <name> vld_clk0_clk_ks </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.16..16> vld_clk0_clk_ks
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_ks  ------------------------
// SVD Line: 13575

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_ks
//    <name> vld_clk1_clk_ks </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.17..17> vld_clk1_clk_ks
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_pwm  ------------------------
// SVD Line: 13581

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_pwm
//    <name> vld_clk0_clk_pwm </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.18..18> vld_clk0_clk_pwm
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_pwm  ------------------------
// SVD Line: 13587

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_pwm
//    <name> vld_clk1_clk_pwm </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.19..19> vld_clk1_clk_pwm
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_uart0  -----------------------
// SVD Line: 13593

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_uart0
//    <name> vld_clk0_clk_uart0 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.20..20> vld_clk0_clk_uart0
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_uart0  -----------------------
// SVD Line: 13599

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_uart0
//    <name> vld_clk1_clk_uart0 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.21..21> vld_clk1_clk_uart0
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_uart1  -----------------------
// SVD Line: 13605

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_uart1
//    <name> vld_clk0_clk_uart1 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.22..22> vld_clk0_clk_uart1
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_uart1  -----------------------
// SVD Line: 13611

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_uart1
//    <name> vld_clk1_clk_uart1 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.23..23> vld_clk1_clk_uart1
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_spi  ------------------------
// SVD Line: 13617

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_spi
//    <name> vld_clk0_clk_spi </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.24..24> vld_clk0_clk_spi
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_spi  ------------------------
// SVD Line: 13623

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_spi
//    <name> vld_clk1_clk_spi </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.25..25> vld_clk1_clk_spi
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_flash  -----------------------
// SVD Line: 13629

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_flash
//    <name> vld_clk0_clk_flash </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.26..26> vld_clk0_clk_flash
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_flash  -----------------------
// SVD Line: 13635

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_flash
//    <name> vld_clk1_clk_flash </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.27..27> vld_clk1_clk_flash
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_qspi  -----------------------
// SVD Line: 13641

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_qspi
//    <name> vld_clk0_clk_qspi </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.28..28> vld_clk0_clk_qspi
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_qspi  -----------------------
// SVD Line: 13647

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_qspi
//    <name> vld_clk1_clk_qspi </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.29..29> vld_clk1_clk_qspi
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk0_clk_i2s  ------------------------
// SVD Line: 13653

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_i2s
//    <name> vld_clk0_clk_i2s </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.30..30> vld_clk0_clk_i2s
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_vld_clk_rd_vld_clk1_clk_i2s  ------------------------
// SVD Line: 13659

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_i2s
//    <name> vld_clk1_clk_i2s </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x400001C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd ) </loc>
//      <o.31..31> vld_clk1_clk_i2s
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_vld_clk_rd  ------------------------------
// SVD Line: 13464

//  <rtree> SFDITEM_REG__sys_ctrl_vld_clk_rd
//    <name> vld_clk_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001C8) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_vld_clk_rd >> 0) & 0xFFFFFFFF), ((sys_ctrl_vld_clk_rd = (sys_ctrl_vld_clk_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_lle_main </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_lle_main </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_rf_rc </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_rf_rc </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_32k_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_32k_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_hclk </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_hclk </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_32k </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_32k </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_timer0 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_timer0 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_timer1 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_timer1 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_timer2 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_timer2 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_ks </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_ks </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_pwm </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_pwm </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_uart0 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_uart0 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_uart1 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_uart1 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_spi </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_spi </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_flash </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_flash </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_qspi </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_qspi </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk0_clk_i2s </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd_vld_clk1_clk_i2s </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_vld_clk_rd1  --------------------------
// SVD Line: 13667

unsigned int sys_ctrl_vld_clk_rd1 __AT (0x400001CC);



// -------------------  Field Item: sys_ctrl_vld_clk_rd1_vld_clk0_clk_qdec  -----------------------
// SVD Line: 13676

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk0_clk_qdec
//    <name> vld_clk0_clk_qdec </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400001CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd1 ) </loc>
//      <o.0..0> vld_clk0_clk_qdec
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd1_vld_clk1_clk_qdec  -----------------------
// SVD Line: 13682

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk1_clk_qdec
//    <name> vld_clk1_clk_qdec </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400001CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd1 ) </loc>
//      <o.1..1> vld_clk1_clk_qdec
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd1_vld_clk0_glc_fast  -----------------------
// SVD Line: 13688

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk0_glc_fast
//    <name> vld_clk0_glc_fast </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400001CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd1 ) </loc>
//      <o.2..2> vld_clk0_glc_fast
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd1_vld_clk1_glc_fast  -----------------------
// SVD Line: 13694

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk1_glc_fast
//    <name> vld_clk1_glc_fast </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400001CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd1 ) </loc>
//      <o.3..3> vld_clk1_glc_fast
//    </check>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_vld_clk_rd1  ------------------------------
// SVD Line: 13667

//  <rtree> SFDITEM_REG__sys_ctrl_vld_clk_rd1
//    <name> vld_clk_rd1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001CC) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_vld_clk_rd1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_vld_clk_rd1 = (sys_ctrl_vld_clk_rd1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk0_clk_qdec </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk1_clk_qdec </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk0_glc_fast </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk1_glc_fast </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io0  ---------------------------
// SVD Line: 13702

unsigned int sys_ctrl_reg_rd_io0 __AT (0x400001D0);



// ---------------------  Field Item: sys_ctrl_reg_rd_io0_reg_rd_io_o_lsb  ------------------------
// SVD Line: 13711

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io0_reg_rd_io_o_lsb
//    <name> reg_rd_io_o_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_reg_rd_io0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io0 = (sys_ctrl_reg_rd_io0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io0  ------------------------------
// SVD Line: 13702

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io0
//    <name> reg_rd_io0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D0) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io0 = (sys_ctrl_reg_rd_io0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io0_reg_rd_io_o_lsb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io1  ---------------------------
// SVD Line: 13719

unsigned int sys_ctrl_reg_rd_io1 __AT (0x400001D4);



// --------------------  Field Item: sys_ctrl_reg_rd_io1_reg_rd_io_oe_lsb  ------------------------
// SVD Line: 13728

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io1_reg_rd_io_oe_lsb
//    <name> reg_rd_io_oe_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_reg_rd_io1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io1 = (sys_ctrl_reg_rd_io1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io1  ------------------------------
// SVD Line: 13719

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io1
//    <name> reg_rd_io1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D4) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io1 = (sys_ctrl_reg_rd_io1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io1_reg_rd_io_oe_lsb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io2  ---------------------------
// SVD Line: 13736

unsigned int sys_ctrl_reg_rd_io2 __AT (0x400001D8);



// --------------------  Field Item: sys_ctrl_reg_rd_io2_reg_rd_io_ie_lsb  ------------------------
// SVD Line: 13745

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io2_reg_rd_io_ie_lsb
//    <name> reg_rd_io_ie_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_reg_rd_io2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io2 = (sys_ctrl_reg_rd_io2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io2  ------------------------------
// SVD Line: 13736

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io2
//    <name> reg_rd_io2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D8) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io2 = (sys_ctrl_reg_rd_io2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io2_reg_rd_io_ie_lsb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io3  ---------------------------
// SVD Line: 13753

unsigned int sys_ctrl_reg_rd_io3 __AT (0x400001DC);



// ---------------------  Field Item: sys_ctrl_reg_rd_io3_reg_rd_io_o_msb  ------------------------
// SVD Line: 13762

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_o_msb
//    <name> reg_rd_io_o_msb </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400001DC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_reg_rd_io3 >> 0) & 0x3FF), ((sys_ctrl_reg_rd_io3 = (sys_ctrl_reg_rd_io3 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_reg_rd_io3_reg_rd_io_oe_msb  ------------------------
// SVD Line: 13768

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_oe_msb
//    <name> reg_rd_io_oe_msb </name>
//    <rw> 
//    <i> [Bits 19..10] RW (@ 0x400001DC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_reg_rd_io3 >> 10) & 0x3FF), ((sys_ctrl_reg_rd_io3 = (sys_ctrl_reg_rd_io3 & ~(0x3FFUL << 10 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_reg_rd_io3_reg_rd_io_ie_msb  ------------------------
// SVD Line: 13774

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_ie_msb
//    <name> reg_rd_io_ie_msb </name>
//    <rw> 
//    <i> [Bits 29..20] RW (@ 0x400001DC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_reg_rd_io3 >> 20) & 0x3FF), ((sys_ctrl_reg_rd_io3 = (sys_ctrl_reg_rd_io3 & ~(0x3FFUL << 20 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io3  ------------------------------
// SVD Line: 13753

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io3
//    <name> reg_rd_io3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001DC) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io3 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io3 = (sys_ctrl_reg_rd_io3 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_o_msb </item>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_oe_msb </item>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_ie_msb </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_clk_out_func_cfg  ------------------------
// SVD Line: 13782

unsigned int sys_ctrl_clk_out_func_cfg __AT (0x400001E0);



// ---------------  Field Item: sys_ctrl_clk_out_func_cfg_div_clkout_func_denom  ------------------
// SVD Line: 13791

//  <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_div_clkout_func_denom
//    <name> div_clkout_func_denom </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400001E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_clk_out_func_cfg >> 0) & 0x3FF), ((sys_ctrl_clk_out_func_cfg = (sys_ctrl_clk_out_func_cfg & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: sys_ctrl_clk_out_func_cfg_div_clkout_func_update  ------------------
// SVD Line: 13797

//  <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_div_clkout_func_update
//    <name> div_clkout_func_update </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400001E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_clk_out_func_cfg ) </loc>
//      <o.10..10> div_clkout_func_update
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_clk_out_func_cfg_en_clkout_func  ----------------------
// SVD Line: 13803

//  <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_en_clkout_func
//    <name> en_clkout_func </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400001E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_clk_out_func_cfg ) </loc>
//      <o.11..11> en_clkout_func
//    </check>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_clk_out_func_cfg  ---------------------------
// SVD Line: 13782

//  <rtree> SFDITEM_REG__sys_ctrl_clk_out_func_cfg
//    <name> clk_out_func_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001E0) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_clk_out_func_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_clk_out_func_cfg = (sys_ctrl_clk_out_func_cfg & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_div_clkout_func_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_div_clkout_func_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_en_clkout_func </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: sys_ctrl  -----------------------------------
// SVD Line: 10775

//  <view> sys_ctrl
//    <name> sys_ctrl </name>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg0 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg1 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg2 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg3 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg4 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg5 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg6 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg7 </item>
//    <item> SFDITEM_REG__sys_ctrl_rstu_cfg0 </item>
//    <item> SFDITEM_REG__sys_ctrl_rstu_cfg1 </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_ctrl_0 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg8 </item>
//    <item> SFDITEM_REG__sys_ctrl_dma_ctrl_0 </item>
//    <item> SFDITEM_REG__sys_ctrl_dma_ctrl_1 </item>
//    <item> SFDITEM_REG__sys_ctrl_pll_ctrl_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_ana_ctrl_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_pdm_i2s_ctrl </item>
//    <item> SFDITEM_REG__sys_ctrl_qdec_cfg </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg9 </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_io_status </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_io_wk_source </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_io_in_status </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_eco_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_lock </item>
//    <item> SFDITEM_REG__sys_ctrl_usb_cfg </item>
//    <item> SFDITEM_REG__sys_ctrl_chip_id </item>
//    <item> SFDITEM_REG__sys_ctrl_mem_cfg_reg0 </item>
//    <item> SFDITEM_REG__sys_ctrl_mem_cfg_reg1 </item>
//    <item> SFDITEM_REG__sys_ctrl_dbg_cfg_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_ppi_c0_ctrl0 </item>
//    <item> SFDITEM_REG__sys_ctrl_ppi_c0_ctrl1 </item>
//    <item> SFDITEM_REG__sys_ctrl_ppi_c1_ctrl0 </item>
//    <item> SFDITEM_REG__sys_ctrl_ppi_c1_ctrl1 </item>
//    <item> SFDITEM_REG__sys_ctrl_ppi_c2_ctrl0 </item>
//    <item> SFDITEM_REG__sys_ctrl_ppi_c2_ctrl1 </item>
//    <item> SFDITEM_REG__sys_ctrl_ppi_c3_ctrl0 </item>
//    <item> SFDITEM_REG__sys_ctrl_ppi_c3_ctrl1 </item>
//    <item> SFDITEM_REG__sys_ctrl_flash_encry </item>
//    <item> SFDITEM_REG__sys_ctrl_io_vdd_ok </item>
//    <item> SFDITEM_REG__sys_ctrl_vld_clk_rd </item>
//    <item> SFDITEM_REG__sys_ctrl_vld_clk_rd1 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io0 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io1 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io2 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io3 </item>
//    <item> SFDITEM_REG__sys_ctrl_clk_out_func_cfg </item>
//  </view>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl0  ----------------------
// SVD Line: 13824

unsigned int io_mux_ctrl_io_mux_out_ctrl0 __AT (0x40006000);



// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl0_io0_func_sel  ---------------------
// SVD Line: 13833

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io0_func_sel
//    <name> io0_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40006000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl0 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl0_io1_func_sel  ---------------------
// SVD Line: 13839

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io1_func_sel
//    <name> io1_func_sel </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40006000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl0 >> 7) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl0_io2_func_sel  ---------------------
// SVD Line: 13845

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io2_func_sel
//    <name> io2_func_sel </name>
//    <rw> 
//    <i> [Bits 20..14] RW (@ 0x40006000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl0 >> 14) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0x7FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl0_io3_func_sel  ---------------------
// SVD Line: 13851

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io3_func_sel
//    <name> io3_func_sel </name>
//    <rw> 
//    <i> [Bits 27..21] RW (@ 0x40006000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl0 >> 21) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0x7FUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl0  --------------------------
// SVD Line: 13824

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl0
//    <name> io_mux_out_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006000) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io0_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io1_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io2_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io3_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl1  ----------------------
// SVD Line: 13859

unsigned int io_mux_ctrl_io_mux_out_ctrl1 __AT (0x40006004);



// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl1_io4_func_sel  ---------------------
// SVD Line: 13868

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io4_func_sel
//    <name> io4_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40006004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl1 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl1_io5_func_sel  ---------------------
// SVD Line: 13874

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io5_func_sel
//    <name> io5_func_sel </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40006004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl1 >> 7) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl1_io6_func_sel  ---------------------
// SVD Line: 13880

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io6_func_sel
//    <name> io6_func_sel </name>
//    <rw> 
//    <i> [Bits 20..14] RW (@ 0x40006004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl1 >> 14) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0x7FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl1_io7_func_sel  ---------------------
// SVD Line: 13886

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io7_func_sel
//    <name> io7_func_sel </name>
//    <rw> 
//    <i> [Bits 27..21] RW (@ 0x40006004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl1 >> 21) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0x7FUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl1  --------------------------
// SVD Line: 13859

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl1
//    <name> io_mux_out_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006004) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io4_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io5_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io6_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io7_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl2  ----------------------
// SVD Line: 13894

unsigned int io_mux_ctrl_io_mux_out_ctrl2 __AT (0x40006008);



// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl2_io8_func_sel  ---------------------
// SVD Line: 13903

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io8_func_sel
//    <name> io8_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40006008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl2 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl2_io9_func_sel  ---------------------
// SVD Line: 13909

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io9_func_sel
//    <name> io9_func_sel </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40006008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl2 >> 7) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl2_io10_func_sel  ---------------------
// SVD Line: 13915

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io10_func_sel
//    <name> io10_func_sel </name>
//    <rw> 
//    <i> [Bits 20..14] RW (@ 0x40006008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl2 >> 14) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0x7FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl2_io11_func_sel  ---------------------
// SVD Line: 13921

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io11_func_sel
//    <name> io11_func_sel </name>
//    <rw> 
//    <i> [Bits 27..21] RW (@ 0x40006008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl2 >> 21) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0x7FUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl2  --------------------------
// SVD Line: 13894

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl2
//    <name> io_mux_out_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006008) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io8_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io9_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io10_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io11_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl3  ----------------------
// SVD Line: 13929

unsigned int io_mux_ctrl_io_mux_out_ctrl3 __AT (0x4000600C);



// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl3_io12_func_sel  ---------------------
// SVD Line: 13938

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io12_func_sel
//    <name> io12_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x4000600C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl3 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl3_io13_func_sel  ---------------------
// SVD Line: 13944

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io13_func_sel
//    <name> io13_func_sel </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x4000600C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl3 >> 7) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl3_io14_func_sel  ---------------------
// SVD Line: 13950

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io14_func_sel
//    <name> io14_func_sel </name>
//    <rw> 
//    <i> [Bits 20..14] RW (@ 0x4000600C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl3 >> 14) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0x7FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl3_io15_func_sel  ---------------------
// SVD Line: 13956

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io15_func_sel
//    <name> io15_func_sel </name>
//    <rw> 
//    <i> [Bits 27..21] RW (@ 0x4000600C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl3 >> 21) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0x7FUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl3  --------------------------
// SVD Line: 13929

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl3
//    <name> io_mux_out_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000600C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl3 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io12_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io13_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io14_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io15_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl4  ----------------------
// SVD Line: 13964

unsigned int io_mux_ctrl_io_mux_out_ctrl4 __AT (0x40006010);



// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl4_io16_func_sel  ---------------------
// SVD Line: 13973

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io16_func_sel
//    <name> io16_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40006010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl4 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl4_io17_func_sel  ---------------------
// SVD Line: 13979

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io17_func_sel
//    <name> io17_func_sel </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40006010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl4 >> 7) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl4_io18_func_sel  ---------------------
// SVD Line: 13985

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io18_func_sel
//    <name> io18_func_sel </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40006010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl4 >> 14) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl4_io19_func_sel  ---------------------
// SVD Line: 13991

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io19_func_sel
//    <name> io19_func_sel </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40006010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl4 >> 16) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl4_io20_func_sel  ---------------------
// SVD Line: 13997

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io20_func_sel
//    <name> io20_func_sel </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40006010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl4 >> 18) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl4_io21_func_sel  ---------------------
// SVD Line: 14003

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io21_func_sel
//    <name> io21_func_sel </name>
//    <rw> 
//    <i> [Bits 26..20] RW (@ 0x40006010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl4 >> 20) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0x7FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl4  --------------------------
// SVD Line: 13964

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl4
//    <name> io_mux_out_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006010) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl4 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io16_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io17_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io18_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io19_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io20_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io21_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl5  ----------------------
// SVD Line: 14011

unsigned int io_mux_ctrl_io_mux_out_ctrl5 __AT (0x40006014);



// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io22_func_sel  ---------------------
// SVD Line: 14020

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io22_func_sel
//    <name> io22_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io23_func_sel  ---------------------
// SVD Line: 14026

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io23_func_sel
//    <name> io23_func_sel </name>
//    <rw> 
//    <i> [Bits 8..7] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 7) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x3UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io24_func_sel  ---------------------
// SVD Line: 14032

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io24_func_sel
//    <name> io24_func_sel </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 9) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io25_func_sel  ---------------------
// SVD Line: 14038

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io25_func_sel
//    <name> io25_func_sel </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 11) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io26_func_sel  ---------------------
// SVD Line: 14044

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io26_func_sel
//    <name> io26_func_sel </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 13) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io27_func_sel  ---------------------
// SVD Line: 14050

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io27_func_sel
//    <name> io27_func_sel </name>
//    <rw> 
//    <i> [Bits 16..15] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 15) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x3UL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io28_func_sel  ---------------------
// SVD Line: 14056

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io28_func_sel
//    <name> io28_func_sel </name>
//    <rw> 
//    <i> [Bits 18..17] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 17) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x3UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io29_func_sel  ---------------------
// SVD Line: 14062

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io29_func_sel
//    <name> io29_func_sel </name>
//    <rw> 
//    <i> [Bits 20..19] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 19) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x3UL << 19 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io30_func_sel  ---------------------
// SVD Line: 14068

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io30_func_sel
//    <name> io30_func_sel </name>
//    <rw> 
//    <i> [Bits 22..21] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 21) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x3UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io31_func_sel  ---------------------
// SVD Line: 14074

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io31_func_sel
//    <name> io31_func_sel </name>
//    <rw> 
//    <i> [Bits 29..23] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 23) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x7FUL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io32_func_sel  ---------------------
// SVD Line: 14080

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io32_func_sel
//    <name> io32_func_sel </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 30) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl5  --------------------------
// SVD Line: 14011

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl5
//    <name> io_mux_out_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006014) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl5 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io22_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io23_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io24_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io25_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io26_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io27_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io28_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io29_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io30_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io31_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io32_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl6  ----------------------
// SVD Line: 14088

unsigned int io_mux_ctrl_io_mux_out_ctrl6 __AT (0x40006018);



// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io33_func_sel  ---------------------
// SVD Line: 14097

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io33_func_sel
//    <name> io33_func_sel </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 0) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io34_func_sel  ---------------------
// SVD Line: 14103

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io34_func_sel
//    <name> io34_func_sel </name>
//    <rw> 
//    <i> [Bits 8..2] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 2) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x7FUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io35_func_sel  ---------------------
// SVD Line: 14109

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io35_func_sel
//    <name> io35_func_sel </name>
//    <rw> 
//    <i> [Bits 15..9] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 9) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x7FUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io36_func_sel  ---------------------
// SVD Line: 14115

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io36_func_sel
//    <name> io36_func_sel </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 16) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io37_func_sel  ---------------------
// SVD Line: 14121

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io37_func_sel
//    <name> io37_func_sel </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 18) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io38_func_sel  ---------------------
// SVD Line: 14127

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io38_func_sel
//    <name> io38_func_sel </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 20) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io39_func_sel  ---------------------
// SVD Line: 14133

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io39_func_sel
//    <name> io39_func_sel </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 22) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io40_func_sel  ---------------------
// SVD Line: 14139

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io40_func_sel
//    <name> io40_func_sel </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 24) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io41_func_sel  ---------------------
// SVD Line: 14145

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io41_func_sel
//    <name> io41_func_sel </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 26) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl6  --------------------------
// SVD Line: 14088

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl6
//    <name> io_mux_out_ctrl6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006018) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl6 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io33_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io34_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io35_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io36_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io37_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io38_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io39_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io40_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io41_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl0  -----------------------
// SVD Line: 14153

unsigned int io_mux_ctrl_io_mux_in_ctrl0 __AT (0x40006040);



// -------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl0_sw_tms_sel  -----------------------
// SVD Line: 14162

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_sw_tms_sel
//    <name> sw_tms_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40006040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl0 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl0_sw_tck_sel  -----------------------
// SVD Line: 14168

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_sw_tck_sel
//    <name> sw_tck_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl0 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl0_spi0_clk_in_sel  --------------------
// SVD Line: 14174

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_clk_in_sel
//    <name> spi0_clk_in_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl0 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl0_spi0_csn_in_sel  --------------------
// SVD Line: 14180

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_csn_in_sel
//    <name> spi0_csn_in_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40006040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl0 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl0_spi0_hold_in_sel  --------------------
// SVD Line: 14186

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_hold_in_sel
//    <name> spi0_hold_in_sel </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40006040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl0 >> 20) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl0  --------------------------
// SVD Line: 14153

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl0
//    <name> io_mux_in_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006040) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_sw_tms_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_sw_tck_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_clk_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_csn_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_hold_in_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl1  -----------------------
// SVD Line: 14194

unsigned int io_mux_ctrl_io_mux_in_ctrl1 __AT (0x40006044);



// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl1_spi0_wp_in_sel  ---------------------
// SVD Line: 14203

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_wp_in_sel
//    <name> spi0_wp_in_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40006044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl1 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl1_spi0_miso_in_sel  --------------------
// SVD Line: 14209

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_miso_in_sel
//    <name> spi0_miso_in_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl1 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl1_spi0_mosi_in_sel  --------------------
// SVD Line: 14215

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_mosi_in_sel
//    <name> spi0_mosi_in_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl1 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl1_spi1_clk_in_sel  --------------------
// SVD Line: 14221

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi1_clk_in_sel
//    <name> spi1_clk_in_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40006044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl1 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl1_spi1_csn_in_sel  --------------------
// SVD Line: 14227

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi1_csn_in_sel
//    <name> spi1_csn_in_sel </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40006044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl1 >> 20) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl1  --------------------------
// SVD Line: 14194

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl1
//    <name> io_mux_in_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006044) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_wp_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_miso_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_mosi_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi1_clk_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi1_csn_in_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl2  -----------------------
// SVD Line: 14235

unsigned int io_mux_ctrl_io_mux_in_ctrl2 __AT (0x40006048);



// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl2_spi1_miso_in_sel  --------------------
// SVD Line: 14244

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_miso_in_sel
//    <name> spi1_miso_in_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40006048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl2 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl2_spi1_mosi_in_sel  --------------------
// SVD Line: 14250

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_mosi_in_sel
//    <name> spi1_mosi_in_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl2 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl2_spi1_hold_in_sel  --------------------
// SVD Line: 14256

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_hold_in_sel
//    <name> spi1_hold_in_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl2 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl2_spi1_wp_in_sel  ---------------------
// SVD Line: 14262

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_wp_in_sel
//    <name> spi1_wp_in_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40006048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl2 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl2_ir_datin_sel  ----------------------
// SVD Line: 14268

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_ir_datin_sel
//    <name> ir_datin_sel </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40006048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl2 >> 20) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl2  --------------------------
// SVD Line: 14235

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl2
//    <name> io_mux_in_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006048) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_miso_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_mosi_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_hold_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_wp_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_ir_datin_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl3  -----------------------
// SVD Line: 14276

unsigned int io_mux_ctrl_io_mux_in_ctrl3 __AT (0x4000604C);



// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl3_i2s_bclk_i_sel  ---------------------
// SVD Line: 14285

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_bclk_i_sel
//    <name> i2s_bclk_i_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4000604C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl3 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl3_i2s_lrclk_i_sel  --------------------
// SVD Line: 14291

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_lrclk_i_sel
//    <name> i2s_lrclk_i_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x4000604C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl3 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl3_i2s_din_sel  ----------------------
// SVD Line: 14297

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_din_sel
//    <name> i2s_din_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x4000604C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl3 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl3_uart0_rxd_sel  ---------------------
// SVD Line: 14303

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_uart0_rxd_sel
//    <name> uart0_rxd_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x4000604C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl3 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl3_uart0_cts_sel  ---------------------
// SVD Line: 14309

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_uart0_cts_sel
//    <name> uart0_cts_sel </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x4000604C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl3 >> 20) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl3  --------------------------
// SVD Line: 14276

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl3
//    <name> io_mux_in_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000604C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl3 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_bclk_i_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_lrclk_i_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_din_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_uart0_rxd_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_uart0_cts_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl4  -----------------------
// SVD Line: 14317

unsigned int io_mux_ctrl_io_mux_in_ctrl4 __AT (0x40006050);



// ------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl4_uart1_rxd_sel  ---------------------
// SVD Line: 14326

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_uart1_rxd_sel
//    <name> uart1_rxd_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40006050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl4 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl4_uart1_cts_sel  ---------------------
// SVD Line: 14332

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_uart1_cts_sel
//    <name> uart1_cts_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl4 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl4_i2c0_scl_i_sel  ---------------------
// SVD Line: 14338

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_i2c0_scl_i_sel
//    <name> i2c0_scl_i_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl4 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl4_i2c0_sda_i_sel  ---------------------
// SVD Line: 14344

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_i2c0_sda_i_sel
//    <name> i2c0_sda_i_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40006050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl4 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl4_i2c1_scl_i_sel  ---------------------
// SVD Line: 14350

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_i2c1_scl_i_sel
//    <name> i2c1_scl_i_sel </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40006050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl4 >> 20) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl4  --------------------------
// SVD Line: 14317

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl4
//    <name> io_mux_in_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006050) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl4 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_uart1_rxd_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_uart1_cts_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_i2c0_scl_i_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_i2c0_sda_i_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_i2c1_scl_i_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl5  -----------------------
// SVD Line: 14358

unsigned int io_mux_ctrl_io_mux_in_ctrl5 __AT (0x40006054);



// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_i2c1_sda_i_sel  ---------------------
// SVD Line: 14367

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_i2c1_sda_i_sel
//    <name> i2c1_sda_i_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_pdm_dmic_in_sel  --------------------
// SVD Line: 14373

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_pdm_dmic_in_sel
//    <name> pdm_dmic_in_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_0_sel  --------------------
// SVD Line: 14379

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_0_sel
//    <name> key_in_col_0_sel </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 10) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_1_sel  --------------------
// SVD Line: 14385

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_1_sel
//    <name> key_in_col_1_sel </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 12) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_2_sel  --------------------
// SVD Line: 14391

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_2_sel
//    <name> key_in_col_2_sel </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 14) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl5  --------------------------
// SVD Line: 14358

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl5
//    <name> io_mux_in_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006054) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl5 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_i2c1_sda_i_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_pdm_dmic_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_0_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_1_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_2_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl6  -----------------------
// SVD Line: 14399

unsigned int io_mux_ctrl_io_mux_in_ctrl6 __AT (0x40006058);



// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_3_sel  --------------------
// SVD Line: 14408

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_3_sel
//    <name> key_in_col_3_sel </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 0) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_4_sel  --------------------
// SVD Line: 14414

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_4_sel
//    <name> key_in_col_4_sel </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 2) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_5_sel  --------------------
// SVD Line: 14420

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_5_sel
//    <name> key_in_col_5_sel </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 4) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_6_sel  --------------------
// SVD Line: 14426

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_6_sel
//    <name> key_in_col_6_sel </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 6) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_7_sel  --------------------
// SVD Line: 14432

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_7_sel
//    <name> key_in_col_7_sel </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 8) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl6  --------------------------
// SVD Line: 14399

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl6
//    <name> io_mux_in_ctrl6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006058) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl6 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_3_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_4_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_5_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_6_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_7_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl7  -----------------------
// SVD Line: 14440

unsigned int io_mux_ctrl_io_mux_in_ctrl7 __AT (0x4000605C);



// -----------------------  Register Item: io_mux_ctrl_io_mux_in_ctrl7  ---------------------------
// SVD Line: 14440

//  <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl7
//    <name> io_mux_in_ctrl7 </name>
//    <i> [Bits 31..0] RW (@ 0x4000605C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl7 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl7 = (io_mux_ctrl_io_mux_in_ctrl7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl9  -----------------------
// SVD Line: 14450

unsigned int io_mux_ctrl_io_mux_in_ctrl9 __AT (0x40006064);



// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_key_in_col_18_sel  -------------------
// SVD Line: 14459

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_key_in_col_18_sel
//    <name> key_in_col_18_sel </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40006064) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_mux_in_ctrl9 ) </loc>
//      <o.0..0> key_in_col_18_sel
//    </check>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_key_in_col_19_sel  -------------------
// SVD Line: 14465

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_key_in_col_19_sel
//    <name> key_in_col_19_sel </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40006064) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_mux_in_ctrl9 ) </loc>
//      <o.1..1> key_in_col_19_sel
//    </check>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_spi2ahb_sclk_sel  --------------------
// SVD Line: 14471

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_spi2ahb_sclk_sel
//    <name> spi2ahb_sclk_sel </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40006064) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_mux_in_ctrl9 ) </loc>
//      <o.2..2> spi2ahb_sclk_sel
//    </check>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_spi2ahb_cs_sel  ---------------------
// SVD Line: 14477

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_spi2ahb_cs_sel
//    <name> spi2ahb_cs_sel </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40006064) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_mux_in_ctrl9 ) </loc>
//      <o.3..3> spi2ahb_cs_sel
//    </check>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_spi2ahb_di_sel  ---------------------
// SVD Line: 14483

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_spi2ahb_di_sel
//    <name> spi2ahb_di_sel </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40006064) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_mux_in_ctrl9 ) </loc>
//      <o.4..4> spi2ahb_di_sel
//    </check>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_qdec_phasea_sel  --------------------
// SVD Line: 14489

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_phasea_sel
//    <name> qdec_phasea_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl9 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl9 = (io_mux_ctrl_io_mux_in_ctrl9 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_qdec_phaseb_sel  --------------------
// SVD Line: 14495

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_phaseb_sel
//    <name> qdec_phaseb_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl9 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl9 = (io_mux_ctrl_io_mux_in_ctrl9 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_qdec_index_sel  ---------------------
// SVD Line: 14501

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_index_sel
//    <name> qdec_index_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40006064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl9 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl9 = (io_mux_ctrl_io_mux_in_ctrl9 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_qdec_ext_in_clk_sel  ------------------
// SVD Line: 14507

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_ext_in_clk_sel
//    <name> qdec_ext_in_clk_sel </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40006064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl9 >> 20) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl9 = (io_mux_ctrl_io_mux_in_ctrl9 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_qdec_timer_ext_in_a1_sel  ----------------
// SVD Line: 14513

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_timer_ext_in_a1_sel
//    <name> qdec_timer_ext_in_a1_sel </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40006064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl9 >> 22) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl9 = (io_mux_ctrl_io_mux_in_ctrl9 & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_qdec_timer_ext_in_a2_sel  ----------------
// SVD Line: 14519

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_timer_ext_in_a2_sel
//    <name> qdec_timer_ext_in_a2_sel </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40006064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl9 >> 24) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl9 = (io_mux_ctrl_io_mux_in_ctrl9 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------  Field Item: io_mux_ctrl_io_mux_in_ctrl9_qdec_timer_ext_in_b2_sel  ----------------
// SVD Line: 14525

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_timer_ext_in_b2_sel
//    <name> qdec_timer_ext_in_b2_sel </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40006064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl9 >> 26) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl9 = (io_mux_ctrl_io_mux_in_ctrl9 & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl9  --------------------------
// SVD Line: 14450

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl9
//    <name> io_mux_in_ctrl9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006064) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl9 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl9 = (io_mux_ctrl_io_mux_in_ctrl9 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_key_in_col_18_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_key_in_col_19_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_spi2ahb_sclk_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_spi2ahb_cs_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_spi2ahb_di_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_phasea_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_phaseb_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_index_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_ext_in_clk_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_timer_ext_in_a1_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_timer_ext_in_a2_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl9_qdec_timer_ext_in_b2_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl10  ----------------------
// SVD Line: 14533

unsigned int io_mux_ctrl_io_mux_in_ctrl10 __AT (0x40006068);



// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in0_sel  ---------------------
// SVD Line: 14542

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in0_sel
//    <name> p_cap_in0_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in1_sel  ---------------------
// SVD Line: 14548

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in1_sel
//    <name> p_cap_in1_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in2_sel  ---------------------
// SVD Line: 14554

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in2_sel
//    <name> p_cap_in2_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in3_sel  ---------------------
// SVD Line: 14560

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in3_sel
//    <name> p_cap_in3_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in4_sel  ---------------------
// SVD Line: 14566

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in4_sel
//    <name> p_cap_in4_sel </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 20) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in5_sel  ---------------------
// SVD Line: 14572

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in5_sel
//    <name> p_cap_in5_sel </name>
//    <rw> 
//    <i> [Bits 29..25] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 25) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl10  --------------------------
// SVD Line: 14533

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl10
//    <name> io_mux_in_ctrl10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006068) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl10 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in0_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in1_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in2_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in3_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in4_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in5_sel </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_pe_ctrl0  -------------------------
// SVD Line: 14580

unsigned int io_mux_ctrl_io_pe_ctrl0 __AT (0x40006080);



// ----------------------  Field Item: io_mux_ctrl_io_pe_ctrl0_io_pe_lsb  -------------------------
// SVD Line: 14589

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl0_io_pe_lsb
//    <name> io_pe_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_pe_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pe_ctrl0 = (io_mux_ctrl_io_pe_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_pe_ctrl0  ----------------------------
// SVD Line: 14580

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl0
//    <name> io_pe_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006080) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_pe_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pe_ctrl0 = (io_mux_ctrl_io_pe_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl0_io_pe_lsb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_pe_ctrl1  -------------------------
// SVD Line: 14597

unsigned int io_mux_ctrl_io_pe_ctrl1 __AT (0x40006084);



// ----------------------  Field Item: io_mux_ctrl_io_pe_ctrl1_io_pe_msb  -------------------------
// SVD Line: 14606

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl1_io_pe_msb
//    <name> io_pe_msb </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40006084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((io_mux_ctrl_io_pe_ctrl1 >> 0) & 0x3FF), ((io_mux_ctrl_io_pe_ctrl1 = (io_mux_ctrl_io_pe_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_pe_ctrl1  ----------------------------
// SVD Line: 14597

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl1
//    <name> io_pe_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006084) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_pe_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pe_ctrl1 = (io_mux_ctrl_io_pe_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl1_io_pe_msb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_ps_ctrl0  -------------------------
// SVD Line: 14614

unsigned int io_mux_ctrl_io_ps_ctrl0 __AT (0x40006088);



// ----------------------  Field Item: io_mux_ctrl_io_ps_ctrl0_io_ps_lsb  -------------------------
// SVD Line: 14623

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl0_io_ps_lsb
//    <name> io_ps_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006088) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_ps_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_ps_ctrl0 = (io_mux_ctrl_io_ps_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_ps_ctrl0  ----------------------------
// SVD Line: 14614

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl0
//    <name> io_ps_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006088) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_ps_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_ps_ctrl0 = (io_mux_ctrl_io_ps_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl0_io_ps_lsb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_ps_ctrl1  -------------------------
// SVD Line: 14631

unsigned int io_mux_ctrl_io_ps_ctrl1 __AT (0x4000608C);



// ----------------------  Field Item: io_mux_ctrl_io_ps_ctrl1_io_ps_msb  -------------------------
// SVD Line: 14640

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl1_io_ps_msb
//    <name> io_ps_msb </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000608C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((io_mux_ctrl_io_ps_ctrl1 >> 0) & 0x3FF), ((io_mux_ctrl_io_ps_ctrl1 = (io_mux_ctrl_io_ps_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_ps_ctrl1  ----------------------------
// SVD Line: 14631

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl1
//    <name> io_ps_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000608C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_ps_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_ps_ctrl1 = (io_mux_ctrl_io_ps_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl1_io_ps_msb </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_is_ctrl0  -----------------------
// SVD Line: 14648

unsigned int io_mux_ctrl_io_mux_is_ctrl0 __AT (0x40006100);



// --------------------  Field Item: io_mux_ctrl_io_mux_is_ctrl0_io_is_lsb  -----------------------
// SVD Line: 14657

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl0_io_is_lsb
//    <name> io_is_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_is_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_is_ctrl0 = (io_mux_ctrl_io_mux_is_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_is_ctrl0  --------------------------
// SVD Line: 14648

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl0
//    <name> io_mux_is_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006100) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_is_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_is_ctrl0 = (io_mux_ctrl_io_mux_is_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl0_io_is_lsb </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_is_ctrl1  -----------------------
// SVD Line: 14665

unsigned int io_mux_ctrl_io_mux_is_ctrl1 __AT (0x40006104);



// --------------------  Field Item: io_mux_ctrl_io_mux_is_ctrl1_io_is_msb  -----------------------
// SVD Line: 14674

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl1_io_is_msb
//    <name> io_is_msb </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40006104) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((io_mux_ctrl_io_mux_is_ctrl1 >> 0) & 0x3FF), ((io_mux_ctrl_io_mux_is_ctrl1 = (io_mux_ctrl_io_mux_is_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_is_ctrl1  --------------------------
// SVD Line: 14665

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl1
//    <name> io_mux_is_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006104) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_is_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_is_ctrl1 = (io_mux_ctrl_io_mux_is_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl1_io_is_msb </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_dr_ctrl0  -----------------------
// SVD Line: 14682

unsigned int io_mux_ctrl_io_mux_dr_ctrl0 __AT (0x40006108);



// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io0_dr  -------------------------
// SVD Line: 14691

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io0_dr
//    <name> io0_dr </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 0) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io1_dr  -------------------------
// SVD Line: 14697

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io1_dr
//    <name> io1_dr </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 2) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io2_dr  -------------------------
// SVD Line: 14703

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io2_dr
//    <name> io2_dr </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 4) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io3_dr  -------------------------
// SVD Line: 14709

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io3_dr
//    <name> io3_dr </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 6) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io4_dr  -------------------------
// SVD Line: 14715

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io4_dr
//    <name> io4_dr </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 8) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io5_dr  -------------------------
// SVD Line: 14721

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io5_dr
//    <name> io5_dr </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 10) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io6_dr  -------------------------
// SVD Line: 14727

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io6_dr
//    <name> io6_dr </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 12) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io7_dr  -------------------------
// SVD Line: 14733

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io7_dr
//    <name> io7_dr </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 14) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io8_dr  -------------------------
// SVD Line: 14739

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io8_dr
//    <name> io8_dr </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 16) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io9_dr  -------------------------
// SVD Line: 14745

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io9_dr
//    <name> io9_dr </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 18) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io10_dr  ------------------------
// SVD Line: 14751

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io10_dr
//    <name> io10_dr </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 20) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io11_dr  ------------------------
// SVD Line: 14757

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io11_dr
//    <name> io11_dr </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 22) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io12_dr  ------------------------
// SVD Line: 14763

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io12_dr
//    <name> io12_dr </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 24) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io13_dr  ------------------------
// SVD Line: 14769

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io13_dr
//    <name> io13_dr </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 26) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io14_dr  ------------------------
// SVD Line: 14775

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io14_dr
//    <name> io14_dr </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 28) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io15_dr  ------------------------
// SVD Line: 14781

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io15_dr
//    <name> io15_dr </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 30) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_dr_ctrl0  --------------------------
// SVD Line: 14682

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl0
//    <name> io_mux_dr_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006108) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io0_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io1_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io2_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io3_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io4_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io5_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io6_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io7_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io8_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io9_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io10_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io11_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io12_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io13_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io14_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io15_dr </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_dr_ctrl1  -----------------------
// SVD Line: 14789

unsigned int io_mux_ctrl_io_mux_dr_ctrl1 __AT (0x4000610C);



// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io16_dr  ------------------------
// SVD Line: 14798

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io16_dr
//    <name> io16_dr </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 0) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io17_dr  ------------------------
// SVD Line: 14804

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io17_dr
//    <name> io17_dr </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 2) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io18_dr  ------------------------
// SVD Line: 14810

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io18_dr
//    <name> io18_dr </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 4) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io19_dr  ------------------------
// SVD Line: 14816

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io19_dr
//    <name> io19_dr </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 6) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io20_dr  ------------------------
// SVD Line: 14822

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io20_dr
//    <name> io20_dr </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 8) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io21_dr  ------------------------
// SVD Line: 14828

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io21_dr
//    <name> io21_dr </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 10) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io22_dr  ------------------------
// SVD Line: 14834

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io22_dr
//    <name> io22_dr </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 12) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io23_dr  ------------------------
// SVD Line: 14840

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io23_dr
//    <name> io23_dr </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 14) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io24_dr  ------------------------
// SVD Line: 14846

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io24_dr
//    <name> io24_dr </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 16) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io25_dr  ------------------------
// SVD Line: 14852

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io25_dr
//    <name> io25_dr </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 18) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io26_dr  ------------------------
// SVD Line: 14858

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io26_dr
//    <name> io26_dr </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 20) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io27_dr  ------------------------
// SVD Line: 14864

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io27_dr
//    <name> io27_dr </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 22) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io28_dr  ------------------------
// SVD Line: 14870

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io28_dr
//    <name> io28_dr </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 24) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io29_dr  ------------------------
// SVD Line: 14876

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io29_dr
//    <name> io29_dr </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 26) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io30_dr  ------------------------
// SVD Line: 14882

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io30_dr
//    <name> io30_dr </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 28) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io31_dr  ------------------------
// SVD Line: 14888

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io31_dr
//    <name> io31_dr </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 30) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_dr_ctrl1  --------------------------
// SVD Line: 14789

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl1
//    <name> io_mux_dr_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000610C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io16_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io17_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io18_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io19_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io20_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io21_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io22_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io23_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io24_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io25_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io26_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io27_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io28_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io29_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io30_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io31_dr </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_dr_ctrl2  -----------------------
// SVD Line: 14896

unsigned int io_mux_ctrl_io_mux_dr_ctrl2 __AT (0x40006110);



// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io32_dr  ------------------------
// SVD Line: 14905

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io32_dr
//    <name> io32_dr </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 0) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io33_dr  ------------------------
// SVD Line: 14911

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io33_dr
//    <name> io33_dr </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 2) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io34_dr  ------------------------
// SVD Line: 14917

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io34_dr
//    <name> io34_dr </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 4) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io35_dr  ------------------------
// SVD Line: 14923

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io35_dr
//    <name> io35_dr </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 6) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io36_dr  ------------------------
// SVD Line: 14929

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io36_dr
//    <name> io36_dr </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 8) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io37_dr  ------------------------
// SVD Line: 14935

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io37_dr
//    <name> io37_dr </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 10) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io38_dr  ------------------------
// SVD Line: 14941

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io38_dr
//    <name> io38_dr </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 12) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io39_dr  ------------------------
// SVD Line: 14947

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io39_dr
//    <name> io39_dr </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 14) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io40_dr  ------------------------
// SVD Line: 14953

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io40_dr
//    <name> io40_dr </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 16) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io41_dr  ------------------------
// SVD Line: 14959

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io41_dr
//    <name> io41_dr </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 18) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_dr_ctrl2  --------------------------
// SVD Line: 14896

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl2
//    <name> io_mux_dr_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006110) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io32_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io33_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io34_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io35_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io36_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io37_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io38_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io39_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io40_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io41_dr </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_spiflash_cfg0  ----------------------
// SVD Line: 14967

unsigned int io_mux_ctrl_io_spiflash_cfg0 __AT (0x40006114);



// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg0_spi_clk_is  ----------------------
// SVD Line: 14976

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_is
//    <name> spi_clk_is </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40006114) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_spiflash_cfg0 ) </loc>
//      <o.0..0> spi_clk_is
//    </check>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg0_spi_clk_dr  ----------------------
// SVD Line: 14982

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_dr
//    <name> spi_clk_dr </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x40006114) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_spiflash_cfg0 >> 1) & 0x7), ((io_mux_ctrl_io_spiflash_cfg0 = (io_mux_ctrl_io_spiflash_cfg0 & ~(0x7UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg0_spi_clk_ps  ----------------------
// SVD Line: 14988

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_ps
//    <name> spi_clk_ps </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40006114) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_spiflash_cfg0 ) </loc>
//      <o.4..4> spi_clk_ps
//    </check>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg0_spi_clk_pe  ----------------------
// SVD Line: 14994

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_pe
//    <name> spi_clk_pe </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40006114) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_spiflash_cfg0 >> 5) & 0x3), ((io_mux_ctrl_io_spiflash_cfg0 = (io_mux_ctrl_io_spiflash_cfg0 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_spiflash_cfg0  --------------------------
// SVD Line: 14967

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg0
//    <name> io_spiflash_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006114) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_spiflash_cfg0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_spiflash_cfg0 = (io_mux_ctrl_io_spiflash_cfg0 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_is </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_ps </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_pe </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_spiflash_cfg1  ----------------------
// SVD Line: 15002

unsigned int io_mux_ctrl_io_spiflash_cfg1 __AT (0x40006118);



// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg1_spi_so0_is  ----------------------
// SVD Line: 15011

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_is
//    <name> spi_so0_is </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40006118) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_spiflash_cfg1 ) </loc>
//      <o.0..0> spi_so0_is
//    </check>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg1_spi_so0_dr  ----------------------
// SVD Line: 15017

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_dr
//    <name> spi_so0_dr </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x40006118) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_spiflash_cfg1 >> 1) & 0x7), ((io_mux_ctrl_io_spiflash_cfg1 = (io_mux_ctrl_io_spiflash_cfg1 & ~(0x7UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg1_spi_so0_ps  ----------------------
// SVD Line: 15023

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_ps
//    <name> spi_so0_ps </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40006118) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_spiflash_cfg1 ) </loc>
//      <o.4..4> spi_so0_ps
//    </check>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg1_spi_so0_pe  ----------------------
// SVD Line: 15029

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_pe
//    <name> spi_so0_pe </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40006118) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_spiflash_cfg1 >> 5) & 0x3), ((io_mux_ctrl_io_spiflash_cfg1 = (io_mux_ctrl_io_spiflash_cfg1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_spiflash_cfg1  --------------------------
// SVD Line: 15002

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg1
//    <name> io_spiflash_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006118) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_spiflash_cfg1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_spiflash_cfg1 = (io_mux_ctrl_io_spiflash_cfg1 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_is </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_ps </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_pe </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_sys_bond_cfg  -----------------------
// SVD Line: 15037

unsigned int io_mux_ctrl_io_sys_bond_cfg __AT (0x4000611C);



// -------------------  Field Item: io_mux_ctrl_io_sys_bond_cfg_io_bond0_pe  ----------------------
// SVD Line: 15046

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_sys_bond_cfg_io_bond0_pe
//    <name> io_bond0_pe </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000611C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_sys_bond_cfg ) </loc>
//      <o.0..0> io_bond0_pe
//    </check>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_sys_bond_cfg_io_bond1_pe  ----------------------
// SVD Line: 15052

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_sys_bond_cfg_io_bond1_pe
//    <name> io_bond1_pe </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000611C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_sys_bond_cfg ) </loc>
//      <o.1..1> io_bond1_pe
//    </check>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_sys_bond_cfg_io_bond2_pe  ----------------------
// SVD Line: 15058

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_sys_bond_cfg_io_bond2_pe
//    <name> io_bond2_pe </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000611C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_sys_bond_cfg ) </loc>
//      <o.2..2> io_bond2_pe
//    </check>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_sys_bond_cfg  --------------------------
// SVD Line: 15037

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_sys_bond_cfg
//    <name> io_sys_bond_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000611C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_sys_bond_cfg >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_sys_bond_cfg = (io_mux_ctrl_io_sys_bond_cfg & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_sys_bond_cfg_io_bond0_pe </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_sys_bond_cfg_io_bond1_pe </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_sys_bond_cfg_io_bond2_pe </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: io_mux_ctrl  ----------------------------------
// SVD Line: 13813

//  <view> io_mux_ctrl
//    <name> io_mux_ctrl </name>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl2 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl3 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl4 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl5 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl6 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl2 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl3 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl4 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl5 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl6 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl7 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl9 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl10 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl2 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_sys_bond_cfg </item>
//  </view>
//  


// ------------------  Register Item Address: key_scanner_key_scanner_ctrl0  ----------------------
// SVD Line: 15079

unsigned int key_scanner_key_scanner_ctrl0 __AT (0x4000A000);



// ----------------  Field Item: key_scanner_key_scanner_ctrl0_key_scanner_en  --------------------
// SVD Line: 15088

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_key_scanner_en
//    <name> key_scanner_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_scanner_ctrl0 ) </loc>
//      <o.0..0> key_scanner_en
//    </check>
//  </item>
//  


// ------------------  Field Item: key_scanner_key_scanner_ctrl0_en_debounce  ---------------------
// SVD Line: 15094

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_en_debounce
//    <name> en_debounce </name>
//    <rw> 
//    <i> [Bits 20..1] RW (@ 0x4000A000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_scanner_ctrl0 >> 1) & 0xFFFFF), ((key_scanner_key_scanner_ctrl0 = (key_scanner_key_scanner_ctrl0 & ~(0xFFFFFUL << 1 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: key_scanner_key_scanner_ctrl0_debounce_cnt_cfg  -------------------
// SVD Line: 15100

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_debounce_cnt_cfg
//    <name> debounce_cnt_cfg </name>
//    <rw> 
//    <i> [Bits 28..21] RW (@ 0x4000A000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_key_scanner_ctrl0 >> 21) & 0xFF), ((key_scanner_key_scanner_ctrl0 = (key_scanner_key_scanner_ctrl0 & ~(0xFFUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: key_scanner_key_scanner_ctrl0_dma_en  ------------------------
// SVD Line: 15106

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_dma_en
//    <name> dma_en </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_scanner_ctrl0 ) </loc>
//      <o.29..29> dma_en
//    </check>
//  </item>
//  


// ------------------  Field Item: key_scanner_key_scanner_ctrl0_db_clk_sel  ----------------------
// SVD Line: 15112

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_db_clk_sel
//    <name> db_clk_sel </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4000A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_scanner_ctrl0 ) </loc>
//      <o.30..30> db_clk_sel
//    </check>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_scanner_ctrl0  -------------------------
// SVD Line: 15079

//  <rtree> SFDITEM_REG__key_scanner_key_scanner_ctrl0
//    <name> key_scanner_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A000) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_scanner_ctrl0 >> 0) & 0xFFFFFFFF), ((key_scanner_key_scanner_ctrl0 = (key_scanner_key_scanner_ctrl0 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_key_scanner_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_en_debounce </item>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_debounce_cnt_cfg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_dma_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_db_clk_sel </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_scanner_ctrl1  ----------------------
// SVD Line: 15120

unsigned int key_scanner_key_scanner_ctrl1 __AT (0x4000A004);



// ------------------  Field Item: key_scanner_key_scanner_ctrl1_release_cfg  ---------------------
// SVD Line: 15129

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl1_release_cfg
//    <name> release_cfg </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x4000A004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((key_scanner_key_scanner_ctrl1 >> 0) & 0x7FF), ((key_scanner_key_scanner_ctrl1 = (key_scanner_key_scanner_ctrl1 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: key_scanner_key_scanner_ctrl1_scan_itv_cfg  ---------------------
// SVD Line: 15135

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl1_scan_itv_cfg
//    <name> scan_itv_cfg </name>
//    <rw> 
//    <i> [Bits 26..11] RW (@ 0x4000A004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((key_scanner_key_scanner_ctrl1 >> 11) & 0xFFFF), ((key_scanner_key_scanner_ctrl1 = (key_scanner_key_scanner_ctrl1 & ~(0xFFFFUL << 11 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_scanner_ctrl1  -------------------------
// SVD Line: 15120

//  <rtree> SFDITEM_REG__key_scanner_key_scanner_ctrl1
//    <name> key_scanner_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A004) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_scanner_ctrl1 >> 0) & 0xFFFFFFFF), ((key_scanner_key_scanner_ctrl1 = (key_scanner_key_scanner_ctrl1 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl1_release_cfg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl1_scan_itv_cfg </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_row_mask_ctrl  ----------------------
// SVD Line: 15143

unsigned int key_scanner_key_row_mask_ctrl __AT (0x4000A008);



// -----------------  Field Item: key_scanner_key_row_mask_ctrl_key_mask_row  ---------------------
// SVD Line: 15152

//  <item> SFDITEM_FIELD__key_scanner_key_row_mask_ctrl_key_mask_row
//    <name> key_mask_row </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x4000A008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_row_mask_ctrl >> 0) & 0xFFFFF), ((key_scanner_key_row_mask_ctrl = (key_scanner_key_row_mask_ctrl & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_row_mask_ctrl  -------------------------
// SVD Line: 15143

//  <rtree> SFDITEM_REG__key_scanner_key_row_mask_ctrl
//    <name> key_row_mask_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A008) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_row_mask_ctrl >> 0) & 0xFFFFFFFF), ((key_scanner_key_row_mask_ctrl = (key_scanner_key_row_mask_ctrl & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_row_mask_ctrl_key_mask_row </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_col_mask_ctrl  ----------------------
// SVD Line: 15160

unsigned int key_scanner_key_col_mask_ctrl __AT (0x4000A00C);



// -----------------  Field Item: key_scanner_key_col_mask_ctrl_key_mask_col  ---------------------
// SVD Line: 15169

//  <item> SFDITEM_FIELD__key_scanner_key_col_mask_ctrl_key_mask_col
//    <name> key_mask_col </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x4000A00C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_col_mask_ctrl >> 0) & 0xFFFFF), ((key_scanner_key_col_mask_ctrl = (key_scanner_key_col_mask_ctrl & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_col_mask_ctrl  -------------------------
// SVD Line: 15160

//  <rtree> SFDITEM_REG__key_scanner_key_col_mask_ctrl
//    <name> key_col_mask_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A00C) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_col_mask_ctrl >> 0) & 0xFFFFFFFF), ((key_scanner_key_col_mask_ctrl = (key_scanner_key_col_mask_ctrl & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_col_mask_ctrl_key_mask_col </item>
//  </rtree>
//  


// ----------------------  Register Item Address: key_scanner_key_int_en  -------------------------
// SVD Line: 15177

unsigned int key_scanner_key_int_en __AT (0x4000A010);



// ---------------------  Field Item: key_scanner_key_int_en_int_trig_en  -------------------------
// SVD Line: 15186

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_int_trig_en
//    <name> int_trig_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.0..0> int_trig_en
//    </check>
//  </item>
//  


// -------------------  Field Item: key_scanner_key_int_en_int_fifo_full_en  ----------------------
// SVD Line: 15192

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_full_en
//    <name> int_fifo_full_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.1..1> int_fifo_full_en
//    </check>
//  </item>
//  


// ------------------  Field Item: key_scanner_key_int_en_int_fifo_empty_en  ----------------------
// SVD Line: 15198

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_empty_en
//    <name> int_fifo_empty_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.2..2> int_fifo_empty_en
//    </check>
//  </item>
//  


// -----------------  Field Item: key_scanner_key_int_en_int_fifo_halffull_en  --------------------
// SVD Line: 15204

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_halffull_en
//    <name> int_fifo_halffull_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.3..3> int_fifo_halffull_en
//    </check>
//  </item>
//  


// ---------------------  Field Item: key_scanner_key_int_en_fifo_clr_reg  ------------------------
// SVD Line: 15210

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_fifo_clr_reg
//    <name> fifo_clr_reg </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.4..4> fifo_clr_reg
//    </check>
//  </item>
//  


// ---------------------  Field Item: key_scanner_key_int_en_clr_int_loop  ------------------------
// SVD Line: 15216

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_clr_int_loop
//    <name> clr_int_loop </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.5..5> clr_int_loop
//    </check>
//  </item>
//  


// ---------------------  Field Item: key_scanner_key_int_en_int_loop_en  -------------------------
// SVD Line: 15222

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_int_loop_en
//    <name> int_loop_en </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.6..6> int_loop_en
//    </check>
//  </item>
//  


// -------------------------  Register RTree: key_scanner_key_int_en  -----------------------------
// SVD Line: 15177

//  <rtree> SFDITEM_REG__key_scanner_key_int_en
//    <name> key_int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A010) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_int_en >> 0) & 0xFFFFFFFF), ((key_scanner_key_int_en = (key_scanner_key_int_en & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_int_trig_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_full_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_empty_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_halffull_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_fifo_clr_reg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_clr_int_loop </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_int_loop_en </item>
//  </rtree>
//  


// -----------------------  Register Item Address: key_scanner_key_int  ---------------------------
// SVD Line: 15230

unsigned int key_scanner_key_int __AT (0x4000A014);



// ------------------------  Field Item: key_scanner_key_int_int_trig  ----------------------------
// SVD Line: 15239

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_trig
//    <name> int_trig </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.0..0> int_trig
//    </check>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_int_int_fifo_full  -------------------------
// SVD Line: 15245

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_full
//    <name> int_fifo_full </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.1..1> int_fifo_full
//    </check>
//  </item>
//  


// ---------------------  Field Item: key_scanner_key_int_int_fifo_empty  -------------------------
// SVD Line: 15251

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_empty
//    <name> int_fifo_empty </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.2..2> int_fifo_empty
//    </check>
//  </item>
//  


// --------------------  Field Item: key_scanner_key_int_int_fifo_halffull  -----------------------
// SVD Line: 15257

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_halffull
//    <name> int_fifo_halffull </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.3..3> int_fifo_halffull
//    </check>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_int_int_trig_raw  --------------------------
// SVD Line: 15263

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_trig_raw
//    <name> int_trig_raw </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.4..4> int_trig_raw
//    </check>
//  </item>
//  


// --------------------  Field Item: key_scanner_key_int_int_fifo_full_raw  -----------------------
// SVD Line: 15269

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_full_raw
//    <name> int_fifo_full_raw </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.5..5> int_fifo_full_raw
//    </check>
//  </item>
//  


// -------------------  Field Item: key_scanner_key_int_int_fifo_empty_raw  -----------------------
// SVD Line: 15275

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_empty_raw
//    <name> int_fifo_empty_raw </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.6..6> int_fifo_empty_raw
//    </check>
//  </item>
//  


// ------------------  Field Item: key_scanner_key_int_int_fifo_halffull_raw  ---------------------
// SVD Line: 15281

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_halffull_raw
//    <name> int_fifo_halffull_raw </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.7..7> int_fifo_halffull_raw
//    </check>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_int_int_loop_cnt  --------------------------
// SVD Line: 15287

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_loop_cnt
//    <name> int_loop_cnt </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.8..8> int_loop_cnt
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: key_scanner_key_int  ------------------------------
// SVD Line: 15230

//  <rtree> SFDITEM_REG__key_scanner_key_int
//    <name> key_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A014) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_int >> 0) & 0xFFFFFFFF), ((key_scanner_key_int = (key_scanner_key_int & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_trig </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_full </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_empty </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_halffull </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_trig_raw </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_full_raw </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_empty_raw </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_halffull_raw </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_loop_cnt </item>
//  </rtree>
//  


// ---------------------  Register Item Address: key_scanner_fifo_status  -------------------------
// SVD Line: 15295

unsigned int key_scanner_fifo_status __AT (0x4000A018);



// ----------------------  Field Item: key_scanner_fifo_status_fifo_cnt  --------------------------
// SVD Line: 15304

//  <item> SFDITEM_FIELD__key_scanner_fifo_status_fifo_cnt
//    <name> fifo_cnt </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4000A018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_fifo_status >> 0) & 0x3F), ((key_scanner_fifo_status = (key_scanner_fifo_status & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: key_scanner_fifo_status_key_scanner_busy  ----------------------
// SVD Line: 15310

//  <item> SFDITEM_FIELD__key_scanner_fifo_status_key_scanner_busy
//    <name> key_scanner_busy </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000A018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_fifo_status ) </loc>
//      <o.6..6> key_scanner_busy
//    </check>
//  </item>
//  


// ----------------------  Field Item: key_scanner_fifo_status_cnt_loop  --------------------------
// SVD Line: 15316

//  <item> SFDITEM_FIELD__key_scanner_fifo_status_cnt_loop
//    <name> cnt_loop </name>
//    <rw> 
//    <i> [Bits 9..7] RW (@ 0x4000A018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_fifo_status >> 7) & 0x7), ((key_scanner_fifo_status = (key_scanner_fifo_status & ~(0x7UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: key_scanner_fifo_status  ----------------------------
// SVD Line: 15295

//  <rtree> SFDITEM_REG__key_scanner_fifo_status
//    <name> fifo_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A018) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_fifo_status >> 0) & 0xFFFFFFFF), ((key_scanner_fifo_status = (key_scanner_fifo_status & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_fifo_status_fifo_cnt </item>
//    <item> SFDITEM_FIELD__key_scanner_fifo_status_key_scanner_busy </item>
//    <item> SFDITEM_FIELD__key_scanner_fifo_status_cnt_loop </item>
//  </rtree>
//  


// -----------------------  Register Item Address: key_scanner_key_data  --------------------------
// SVD Line: 15324

unsigned int key_scanner_key_data __AT (0x4000A01C);



// ------------------------  Field Item: key_scanner_key_data_key_data  ---------------------------
// SVD Line: 15333

//  <item> SFDITEM_FIELD__key_scanner_key_data_key_data
//    <name> key_data </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x4000A01C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((key_scanner_key_data >> 0) & 0x7FF), ((key_scanner_key_data = (key_scanner_key_data & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: key_scanner_key_data  ------------------------------
// SVD Line: 15324

//  <rtree> SFDITEM_REG__key_scanner_key_data
//    <name> key_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A01C) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_data >> 0) & 0xFFFFFFFF), ((key_scanner_key_data = (key_scanner_key_data & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_data_key_data </item>
//  </rtree>
//  


// -----------------------  Register Item Address: key_scanner_key_trig  --------------------------
// SVD Line: 15341

unsigned int key_scanner_key_trig __AT (0x4000A020);



// ----------------------  Field Item: key_scanner_key_trig_int_trig_cfg  -------------------------
// SVD Line: 15350

//  <item> SFDITEM_FIELD__key_scanner_key_trig_int_trig_cfg
//    <name> int_trig_cfg </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4000A020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_key_trig >> 0) & 0x1F), ((key_scanner_key_trig = (key_scanner_key_trig & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_trig_dma_trig_cfg  -------------------------
// SVD Line: 15356

//  <item> SFDITEM_FIELD__key_scanner_key_trig_dma_trig_cfg
//    <name> dma_trig_cfg </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x4000A020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_key_trig >> 5) & 0x1F), ((key_scanner_key_trig = (key_scanner_key_trig & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_trig_int_loop_cfg  -------------------------
// SVD Line: 15362

//  <item> SFDITEM_FIELD__key_scanner_key_trig_int_loop_cfg
//    <name> int_loop_cfg </name>
//    <rw> 
//    <i> [Bits 12..10] RW (@ 0x4000A020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_key_trig >> 10) & 0x7), ((key_scanner_key_trig = (key_scanner_key_trig & ~(0x7UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: key_scanner_key_trig  ------------------------------
// SVD Line: 15341

//  <rtree> SFDITEM_REG__key_scanner_key_trig
//    <name> key_trig </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A020) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_trig >> 0) & 0xFFFFFFFF), ((key_scanner_key_trig = (key_scanner_key_trig & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_trig_int_trig_cfg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_trig_dma_trig_cfg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_trig_int_loop_cfg </item>
//  </rtree>
//  


// ---------------------  Register Item Address: key_scanner_key_err_cfg  -------------------------
// SVD Line: 15370

unsigned int key_scanner_key_err_cfg __AT (0x4000A024);



// ---------------------  Field Item: key_scanner_key_err_cfg_fifo_th_cfg  ------------------------
// SVD Line: 15379

//  <item> SFDITEM_FIELD__key_scanner_key_err_cfg_fifo_th_cfg
//    <name> fifo_th_cfg </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4000A024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_key_err_cfg >> 0) & 0x1F), ((key_scanner_key_err_cfg = (key_scanner_key_err_cfg & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: key_scanner_key_err_cfg_err_en  ---------------------------
// SVD Line: 15385

//  <item> SFDITEM_FIELD__key_scanner_key_err_cfg_err_en
//    <name> err_en </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000A024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_err_cfg ) </loc>
//      <o.5..5> err_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_err_cfg_err_flag  --------------------------
// SVD Line: 15391

//  <item> SFDITEM_FIELD__key_scanner_key_err_cfg_err_flag
//    <name> err_flag </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000A024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_err_cfg ) </loc>
//      <o.6..6> err_flag
//    </check>
//  </item>
//  


// -------------------------  Register RTree: key_scanner_key_err_cfg  ----------------------------
// SVD Line: 15370

//  <rtree> SFDITEM_REG__key_scanner_key_err_cfg
//    <name> key_err_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A024) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_err_cfg >> 0) & 0xFFFFFFFF), ((key_scanner_key_err_cfg = (key_scanner_key_err_cfg & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_err_cfg_fifo_th_cfg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_err_cfg_err_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_err_cfg_err_flag </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: key_scanner  ----------------------------------
// SVD Line: 15068

//  <view> key_scanner
//    <name> key_scanner </name>
//    <item> SFDITEM_REG__key_scanner_key_scanner_ctrl0 </item>
//    <item> SFDITEM_REG__key_scanner_key_scanner_ctrl1 </item>
//    <item> SFDITEM_REG__key_scanner_key_row_mask_ctrl </item>
//    <item> SFDITEM_REG__key_scanner_key_col_mask_ctrl </item>
//    <item> SFDITEM_REG__key_scanner_key_int_en </item>
//    <item> SFDITEM_REG__key_scanner_key_int </item>
//    <item> SFDITEM_REG__key_scanner_fifo_status </item>
//    <item> SFDITEM_REG__key_scanner_key_data </item>
//    <item> SFDITEM_REG__key_scanner_key_trig </item>
//    <item> SFDITEM_REG__key_scanner_key_err_cfg </item>
//  </view>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl0  ----------------------------
// SVD Line: 15412

unsigned int pwm_c0_pwm_ctrl0 __AT (0x40005000);



// ---------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_msk  ------------------------------
// SVD Line: 15421

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_msk
//    <name> c0_msk </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 0) & 0x3), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_haltctrl_en  --------------------------
// SVD Line: 15427

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_haltctrl_en
//    <name> c0_haltctrl_en </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 2) & 0x3), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_haltctrl_cfg  --------------------------
// SVD Line: 15433

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_haltctrl_cfg
//    <name> c0_haltctrl_cfg </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 4) & 0x3), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_enable_pwm  ---------------------------
// SVD Line: 15439

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_enable_pwm
//    <name> c0_enable_pwm </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.6..6> c0_enable_pwm
//    </check>
//  </item>
//  


// --------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_mode  ------------------------------
// SVD Line: 15445

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_mode
//    <name> c0_mode </name>
//    <rw> 
//    <i> [Bits 9..7] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 7) & 0x7), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x7UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_inv_en  -----------------------------
// SVD Line: 15451

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_inv_en
//    <name> c0_inv_en </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 10) & 0x3), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_trig_cfg  -------------------------
// SVD Line: 15457

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_trig_cfg
//    <name> c0_fifo_trig_cfg </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 12) & 0x7), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_clr  ----------------------------
// SVD Line: 15463

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_clr
//    <name> c0_fifo_clr </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.15..15> c0_fifo_clr
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_empty_en  -------------------------
// SVD Line: 15469

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_empty_en
//    <name> c0_fifo_empty_en </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.16..16> c0_fifo_empty_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_full_en  --------------------------
// SVD Line: 15475

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_full_en
//    <name> c0_fifo_full_en </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.17..17> c0_fifo_full_en
//    </check>
//  </item>
//  


// --------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_halffull_en  ------------------------
// SVD Line: 15481

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_halffull_en
//    <name> c0_fifo_halffull_en </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.18..18> c0_fifo_halffull_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_trig_en  --------------------------
// SVD Line: 15487

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_trig_en
//    <name> c0_fifo_trig_en </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.19..19> c0_fifo_trig_en
//    </check>
//  </item>
//  


// -------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_dma_en  -----------------------------
// SVD Line: 15493

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_dma_en
//    <name> c0_dma_en </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.20..20> c0_dma_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_dma_trig_cfg  --------------------------
// SVD Line: 15499

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_dma_trig_cfg
//    <name> c0_dma_trig_cfg </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 21) & 0x7), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl0  --------------------------------
// SVD Line: 15412

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl0
//    <name> c0_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005000) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_msk </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_haltctrl_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_haltctrl_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_enable_pwm </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_mode </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_inv_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_trig_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_clr </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_empty_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_full_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_halffull_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_trig_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_dma_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_dma_trig_cfg </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl1  ----------------------------
// SVD Line: 15507

unsigned int pwm_c0_pwm_ctrl1 __AT (0x40005004);



// -----------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_empty  ---------------------------
// SVD Line: 15516

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_empty
//    <name> c0_fifo_empty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl1 ) </loc>
//      <o.0..0> c0_fifo_empty
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_full  ---------------------------
// SVD Line: 15522

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_full
//    <name> c0_fifo_full </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl1 ) </loc>
//      <o.1..1> c0_fifo_full
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_halffull  -------------------------
// SVD Line: 15528

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_halffull
//    <name> c0_fifo_halffull </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl1 ) </loc>
//      <o.2..2> c0_fifo_halffull
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_trig  ---------------------------
// SVD Line: 15534

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_trig
//    <name> c0_fifo_trig </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl1 ) </loc>
//      <o.3..3> c0_fifo_trig
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_cnt  ----------------------------
// SVD Line: 15540

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_cnt
//    <name> c0_fifo_cnt </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40005004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl1 >> 4) & 0x7), ((pwm_c0_pwm_ctrl1 = (pwm_c0_pwm_ctrl1 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_wr_st  ---------------------------
// SVD Line: 15546

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_wr_st
//    <name> c0_fifo_wr_st </name>
//    <rw> 
//    <i> [Bits 8..7] RW (@ 0x40005004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl1 >> 7) & 0x3), ((pwm_c0_pwm_ctrl1 = (pwm_c0_pwm_ctrl1 & ~(0x3UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl1  --------------------------------
// SVD Line: 15507

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl1
//    <name> c0_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005004) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl1 = (pwm_c0_pwm_ctrl1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_empty </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_full </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_halffull </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_trig </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_cnt </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_wr_st </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl2  ----------------------------
// SVD Line: 15554

unsigned int pwm_c0_pwm_ctrl2 __AT (0x40005010);



// -------------------------  Field Item: pwm_c0_pwm_ctrl2_c0_pera_th  ----------------------------
// SVD Line: 15563

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl2_c0_pera_th
//    <name> c0_pera_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl2 >> 0) & 0xFFFFF), ((pwm_c0_pwm_ctrl2 = (pwm_c0_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl2  --------------------------------
// SVD Line: 15554

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl2
//    <name> c0_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005010) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl2 = (pwm_c0_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl2_c0_pera_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl3  ----------------------------
// SVD Line: 15571

unsigned int pwm_c0_pwm_ctrl3 __AT (0x40005014);



// -------------------------  Field Item: pwm_c0_pwm_ctrl3_c0_high_th  ----------------------------
// SVD Line: 15580

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl3_c0_high_th
//    <name> c0_high_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl3 >> 0) & 0xFFFFF), ((pwm_c0_pwm_ctrl3 = (pwm_c0_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl3  --------------------------------
// SVD Line: 15571

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl3
//    <name> c0_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005014) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl3 = (pwm_c0_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl3_c0_high_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl4  ----------------------------
// SVD Line: 15588

unsigned int pwm_c0_pwm_ctrl4 __AT (0x40005018);



// ------------------------  Field Item: pwm_c0_pwm_ctrl4_c0_dzone_th  ----------------------------
// SVD Line: 15597

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl4_c0_dzone_th
//    <name> c0_dzone_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl4 >> 0) & 0xFFFFF), ((pwm_c0_pwm_ctrl4 = (pwm_c0_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl4  --------------------------------
// SVD Line: 15588

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl4
//    <name> c0_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005018) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl4 = (pwm_c0_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl4_c0_dzone_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl5  ----------------------------
// SVD Line: 15605

unsigned int pwm_c0_pwm_ctrl5 __AT (0x4000501C);



// ------------------------  Field Item: pwm_c0_pwm_ctrl5_c0_dma_data  ----------------------------
// SVD Line: 15614

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl5_c0_dma_data
//    <name> c0_dma_data </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x4000501C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl5 >> 0) & 0xFFFFF), ((pwm_c0_pwm_ctrl5 = (pwm_c0_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl5  --------------------------------
// SVD Line: 15605

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl5
//    <name> c0_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000501C) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl5 = (pwm_c0_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl5_c0_dma_data </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl0  ----------------------------
// SVD Line: 15622

unsigned int pwm_c1_pwm_ctrl0 __AT (0x40005020);



// ---------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_msk  ------------------------------
// SVD Line: 15631

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_msk
//    <name> c1_msk </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 0) & 0x3), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_haltctrl_en  --------------------------
// SVD Line: 15637

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_haltctrl_en
//    <name> c1_haltctrl_en </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 2) & 0x3), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_haltctrl_cfg  --------------------------
// SVD Line: 15643

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_haltctrl_cfg
//    <name> c1_haltctrl_cfg </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 4) & 0x3), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_enable_pwm  ---------------------------
// SVD Line: 15649

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_enable_pwm
//    <name> c1_enable_pwm </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.6..6> c1_enable_pwm
//    </check>
//  </item>
//  


// --------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_mode  ------------------------------
// SVD Line: 15655

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_mode
//    <name> c1_mode </name>
//    <rw> 
//    <i> [Bits 9..7] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 7) & 0x7), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x7UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_inv_en  -----------------------------
// SVD Line: 15661

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_inv_en
//    <name> c1_inv_en </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 10) & 0x3), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_trig_cfg  -------------------------
// SVD Line: 15667

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_trig_cfg
//    <name> c1_fifo_trig_cfg </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 12) & 0x7), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_clr  ----------------------------
// SVD Line: 15673

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_clr
//    <name> c1_fifo_clr </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.15..15> c1_fifo_clr
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_empty_en  -------------------------
// SVD Line: 15679

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_empty_en
//    <name> c1_fifo_empty_en </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.16..16> c1_fifo_empty_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_full_en  --------------------------
// SVD Line: 15685

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_full_en
//    <name> c1_fifo_full_en </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.17..17> c1_fifo_full_en
//    </check>
//  </item>
//  


// --------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_halffull_en  ------------------------
// SVD Line: 15691

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_halffull_en
//    <name> c1_fifo_halffull_en </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.18..18> c1_fifo_halffull_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_trig_en  --------------------------
// SVD Line: 15697

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_trig_en
//    <name> c1_fifo_trig_en </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.19..19> c1_fifo_trig_en
//    </check>
//  </item>
//  


// -------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_dma_en  -----------------------------
// SVD Line: 15703

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_dma_en
//    <name> c1_dma_en </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.20..20> c1_dma_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_dma_trig_cfg  --------------------------
// SVD Line: 15709

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_dma_trig_cfg
//    <name> c1_dma_trig_cfg </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 21) & 0x7), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl0  --------------------------------
// SVD Line: 15622

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl0
//    <name> c1_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005020) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_msk </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_haltctrl_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_haltctrl_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_enable_pwm </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_mode </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_inv_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_trig_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_clr </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_empty_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_full_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_halffull_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_trig_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_dma_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_dma_trig_cfg </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl1  ----------------------------
// SVD Line: 15717

unsigned int pwm_c1_pwm_ctrl1 __AT (0x40005024);



// -----------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_empty  ---------------------------
// SVD Line: 15726

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_empty
//    <name> c1_fifo_empty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl1 ) </loc>
//      <o.0..0> c1_fifo_empty
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_full  ---------------------------
// SVD Line: 15732

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_full
//    <name> c1_fifo_full </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl1 ) </loc>
//      <o.1..1> c1_fifo_full
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_halffull  -------------------------
// SVD Line: 15738

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_halffull
//    <name> c1_fifo_halffull </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl1 ) </loc>
//      <o.2..2> c1_fifo_halffull
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_trig  ---------------------------
// SVD Line: 15744

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_trig
//    <name> c1_fifo_trig </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl1 ) </loc>
//      <o.3..3> c1_fifo_trig
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_cnt  ----------------------------
// SVD Line: 15750

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_cnt
//    <name> c1_fifo_cnt </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40005024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl1 >> 4) & 0x7), ((pwm_c1_pwm_ctrl1 = (pwm_c1_pwm_ctrl1 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_wr_st  ---------------------------
// SVD Line: 15756

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_wr_st
//    <name> c1_fifo_wr_st </name>
//    <rw> 
//    <i> [Bits 8..7] RW (@ 0x40005024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl1 >> 7) & 0x3), ((pwm_c1_pwm_ctrl1 = (pwm_c1_pwm_ctrl1 & ~(0x3UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl1  --------------------------------
// SVD Line: 15717

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl1
//    <name> c1_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005024) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl1 = (pwm_c1_pwm_ctrl1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_empty </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_full </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_halffull </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_trig </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_cnt </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_wr_st </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl2  ----------------------------
// SVD Line: 15764

unsigned int pwm_c1_pwm_ctrl2 __AT (0x40005030);



// -------------------------  Field Item: pwm_c1_pwm_ctrl2_c1_pera_th  ----------------------------
// SVD Line: 15773

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl2_c1_pera_th
//    <name> c1_pera_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl2 >> 0) & 0xFFFFF), ((pwm_c1_pwm_ctrl2 = (pwm_c1_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl2  --------------------------------
// SVD Line: 15764

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl2
//    <name> c1_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005030) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl2 = (pwm_c1_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl2_c1_pera_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl3  ----------------------------
// SVD Line: 15781

unsigned int pwm_c1_pwm_ctrl3 __AT (0x40005034);



// -------------------------  Field Item: pwm_c1_pwm_ctrl3_c1_high_th  ----------------------------
// SVD Line: 15790

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl3_c1_high_th
//    <name> c1_high_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl3 >> 0) & 0xFFFFF), ((pwm_c1_pwm_ctrl3 = (pwm_c1_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl3  --------------------------------
// SVD Line: 15781

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl3
//    <name> c1_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005034) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl3 = (pwm_c1_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl3_c1_high_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl4  ----------------------------
// SVD Line: 15798

unsigned int pwm_c1_pwm_ctrl4 __AT (0x40005038);



// ------------------------  Field Item: pwm_c1_pwm_ctrl4_c1_dzone_th  ----------------------------
// SVD Line: 15807

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl4_c1_dzone_th
//    <name> c1_dzone_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl4 >> 0) & 0xFFFFF), ((pwm_c1_pwm_ctrl4 = (pwm_c1_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl4  --------------------------------
// SVD Line: 15798

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl4
//    <name> c1_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005038) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl4 = (pwm_c1_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl4_c1_dzone_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl5  ----------------------------
// SVD Line: 15815

unsigned int pwm_c1_pwm_ctrl5 __AT (0x4000503C);



// ------------------------  Field Item: pwm_c1_pwm_ctrl5_c1_dma_data  ----------------------------
// SVD Line: 15824

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl5_c1_dma_data
//    <name> c1_dma_data </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x4000503C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl5 >> 0) & 0xFFFFF), ((pwm_c1_pwm_ctrl5 = (pwm_c1_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl5  --------------------------------
// SVD Line: 15815

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl5
//    <name> c1_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000503C) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl5 = (pwm_c1_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl5_c1_dma_data </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl0  ----------------------------
// SVD Line: 15832

unsigned int pwm_c2_pwm_ctrl0 __AT (0x40005040);



// ---------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_msk  ------------------------------
// SVD Line: 15841

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_msk
//    <name> c2_msk </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 0) & 0x3), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_haltctrl_en  --------------------------
// SVD Line: 15847

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_haltctrl_en
//    <name> c2_haltctrl_en </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 2) & 0x3), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_haltctrl_cfg  --------------------------
// SVD Line: 15853

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_haltctrl_cfg
//    <name> c2_haltctrl_cfg </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 4) & 0x3), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_enable_pwm  ---------------------------
// SVD Line: 15859

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_enable_pwm
//    <name> c2_enable_pwm </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.6..6> c2_enable_pwm
//    </check>
//  </item>
//  


// --------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_mode  ------------------------------
// SVD Line: 15865

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_mode
//    <name> c2_mode </name>
//    <rw> 
//    <i> [Bits 9..7] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 7) & 0x7), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x7UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_inv_en  -----------------------------
// SVD Line: 15871

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_inv_en
//    <name> c2_inv_en </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 10) & 0x3), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_trig_cfg  -------------------------
// SVD Line: 15877

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_trig_cfg
//    <name> c2_fifo_trig_cfg </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 12) & 0x7), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_clr  ----------------------------
// SVD Line: 15883

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_clr
//    <name> c2_fifo_clr </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.15..15> c2_fifo_clr
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_empty_en  -------------------------
// SVD Line: 15889

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_empty_en
//    <name> c2_fifo_empty_en </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.16..16> c2_fifo_empty_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_full_en  --------------------------
// SVD Line: 15895

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_full_en
//    <name> c2_fifo_full_en </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.17..17> c2_fifo_full_en
//    </check>
//  </item>
//  


// --------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_halffull_en  ------------------------
// SVD Line: 15901

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_halffull_en
//    <name> c2_fifo_halffull_en </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.18..18> c2_fifo_halffull_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_trig_en  --------------------------
// SVD Line: 15907

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_trig_en
//    <name> c2_fifo_trig_en </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.19..19> c2_fifo_trig_en
//    </check>
//  </item>
//  


// -------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_dma_en  -----------------------------
// SVD Line: 15913

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_dma_en
//    <name> c2_dma_en </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.20..20> c2_dma_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_dma_trig_cfg  --------------------------
// SVD Line: 15919

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_dma_trig_cfg
//    <name> c2_dma_trig_cfg </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 21) & 0x7), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl0  --------------------------------
// SVD Line: 15832

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl0
//    <name> c2_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005040) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_msk </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_haltctrl_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_haltctrl_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_enable_pwm </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_mode </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_inv_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_trig_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_clr </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_empty_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_full_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_halffull_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_trig_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_dma_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_dma_trig_cfg </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl1  ----------------------------
// SVD Line: 15927

unsigned int pwm_c2_pwm_ctrl1 __AT (0x40005044);



// -----------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_empty  ---------------------------
// SVD Line: 15936

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_empty
//    <name> c2_fifo_empty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl1 ) </loc>
//      <o.0..0> c2_fifo_empty
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_full  ---------------------------
// SVD Line: 15942

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_full
//    <name> c2_fifo_full </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl1 ) </loc>
//      <o.1..1> c2_fifo_full
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_halffull  -------------------------
// SVD Line: 15948

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_halffull
//    <name> c2_fifo_halffull </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl1 ) </loc>
//      <o.2..2> c2_fifo_halffull
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_trig  ---------------------------
// SVD Line: 15954

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_trig
//    <name> c2_fifo_trig </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl1 ) </loc>
//      <o.3..3> c2_fifo_trig
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_cnt  ----------------------------
// SVD Line: 15960

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_cnt
//    <name> c2_fifo_cnt </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40005044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl1 >> 4) & 0x7), ((pwm_c2_pwm_ctrl1 = (pwm_c2_pwm_ctrl1 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_wr_st  ---------------------------
// SVD Line: 15966

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_wr_st
//    <name> c2_fifo_wr_st </name>
//    <rw> 
//    <i> [Bits 8..7] RW (@ 0x40005044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl1 >> 7) & 0x3), ((pwm_c2_pwm_ctrl1 = (pwm_c2_pwm_ctrl1 & ~(0x3UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl1  --------------------------------
// SVD Line: 15927

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl1
//    <name> c2_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005044) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl1 = (pwm_c2_pwm_ctrl1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_empty </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_full </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_halffull </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_trig </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_cnt </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_wr_st </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl2  ----------------------------
// SVD Line: 15974

unsigned int pwm_c2_pwm_ctrl2 __AT (0x40005050);



// -------------------------  Field Item: pwm_c2_pwm_ctrl2_c2_pera_th  ----------------------------
// SVD Line: 15983

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl2_c2_pera_th
//    <name> c2_pera_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl2 >> 0) & 0xFFFFF), ((pwm_c2_pwm_ctrl2 = (pwm_c2_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl2  --------------------------------
// SVD Line: 15974

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl2
//    <name> c2_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005050) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl2 = (pwm_c2_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl2_c2_pera_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl3  ----------------------------
// SVD Line: 15991

unsigned int pwm_c2_pwm_ctrl3 __AT (0x40005054);



// -------------------------  Field Item: pwm_c2_pwm_ctrl3_c2_high_th  ----------------------------
// SVD Line: 16000

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl3_c2_high_th
//    <name> c2_high_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl3 >> 0) & 0xFFFFF), ((pwm_c2_pwm_ctrl3 = (pwm_c2_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl3  --------------------------------
// SVD Line: 15991

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl3
//    <name> c2_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005054) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl3 = (pwm_c2_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl3_c2_high_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl4  ----------------------------
// SVD Line: 16008

unsigned int pwm_c2_pwm_ctrl4 __AT (0x40005058);



// ------------------------  Field Item: pwm_c2_pwm_ctrl4_c2_dzone_th  ----------------------------
// SVD Line: 16017

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl4_c2_dzone_th
//    <name> c2_dzone_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl4 >> 0) & 0xFFFFF), ((pwm_c2_pwm_ctrl4 = (pwm_c2_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl4  --------------------------------
// SVD Line: 16008

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl4
//    <name> c2_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005058) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl4 = (pwm_c2_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl4_c2_dzone_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl5  ----------------------------
// SVD Line: 16025

unsigned int pwm_c2_pwm_ctrl5 __AT (0x4000505C);



// ------------------------  Field Item: pwm_c2_pwm_ctrl5_c2_dma_data  ----------------------------
// SVD Line: 16034

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl5_c2_dma_data
//    <name> c2_dma_data </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x4000505C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl5 >> 0) & 0xFFFFF), ((pwm_c2_pwm_ctrl5 = (pwm_c2_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl5  --------------------------------
// SVD Line: 16025

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl5
//    <name> c2_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000505C) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl5 = (pwm_c2_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl5_c2_dma_data </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_cap_ctrl0  ----------------------------
// SVD Line: 16042

unsigned int pwm_c0_cap_ctrl0 __AT (0x40005060);



// ----------------------  Field Item: pwm_c0_cap_ctrl0_c0_p_cap_0_p_en  --------------------------
// SVD Line: 16051

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_0_p_en
//    <name> c0_p_cap_0_p_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_cap_ctrl0 ) </loc>
//      <o.0..0> c0_p_cap_0_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_cap_ctrl0_c0_p_cap_0_n_en  --------------------------
// SVD Line: 16057

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_0_n_en
//    <name> c0_p_cap_0_n_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_cap_ctrl0 ) </loc>
//      <o.1..1> c0_p_cap_0_n_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_cap_ctrl0_c0_p_cap_1_p_en  --------------------------
// SVD Line: 16063

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_1_p_en
//    <name> c0_p_cap_1_p_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_cap_ctrl0 ) </loc>
//      <o.2..2> c0_p_cap_1_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_cap_ctrl0_c0_p_cap_1_n_en  --------------------------
// SVD Line: 16069

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_1_n_en
//    <name> c0_p_cap_1_n_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_cap_ctrl0 ) </loc>
//      <o.3..3> c0_p_cap_1_n_en
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_cap_ctrl0  --------------------------------
// SVD Line: 16042

//  <rtree> SFDITEM_REG__pwm_c0_cap_ctrl0
//    <name> c0_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005060) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c0_cap_ctrl0 = (pwm_c0_cap_ctrl0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_0_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_0_n_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_1_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_1_n_en </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_cap_ctrl1  ----------------------------
// SVD Line: 16077

unsigned int pwm_c0_cap_ctrl1 __AT (0x40005064);



// ------------------------  Field Item: pwm_c0_cap_ctrl1_c0_cap_data  ----------------------------
// SVD Line: 16086

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl1_c0_cap_data
//    <name> c0_cap_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c0_cap_ctrl1 = (pwm_c0_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_cap_ctrl1  --------------------------------
// SVD Line: 16077

//  <rtree> SFDITEM_REG__pwm_c0_cap_ctrl1
//    <name> c0_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005064) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c0_cap_ctrl1 = (pwm_c0_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl1_c0_cap_data </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_cap_ctrl0  ----------------------------
// SVD Line: 16094

unsigned int pwm_c1_cap_ctrl0 __AT (0x40005070);



// ----------------------  Field Item: pwm_c1_cap_ctrl0_c1_p_cap_0_p_en  --------------------------
// SVD Line: 16103

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_0_p_en
//    <name> c1_p_cap_0_p_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005070) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_cap_ctrl0 ) </loc>
//      <o.0..0> c1_p_cap_0_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_cap_ctrl0_c1_p_cap_0_n_en  --------------------------
// SVD Line: 16109

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_0_n_en
//    <name> c1_p_cap_0_n_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005070) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_cap_ctrl0 ) </loc>
//      <o.1..1> c1_p_cap_0_n_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_cap_ctrl0_c1_p_cap_1_p_en  --------------------------
// SVD Line: 16115

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_1_p_en
//    <name> c1_p_cap_1_p_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005070) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_cap_ctrl0 ) </loc>
//      <o.2..2> c1_p_cap_1_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_cap_ctrl0_c1_p_cap_1_n_en  --------------------------
// SVD Line: 16121

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_1_n_en
//    <name> c1_p_cap_1_n_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005070) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_cap_ctrl0 ) </loc>
//      <o.3..3> c1_p_cap_1_n_en
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_cap_ctrl0  --------------------------------
// SVD Line: 16094

//  <rtree> SFDITEM_REG__pwm_c1_cap_ctrl0
//    <name> c1_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005070) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c1_cap_ctrl0 = (pwm_c1_cap_ctrl0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_0_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_0_n_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_1_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_1_n_en </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_cap_ctrl1  ----------------------------
// SVD Line: 16129

unsigned int pwm_c1_cap_ctrl1 __AT (0x40005074);



// ------------------------  Field Item: pwm_c1_cap_ctrl1_c1_cap_data  ----------------------------
// SVD Line: 16138

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl1_c1_cap_data
//    <name> c1_cap_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c1_cap_ctrl1 = (pwm_c1_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_cap_ctrl1  --------------------------------
// SVD Line: 16129

//  <rtree> SFDITEM_REG__pwm_c1_cap_ctrl1
//    <name> c1_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005074) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c1_cap_ctrl1 = (pwm_c1_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl1_c1_cap_data </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_cap_ctrl0  ----------------------------
// SVD Line: 16146

unsigned int pwm_c2_cap_ctrl0 __AT (0x40005080);



// ----------------------  Field Item: pwm_c2_cap_ctrl0_c2_p_cap_0_p_en  --------------------------
// SVD Line: 16155

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_0_p_en
//    <name> c2_p_cap_0_p_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_cap_ctrl0 ) </loc>
//      <o.0..0> c2_p_cap_0_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_cap_ctrl0_c2_p_cap_0_n_en  --------------------------
// SVD Line: 16161

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_0_n_en
//    <name> c2_p_cap_0_n_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_cap_ctrl0 ) </loc>
//      <o.1..1> c2_p_cap_0_n_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_cap_ctrl0_c2_p_cap_1_p_en  --------------------------
// SVD Line: 16167

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_1_p_en
//    <name> c2_p_cap_1_p_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_cap_ctrl0 ) </loc>
//      <o.2..2> c2_p_cap_1_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_cap_ctrl0_c2_p_cap_1_n_en  --------------------------
// SVD Line: 16173

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_1_n_en
//    <name> c2_p_cap_1_n_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_cap_ctrl0 ) </loc>
//      <o.3..3> c2_p_cap_1_n_en
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_cap_ctrl0  --------------------------------
// SVD Line: 16146

//  <rtree> SFDITEM_REG__pwm_c2_cap_ctrl0
//    <name> c2_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005080) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c2_cap_ctrl0 = (pwm_c2_cap_ctrl0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_0_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_0_n_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_1_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_1_n_en </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_cap_ctrl1  ----------------------------
// SVD Line: 16181

unsigned int pwm_c2_cap_ctrl1 __AT (0x40005084);



// ------------------------  Field Item: pwm_c2_cap_ctrl1_c2_cap_data  ----------------------------
// SVD Line: 16190

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl1_c2_cap_data
//    <name> c2_cap_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c2_cap_ctrl1 = (pwm_c2_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_cap_ctrl1  --------------------------------
// SVD Line: 16181

//  <rtree> SFDITEM_REG__pwm_c2_cap_ctrl1
//    <name> c2_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005084) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c2_cap_ctrl1 = (pwm_c2_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl1_c2_cap_data </item>
//  </rtree>
//  


// --------------------------  Register Item Address: pwm_cap_cnt_en  -----------------------------
// SVD Line: 16198

unsigned int pwm_cap_cnt_en __AT (0x40005090);



// --------------------------  Field Item: pwm_cap_cnt_en_cap_cnt_en  -----------------------------
// SVD Line: 16207

//  <item> SFDITEM_FIELD__pwm_cap_cnt_en_cap_cnt_en
//    <name> cap_cnt_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005090) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_cap_cnt_en ) </loc>
//      <o.0..0> cap_cnt_en
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: pwm_cap_cnt_en  ---------------------------------
// SVD Line: 16198

//  <rtree> SFDITEM_REG__pwm_cap_cnt_en
//    <name> cap_cnt_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005090) reg description: </i>
//    <loc> ( (unsigned int)((pwm_cap_cnt_en >> 0) & 0xFFFFFFFF), ((pwm_cap_cnt_en = (pwm_cap_cnt_en & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_cap_cnt_en_cap_cnt_en </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_cap_cnt  -------------------------------
// SVD Line: 16215

unsigned int pwm_cap_cnt __AT (0x40005094);



// -----------------------------  Field Item: pwm_cap_cnt_cap_cnt  --------------------------------
// SVD Line: 16224

//  <item> SFDITEM_FIELD__pwm_cap_cnt_cap_cnt
//    <name> cap_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005094) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_cap_cnt >> 0) & 0xFFFFFFFF), ((pwm_cap_cnt = (pwm_cap_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: pwm_cap_cnt  ----------------------------------
// SVD Line: 16215

//  <rtree> SFDITEM_REG__pwm_cap_cnt
//    <name> cap_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005094) reg description: </i>
//    <loc> ( (unsigned int)((pwm_cap_cnt >> 0) & 0xFFFFFFFF), ((pwm_cap_cnt = (pwm_cap_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_cap_cnt_cap_cnt </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: pwm  --------------------------------------
// SVD Line: 15401

//  <view> pwm
//    <name> pwm </name>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl2 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl3 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl4 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl5 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl2 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl3 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl4 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl5 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl2 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl3 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl4 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl5 </item>
//    <item> SFDITEM_REG__pwm_c0_cap_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c0_cap_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c1_cap_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c1_cap_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c2_cap_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c2_cap_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_cap_cnt_en </item>
//    <item> SFDITEM_REG__pwm_cap_cnt </item>
//  </view>
//  


// -------------------------  Register Item Address: efuse_efuse_cfg0  ----------------------------
// SVD Line: 16245

unsigned int efuse_efuse_cfg0 __AT (0x40017000);



// -------------------------  Field Item: efuse_efuse_cfg0_prom_mode  -----------------------------
// SVD Line: 16254

//  <item> SFDITEM_FIELD__efuse_efuse_cfg0_prom_mode
//    <name> prom_mode </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40017000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) efuse_efuse_cfg0 ) </loc>
//      <o.0..0> prom_mode
//    </check>
//  </item>
//  


// -------------------------  Field Item: efuse_efuse_cfg0_prom_addr  -----------------------------
// SVD Line: 16260

//  <item> SFDITEM_FIELD__efuse_efuse_cfg0_prom_addr
//    <name> prom_addr </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40017000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_cfg0 >> 1) & 0x7F), ((efuse_efuse_cfg0 = (efuse_efuse_cfg0 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: efuse_efuse_cfg0_pg_efuse  -----------------------------
// SVD Line: 16266

//  <item> SFDITEM_FIELD__efuse_efuse_cfg0_pg_efuse
//    <name> pg_efuse </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40017000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) efuse_efuse_cfg0 ) </loc>
//      <o.8..8> pg_efuse
//    </check>
//  </item>
//  


// --------------------------  Field Item: efuse_efuse_cfg0_rd_efuse  -----------------------------
// SVD Line: 16272

//  <item> SFDITEM_FIELD__efuse_efuse_cfg0_rd_efuse
//    <name> rd_efuse </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40017000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) efuse_efuse_cfg0 ) </loc>
//      <o.9..9> rd_efuse
//    </check>
//  </item>
//  


// -------------------------  Field Item: efuse_efuse_cfg0_data_valid  ----------------------------
// SVD Line: 16278

//  <item> SFDITEM_FIELD__efuse_efuse_cfg0_data_valid
//    <name> data_valid </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40017000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) efuse_efuse_cfg0 ) </loc>
//      <o.10..10> data_valid
//    </check>
//  </item>
//  


// ----------------------  Field Item: efuse_efuse_cfg0_efuse_lock_flag  --------------------------
// SVD Line: 16284

//  <item> SFDITEM_FIELD__efuse_efuse_cfg0_efuse_lock_flag
//    <name> efuse_lock_flag </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40017000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) efuse_efuse_cfg0 ) </loc>
//      <o.11..11> efuse_lock_flag
//    </check>
//  </item>
//  


// -------------------------  Field Item: efuse_efuse_cfg0_efuse_lock  ----------------------------
// SVD Line: 16290

//  <item> SFDITEM_FIELD__efuse_efuse_cfg0_efuse_lock
//    <name> efuse_lock </name>
//    <rw> 
//    <i> [Bits 27..12] RW (@ 0x40017000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((efuse_efuse_cfg0 >> 12) & 0xFFFF), ((efuse_efuse_cfg0 = (efuse_efuse_cfg0 & ~(0xFFFFUL << 12 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: efuse_efuse_cfg0  --------------------------------
// SVD Line: 16245

//  <rtree> SFDITEM_REG__efuse_efuse_cfg0
//    <name> efuse_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017000) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_cfg0 >> 0) & 0xFFFFFFFF), ((efuse_efuse_cfg0 = (efuse_efuse_cfg0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_cfg0_prom_mode </item>
//    <item> SFDITEM_FIELD__efuse_efuse_cfg0_prom_addr </item>
//    <item> SFDITEM_FIELD__efuse_efuse_cfg0_pg_efuse </item>
//    <item> SFDITEM_FIELD__efuse_efuse_cfg0_rd_efuse </item>
//    <item> SFDITEM_FIELD__efuse_efuse_cfg0_data_valid </item>
//    <item> SFDITEM_FIELD__efuse_efuse_cfg0_efuse_lock_flag </item>
//    <item> SFDITEM_FIELD__efuse_efuse_cfg0_efuse_lock </item>
//  </rtree>
//  


// -------------------------  Register Item Address: efuse_efuse_cfg1  ----------------------------
// SVD Line: 16298

unsigned int efuse_efuse_cfg1 __AT (0x40017004);



// -------------------------  Field Item: efuse_efuse_cfg1_prom_cfg0  -----------------------------
// SVD Line: 16307

//  <item> SFDITEM_FIELD__efuse_efuse_cfg1_prom_cfg0
//    <name> prom_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((efuse_efuse_cfg1 >> 0) & 0xFFFFFFFF), ((efuse_efuse_cfg1 = (efuse_efuse_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: efuse_efuse_cfg1  --------------------------------
// SVD Line: 16298

//  <rtree> SFDITEM_REG__efuse_efuse_cfg1
//    <name> efuse_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017004) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_cfg1 >> 0) & 0xFFFFFFFF), ((efuse_efuse_cfg1 = (efuse_efuse_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_cfg1_prom_cfg0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: efuse_efuse_cfg2  ----------------------------
// SVD Line: 16315

unsigned int efuse_efuse_cfg2 __AT (0x40017008);



// -------------------------  Field Item: efuse_efuse_cfg2_prom_cfg1  -----------------------------
// SVD Line: 16324

//  <item> SFDITEM_FIELD__efuse_efuse_cfg2_prom_cfg1
//    <name> prom_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((efuse_efuse_cfg2 >> 0) & 0xFFFFFFFF), ((efuse_efuse_cfg2 = (efuse_efuse_cfg2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: efuse_efuse_cfg2  --------------------------------
// SVD Line: 16315

//  <rtree> SFDITEM_REG__efuse_efuse_cfg2
//    <name> efuse_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017008) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_cfg2 >> 0) & 0xFFFFFFFF), ((efuse_efuse_cfg2 = (efuse_efuse_cfg2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_cfg2_prom_cfg1 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: efuse_efuse_cfg3  ----------------------------
// SVD Line: 16332

unsigned int efuse_efuse_cfg3 __AT (0x4001700C);



// -------------------------  Field Item: efuse_efuse_cfg3_prom_cfg2  -----------------------------
// SVD Line: 16341

//  <item> SFDITEM_FIELD__efuse_efuse_cfg3_prom_cfg2
//    <name> prom_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001700C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((efuse_efuse_cfg3 >> 0) & 0xFFFFFFFF), ((efuse_efuse_cfg3 = (efuse_efuse_cfg3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: efuse_efuse_cfg3  --------------------------------
// SVD Line: 16332

//  <rtree> SFDITEM_REG__efuse_efuse_cfg3
//    <name> efuse_cfg3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001700C) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_cfg3 >> 0) & 0xFFFFFFFF), ((efuse_efuse_cfg3 = (efuse_efuse_cfg3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_cfg3_prom_cfg2 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: efuse_efuse_cfg4  ----------------------------
// SVD Line: 16349

unsigned int efuse_efuse_cfg4 __AT (0x4001701C);



// -------------------------  Field Item: efuse_efuse_cfg4_prom_cfg3  -----------------------------
// SVD Line: 16358

//  <item> SFDITEM_FIELD__efuse_efuse_cfg4_prom_cfg3
//    <name> prom_cfg3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001701C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((efuse_efuse_cfg4 >> 0) & 0xFFFFFFFF), ((efuse_efuse_cfg4 = (efuse_efuse_cfg4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: efuse_efuse_cfg4  --------------------------------
// SVD Line: 16349

//  <rtree> SFDITEM_REG__efuse_efuse_cfg4
//    <name> efuse_cfg4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001701C) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_cfg4 >> 0) & 0xFFFFFFFF), ((efuse_efuse_cfg4 = (efuse_efuse_cfg4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_cfg4_prom_cfg3 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: efuse_efuse_dly_cfg0  --------------------------
// SVD Line: 16366

unsigned int efuse_efuse_dly_cfg0 __AT (0x40017020);



// -----------------------  Field Item: efuse_efuse_dly_cfg0_t_hp_a_cfg  --------------------------
// SVD Line: 16375

//  <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_hp_a_cfg
//    <name> t_hp_a_cfg </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40017020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_dly_cfg0 >> 0) & 0xFF), ((efuse_efuse_dly_cfg0 = (efuse_efuse_dly_cfg0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: efuse_efuse_dly_cfg0_t_hppgm_cfg  --------------------------
// SVD Line: 16381

//  <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_hppgm_cfg
//    <name> t_hppgm_cfg </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40017020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_dly_cfg0 >> 8) & 0x7), ((efuse_efuse_dly_cfg0 = (efuse_efuse_dly_cfg0 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: efuse_efuse_dly_cfg0_t_hppgavdd_cfg  ------------------------
// SVD Line: 16387

//  <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_hppgavdd_cfg
//    <name> t_hppgavdd_cfg </name>
//    <rw> 
//    <i> [Bits 18..11] RW (@ 0x40017020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_dly_cfg0 >> 11) & 0xFF), ((efuse_efuse_dly_cfg0 = (efuse_efuse_dly_cfg0 & ~(0xFFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: efuse_efuse_dly_cfg0_t_sra_cfg  ---------------------------
// SVD Line: 16393

//  <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_sra_cfg
//    <name> t_sra_cfg </name>
//    <rw> 
//    <i> [Bits 21..19] RW (@ 0x40017020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_dly_cfg0 >> 19) & 0x7), ((efuse_efuse_dly_cfg0 = (efuse_efuse_dly_cfg0 & ~(0x7UL << 19 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: efuse_efuse_dly_cfg0_t_rd_cfg  ---------------------------
// SVD Line: 16399

//  <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_rd_cfg
//    <name> t_rd_cfg </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40017020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_dly_cfg0 >> 22) & 0xF), ((efuse_efuse_dly_cfg0 = (efuse_efuse_dly_cfg0 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: efuse_efuse_dly_cfg0_t_srrd_cfg  --------------------------
// SVD Line: 16405

//  <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_srrd_cfg
//    <name> t_srrd_cfg </name>
//    <rw> 
//    <i> [Bits 28..26] RW (@ 0x40017020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_dly_cfg0 >> 26) & 0x7), ((efuse_efuse_dly_cfg0 = (efuse_efuse_dly_cfg0 & ~(0x7UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: efuse_efuse_dly_cfg0_t_hr_a_cfg  --------------------------
// SVD Line: 16411

//  <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_hr_a_cfg
//    <name> t_hr_a_cfg </name>
//    <rw> 
//    <i> [Bits 31..29] RW (@ 0x40017020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_dly_cfg0 >> 29) & 0x7), ((efuse_efuse_dly_cfg0 = (efuse_efuse_dly_cfg0 & ~(0x7UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: efuse_efuse_dly_cfg0  ------------------------------
// SVD Line: 16366

//  <rtree> SFDITEM_REG__efuse_efuse_dly_cfg0
//    <name> efuse_dly_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017020) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_dly_cfg0 >> 0) & 0xFFFFFFFF), ((efuse_efuse_dly_cfg0 = (efuse_efuse_dly_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_hp_a_cfg </item>
//    <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_hppgm_cfg </item>
//    <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_hppgavdd_cfg </item>
//    <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_sra_cfg </item>
//    <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_rd_cfg </item>
//    <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_srrd_cfg </item>
//    <item> SFDITEM_FIELD__efuse_efuse_dly_cfg0_t_hr_a_cfg </item>
//  </rtree>
//  


// -----------------------  Register Item Address: efuse_efuse_dly_cfg1  --------------------------
// SVD Line: 16419

unsigned int efuse_efuse_dly_cfg1 __AT (0x40017024);



// -----------------------  Field Item: efuse_efuse_dly_cfg1_t_hrrd_cfg  --------------------------
// SVD Line: 16428

//  <item> SFDITEM_FIELD__efuse_efuse_dly_cfg1_t_hrrd_cfg
//    <name> t_hrrd_cfg </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40017024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_dly_cfg1 >> 0) & 0x7), ((efuse_efuse_dly_cfg1 = (efuse_efuse_dly_cfg1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: efuse_efuse_dly_cfg1_t_end_dly  ---------------------------
// SVD Line: 16434

//  <item> SFDITEM_FIELD__efuse_efuse_dly_cfg1_t_end_dly
//    <name> t_end_dly </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40017024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_dly_cfg1 >> 3) & 0x7), ((efuse_efuse_dly_cfg1 = (efuse_efuse_dly_cfg1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: efuse_efuse_dly_cfg1_t_sppgavdd_cfg  ------------------------
// SVD Line: 16440

//  <item> SFDITEM_FIELD__efuse_efuse_dly_cfg1_t_sppgavdd_cfg
//    <name> t_sppgavdd_cfg </name>
//    <rw> 
//    <i> [Bits 13..6] RW (@ 0x40017024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_dly_cfg1 >> 6) & 0xFF), ((efuse_efuse_dly_cfg1 = (efuse_efuse_dly_cfg1 & ~(0xFFUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: efuse_efuse_dly_cfg1_t_spa_cfg  ---------------------------
// SVD Line: 16446

//  <item> SFDITEM_FIELD__efuse_efuse_dly_cfg1_t_spa_cfg
//    <name> t_spa_cfg </name>
//    <rw> 
//    <i> [Bits 16..14] RW (@ 0x40017024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_dly_cfg1 >> 14) & 0x7), ((efuse_efuse_dly_cfg1 = (efuse_efuse_dly_cfg1 & ~(0x7UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: efuse_efuse_dly_cfg1  ------------------------------
// SVD Line: 16419

//  <rtree> SFDITEM_REG__efuse_efuse_dly_cfg1
//    <name> efuse_dly_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017024) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_dly_cfg1 >> 0) & 0xFFFFFFFF), ((efuse_efuse_dly_cfg1 = (efuse_efuse_dly_cfg1 & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_dly_cfg1_t_hrrd_cfg </item>
//    <item> SFDITEM_FIELD__efuse_efuse_dly_cfg1_t_end_dly </item>
//    <item> SFDITEM_FIELD__efuse_efuse_dly_cfg1_t_sppgavdd_cfg </item>
//    <item> SFDITEM_FIELD__efuse_efuse_dly_cfg1_t_spa_cfg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: efuse_efuse_status  ---------------------------
// SVD Line: 16454

unsigned int efuse_efuse_status __AT (0x40017030);



// ---------------------------  Field Item: efuse_efuse_status_busy  ------------------------------
// SVD Line: 16463

//  <item> SFDITEM_FIELD__efuse_efuse_status_busy
//    <name> busy </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40017030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) efuse_efuse_status ) </loc>
//      <o.0..0> busy
//    </check>
//  </item>
//  


// --------------------------  Field Item: efuse_efuse_status_state  ------------------------------
// SVD Line: 16469

//  <item> SFDITEM_FIELD__efuse_efuse_status_state
//    <name> state </name>
//    <rw> 
//    <i> [Bits 4..1] RW (@ 0x40017030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((efuse_efuse_status >> 1) & 0xF), ((efuse_efuse_status = (efuse_efuse_status & ~(0xFUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: efuse_efuse_status  -------------------------------
// SVD Line: 16454

//  <rtree> SFDITEM_REG__efuse_efuse_status
//    <name> efuse_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017030) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_status >> 0) & 0xFFFFFFFF), ((efuse_efuse_status = (efuse_efuse_status & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_status_busy </item>
//    <item> SFDITEM_FIELD__efuse_efuse_status_state </item>
//  </rtree>
//  


// ------------------------  Register Item Address: efuse_efuse_rdata0  ---------------------------
// SVD Line: 16477

unsigned int efuse_efuse_rdata0 __AT (0x40017040);



// -----------------------  Field Item: efuse_efuse_rdata0_rdata_efuse0  --------------------------
// SVD Line: 16486

//  <item> SFDITEM_FIELD__efuse_efuse_rdata0_rdata_efuse0
//    <name> rdata_efuse0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((efuse_efuse_rdata0 >> 0) & 0xFFFFFFFF), ((efuse_efuse_rdata0 = (efuse_efuse_rdata0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: efuse_efuse_rdata0  -------------------------------
// SVD Line: 16477

//  <rtree> SFDITEM_REG__efuse_efuse_rdata0
//    <name> efuse_rdata0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017040) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_rdata0 >> 0) & 0xFFFFFFFF), ((efuse_efuse_rdata0 = (efuse_efuse_rdata0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_rdata0_rdata_efuse0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: efuse_efuse_rdata1  ---------------------------
// SVD Line: 16494

unsigned int efuse_efuse_rdata1 __AT (0x40017044);



// -----------------------  Field Item: efuse_efuse_rdata1_rdata_efuse1  --------------------------
// SVD Line: 16503

//  <item> SFDITEM_FIELD__efuse_efuse_rdata1_rdata_efuse1
//    <name> rdata_efuse1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((efuse_efuse_rdata1 >> 0) & 0xFFFFFFFF), ((efuse_efuse_rdata1 = (efuse_efuse_rdata1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: efuse_efuse_rdata1  -------------------------------
// SVD Line: 16494

//  <rtree> SFDITEM_REG__efuse_efuse_rdata1
//    <name> efuse_rdata1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017044) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_rdata1 >> 0) & 0xFFFFFFFF), ((efuse_efuse_rdata1 = (efuse_efuse_rdata1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_rdata1_rdata_efuse1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: efuse_efuse_rdata2  ---------------------------
// SVD Line: 16511

unsigned int efuse_efuse_rdata2 __AT (0x40017048);



// -----------------------  Field Item: efuse_efuse_rdata2_rdata_efuse2  --------------------------
// SVD Line: 16520

//  <item> SFDITEM_FIELD__efuse_efuse_rdata2_rdata_efuse2
//    <name> rdata_efuse2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((efuse_efuse_rdata2 >> 0) & 0xFFFFFFFF), ((efuse_efuse_rdata2 = (efuse_efuse_rdata2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: efuse_efuse_rdata2  -------------------------------
// SVD Line: 16511

//  <rtree> SFDITEM_REG__efuse_efuse_rdata2
//    <name> efuse_rdata2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40017048) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_rdata2 >> 0) & 0xFFFFFFFF), ((efuse_efuse_rdata2 = (efuse_efuse_rdata2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_rdata2_rdata_efuse2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: efuse_efuse_rdata3  ---------------------------
// SVD Line: 16528

unsigned int efuse_efuse_rdata3 __AT (0x4001704C);



// -----------------------  Field Item: efuse_efuse_rdata3_rdata_efuse3  --------------------------
// SVD Line: 16537

//  <item> SFDITEM_FIELD__efuse_efuse_rdata3_rdata_efuse3
//    <name> rdata_efuse3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001704C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((efuse_efuse_rdata3 >> 0) & 0xFFFFFFFF), ((efuse_efuse_rdata3 = (efuse_efuse_rdata3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: efuse_efuse_rdata3  -------------------------------
// SVD Line: 16528

//  <rtree> SFDITEM_REG__efuse_efuse_rdata3
//    <name> efuse_rdata3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001704C) reg description: </i>
//    <loc> ( (unsigned int)((efuse_efuse_rdata3 >> 0) & 0xFFFFFFFF), ((efuse_efuse_rdata3 = (efuse_efuse_rdata3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__efuse_efuse_rdata3_rdata_efuse3 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: efuse  -------------------------------------
// SVD Line: 16234

//  <view> efuse
//    <name> efuse </name>
//    <item> SFDITEM_REG__efuse_efuse_cfg0 </item>
//    <item> SFDITEM_REG__efuse_efuse_cfg1 </item>
//    <item> SFDITEM_REG__efuse_efuse_cfg2 </item>
//    <item> SFDITEM_REG__efuse_efuse_cfg3 </item>
//    <item> SFDITEM_REG__efuse_efuse_cfg4 </item>
//    <item> SFDITEM_REG__efuse_efuse_dly_cfg0 </item>
//    <item> SFDITEM_REG__efuse_efuse_dly_cfg1 </item>
//    <item> SFDITEM_REG__efuse_efuse_status </item>
//    <item> SFDITEM_REG__efuse_efuse_rdata0 </item>
//    <item> SFDITEM_REG__efuse_efuse_rdata1 </item>
//    <item> SFDITEM_REG__efuse_efuse_rdata2 </item>
//    <item> SFDITEM_REG__efuse_efuse_rdata3 </item>
//  </view>
//  


// --------------------------  Register Item Address: sadc_sadc_cfg0  -----------------------------
// SVD Line: 16558

unsigned int sadc_sadc_cfg0 __AT (0x4000F000);



// ---------------------------  Field Item: sadc_sadc_cfg0_adc_mode  ------------------------------
// SVD Line: 16567

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_adc_mode
//    <name> adc_mode </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.0..0> adc_mode
//    </check>
//  </item>
//  


// ----------------------------  Field Item: sadc_sadc_cfg0_en_pga  -------------------------------
// SVD Line: 16573

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_en_pga
//    <name> en_pga </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.1..1> en_pga
//    </check>
//  </item>
//  


// ----------------------------  Field Item: sadc_sadc_cfg0_g_pga  --------------------------------
// SVD Line: 16579

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_g_pga
//    <name> g_pga </name>
//    <rw> 
//    <i> [Bits 4..2] RW (@ 0x4000F000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg0 >> 2) & 0x7), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0x7UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg0_adc_ana_rstn  ----------------------------
// SVD Line: 16585

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_adc_ana_rstn
//    <name> adc_ana_rstn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.5..5> adc_ana_rstn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: sadc_sadc_cfg0_calrpt  -------------------------------
// SVD Line: 16591

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_calrpt
//    <name> calrpt </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4000F000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg0 >> 6) & 0x3), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: sadc_sadc_cfg0_sdif  --------------------------------
// SVD Line: 16597

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_sdif
//    <name> sdif </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.8..8> sdif
//    </check>
//  </item>
//  


// --------------------------  Field Item: sadc_sadc_cfg0_adc_ana_en  -----------------------------
// SVD Line: 16603

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_adc_ana_en
//    <name> adc_ana_en </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.9..9> adc_ana_en
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_cfg0_ctrl_dr  -------------------------------
// SVD Line: 16609

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_ctrl_dr
//    <name> ctrl_dr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.10..10> ctrl_dr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_cfg0_soc_reg  -------------------------------
// SVD Line: 16615

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_soc_reg
//    <name> soc_reg </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.11..11> soc_reg
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_cfg0_smux_reg  ------------------------------
// SVD Line: 16621

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_smux_reg
//    <name> smux_reg </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000F000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg0 >> 12) & 0xF), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg0_adc_clk_sel  -----------------------------
// SVD Line: 16627

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_adc_clk_sel
//    <name> adc_clk_sel </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.16..16> adc_clk_sel
//    </check>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg0_en_soc_fall  -----------------------------
// SVD Line: 16633

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_en_soc_fall
//    <name> en_soc_fall </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.17..17> en_soc_fall
//    </check>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg0_soc_fall_cfg  ----------------------------
// SVD Line: 16639

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_soc_fall_cfg
//    <name> soc_fall_cfg </name>
//    <rw> 
//    <i> [Bits 21..18] RW (@ 0x4000F000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg0 >> 18) & 0xF), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0xFUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: sadc_sadc_cfg0_en_wr_cnt  ------------------------------
// SVD Line: 16645

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_en_wr_cnt
//    <name> en_wr_cnt </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.22..22> en_wr_cnt
//    </check>
//  </item>
//  


// --------------------------  Field Item: sadc_sadc_cfg0_wr_cnt_cfg  -----------------------------
// SVD Line: 16651

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_wr_cnt_cfg
//    <name> wr_cnt_cfg </name>
//    <rw> 
//    <i> [Bits 26..23] RW (@ 0x4000F000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg0 >> 23) & 0xF), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0xFUL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: sadc_sadc_cfg0_wr_eoc_sel  -----------------------------
// SVD Line: 16657

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_wr_eoc_sel
//    <name> wr_eoc_sel </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.27..27> wr_eoc_sel
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_cfg0  ---------------------------------
// SVD Line: 16558

//  <rtree> SFDITEM_REG__sadc_sadc_cfg0
//    <name> sadc_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F000) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_cfg0 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_adc_mode </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_en_pga </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_g_pga </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_adc_ana_rstn </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_calrpt </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_sdif </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_adc_ana_en </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_ctrl_dr </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_soc_reg </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_smux_reg </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_adc_clk_sel </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_en_soc_fall </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_soc_fall_cfg </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_en_wr_cnt </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_wr_cnt_cfg </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_wr_eoc_sel </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_cfg1  -----------------------------
// SVD Line: 16665

unsigned int sadc_sadc_cfg1 __AT (0x4000F004);



// --------------------------  Field Item: sadc_sadc_cfg1_loop_delay  -----------------------------
// SVD Line: 16674

//  <item> SFDITEM_FIELD__sadc_sadc_cfg1_loop_delay
//    <name> loop_delay </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_cfg1 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg1 = (sadc_sadc_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_cfg1  ---------------------------------
// SVD Line: 16665

//  <rtree> SFDITEM_REG__sadc_sadc_cfg1
//    <name> sadc_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F004) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_cfg1 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg1 = (sadc_sadc_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg1_loop_delay </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_cfg2  -----------------------------
// SVD Line: 16682

unsigned int sadc_sadc_cfg2 __AT (0x4000F008);



// ------------------------  Field Item: sadc_sadc_cfg2_adc_ctrl_mode  ----------------------------
// SVD Line: 16691

//  <item> SFDITEM_FIELD__sadc_sadc_cfg2_adc_ctrl_mode
//    <name> adc_ctrl_mode </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg2 ) </loc>
//      <o.0..0> adc_ctrl_mode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: sadc_sadc_cfg2_dish  --------------------------------
// SVD Line: 16697

//  <item> SFDITEM_FIELD__sadc_sadc_cfg2_dish
//    <name> dish </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000F008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg2 ) </loc>
//      <o.1..1> dish
//    </check>
//  </item>
//  


// --------------------------  Field Item: sadc_sadc_cfg2_adc_start  ------------------------------
// SVD Line: 16703

//  <item> SFDITEM_FIELD__sadc_sadc_cfg2_adc_start
//    <name> adc_start </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000F008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg2 ) </loc>
//      <o.2..2> adc_start
//    </check>
//  </item>
//  


// ----------------------------  Field Item: sadc_sadc_cfg2_en_ch  --------------------------------
// SVD Line: 16709

//  <item> SFDITEM_FIELD__sadc_sadc_cfg2_en_ch
//    <name> en_ch </name>
//    <rw> 
//    <i> [Bits 14..3] RW (@ 0x4000F008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sadc_sadc_cfg2 >> 3) & 0xFFF), ((sadc_sadc_cfg2 = (sadc_sadc_cfg2 & ~(0xFFFUL << 3 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: sadc_sadc_cfg2_dma_en  -------------------------------
// SVD Line: 16715

//  <item> SFDITEM_FIELD__sadc_sadc_cfg2_dma_en
//    <name> dma_en </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000F008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg2 ) </loc>
//      <o.15..15> dma_en
//    </check>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg2_dma_trig_cfg  ----------------------------
// SVD Line: 16721

//  <item> SFDITEM_FIELD__sadc_sadc_cfg2_dma_trig_cfg
//    <name> dma_trig_cfg </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x4000F008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg2 >> 16) & 0xF), ((sadc_sadc_cfg2 = (sadc_sadc_cfg2 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg2_int_trig_cfg  ----------------------------
// SVD Line: 16727

//  <item> SFDITEM_FIELD__sadc_sadc_cfg2_int_trig_cfg
//    <name> int_trig_cfg </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x4000F008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg2 >> 20) & 0xF), ((sadc_sadc_cfg2 = (sadc_sadc_cfg2 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg2_dly_cnt_cfg  -----------------------------
// SVD Line: 16733

//  <item> SFDITEM_FIELD__sadc_sadc_cfg2_dly_cnt_cfg
//    <name> dly_cnt_cfg </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000F008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg2 >> 24) & 0xF), ((sadc_sadc_cfg2 = (sadc_sadc_cfg2 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_cfg2  ---------------------------------
// SVD Line: 16682

//  <rtree> SFDITEM_REG__sadc_sadc_cfg2
//    <name> sadc_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F008) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_cfg2 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg2 = (sadc_sadc_cfg2 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg2_adc_ctrl_mode </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg2_dish </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg2_adc_start </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg2_en_ch </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg2_dma_en </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg2_dma_trig_cfg </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg2_int_trig_cfg </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg2_dly_cnt_cfg </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_data  -----------------------------
// SVD Line: 16741

unsigned int sadc_sadc_data __AT (0x4000F00C);



// --------------------------  Field Item: sadc_sadc_data_sadc_data  ------------------------------
// SVD Line: 16750

//  <item> SFDITEM_FIELD__sadc_sadc_data_sadc_data
//    <name> sadc_data </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x4000F00C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_data >> 0) & 0x3FFFF), ((sadc_sadc_data = (sadc_sadc_data & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_data  ---------------------------------
// SVD Line: 16741

//  <rtree> SFDITEM_REG__sadc_sadc_data
//    <name> sadc_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F00C) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_data >> 0) & 0xFFFFFFFF), ((sadc_sadc_data = (sadc_sadc_data & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_data_sadc_data </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sadc_sadc_status0  ----------------------------
// SVD Line: 16758

unsigned int sadc_sadc_status0 __AT (0x4000F010);



// ----------------------------  Register Item: sadc_sadc_status0  --------------------------------
// SVD Line: 16758

//  <item> SFDITEM_REG__sadc_sadc_status0
//    <name> sadc_status0 </name>
//    <i> [Bits 31..0] RW (@ 0x4000F010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_status0 >> 0) & 0xFFFFFFFF), ((sadc_sadc_status0 = (sadc_sadc_status0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: sadc_sadc_int_mask  ---------------------------
// SVD Line: 16768

unsigned int sadc_sadc_int_mask __AT (0x4000F030);



// --------------------  Field Item: sadc_sadc_int_mask_int_fifo_empty_en  ------------------------
// SVD Line: 16777

//  <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_empty_en
//    <name> int_fifo_empty_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int_mask ) </loc>
//      <o.0..0> int_fifo_empty_en
//    </check>
//  </item>
//  


// ---------------------  Field Item: sadc_sadc_int_mask_int_fifo_full_en  ------------------------
// SVD Line: 16783

//  <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_full_en
//    <name> int_fifo_full_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000F030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int_mask ) </loc>
//      <o.1..1> int_fifo_full_en
//    </check>
//  </item>
//  


// -------------------  Field Item: sadc_sadc_int_mask_int_fifo_halffull_en  ----------------------
// SVD Line: 16789

//  <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_halffull_en
//    <name> int_fifo_halffull_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000F030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int_mask ) </loc>
//      <o.2..2> int_fifo_halffull_en
//    </check>
//  </item>
//  


// ---------------------  Field Item: sadc_sadc_int_mask_int_sadc_trig_en  ------------------------
// SVD Line: 16795

//  <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_sadc_trig_en
//    <name> int_sadc_trig_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000F030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int_mask ) </loc>
//      <o.3..3> int_sadc_trig_en
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sadc_sadc_int_mask  -------------------------------
// SVD Line: 16768

//  <rtree> SFDITEM_REG__sadc_sadc_int_mask
//    <name> sadc_int_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F030) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_int_mask >> 0) & 0xFFFFFFFF), ((sadc_sadc_int_mask = (sadc_sadc_int_mask & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_empty_en </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_full_en </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_halffull_en </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_sadc_trig_en </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_int  ------------------------------
// SVD Line: 16803

unsigned int sadc_sadc_int __AT (0x4000F034);



// --------------------------  Field Item: sadc_sadc_int_fifo_empty  ------------------------------
// SVD Line: 16812

//  <item> SFDITEM_FIELD__sadc_sadc_int_fifo_empty
//    <name> fifo_empty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int ) </loc>
//      <o.0..0> fifo_empty
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_int_fifo_full  ------------------------------
// SVD Line: 16818

//  <item> SFDITEM_FIELD__sadc_sadc_int_fifo_full
//    <name> fifo_full </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000F034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int ) </loc>
//      <o.1..1> fifo_full
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_int_fifo_half  ------------------------------
// SVD Line: 16824

//  <item> SFDITEM_FIELD__sadc_sadc_int_fifo_half
//    <name> fifo_half </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000F034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int ) </loc>
//      <o.2..2> fifo_half
//    </check>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_int_int_sadc_trig  ----------------------------
// SVD Line: 16830

//  <item> SFDITEM_FIELD__sadc_sadc_int_int_sadc_trig
//    <name> int_sadc_trig </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000F034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int ) </loc>
//      <o.3..3> int_sadc_trig
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_int_int_sadc  -------------------------------
// SVD Line: 16836

//  <item> SFDITEM_FIELD__sadc_sadc_int_int_sadc
//    <name> int_sadc </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000F034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int ) </loc>
//      <o.4..4> int_sadc
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: sadc_sadc_int  ---------------------------------
// SVD Line: 16803

//  <rtree> SFDITEM_REG__sadc_sadc_int
//    <name> sadc_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F034) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_int >> 0) & 0xFFFFFFFF), ((sadc_sadc_int = (sadc_sadc_int & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_int_fifo_empty </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_fifo_full </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_fifo_half </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_int_sadc_trig </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_int_sadc </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: sadc  -------------------------------------
// SVD Line: 16547

//  <view> sadc
//    <name> sadc </name>
//    <item> SFDITEM_REG__sadc_sadc_cfg0 </item>
//    <item> SFDITEM_REG__sadc_sadc_cfg1 </item>
//    <item> SFDITEM_REG__sadc_sadc_cfg2 </item>
//    <item> SFDITEM_REG__sadc_sadc_data </item>
//    <item> SFDITEM_REG__sadc_sadc_status0 </item>
//    <item> SFDITEM_REG__sadc_sadc_int_mask </item>
//    <item> SFDITEM_REG__sadc_sadc_int </item>
//  </view>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg0  ---------------------------
// SVD Line: 16857

unsigned int aon1_ctrl_aon1_reg0 __AT (0x40102000);



// --------------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_en_rc32k  ------------------------
// SVD Line: 16866

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_en_rc32k
//    <name> int_reg_en_rc32k </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.0..0> int_reg_en_rc32k
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg0_int_pmu_ldo3_core_reg  ---------------------
// SVD Line: 16872

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_pmu_ldo3_core_reg
//    <name> int_pmu_ldo3_core_reg </name>
//    <rw> 
//    <i> [Bits 4..1] RW (@ 0x40102000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg0 >> 1) & 0xF), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0xFUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_sel_clk_32k_source  -------------------
// SVD Line: 16878

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_sel_clk_32k_source
//    <name> int_reg_sel_clk_32k_source </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.5..5> int_reg_sel_clk_32k_source
//    </check>
//  </item>
//  


// -----------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_en_clk_32k_cnt  ---------------------
// SVD Line: 16884

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_en_clk_32k_cnt
//    <name> int_reg_en_clk_32k_cnt </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.6..6> int_reg_en_clk_32k_cnt
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_io_osc_en  -----------------------
// SVD Line: 16890

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_en
//    <name> int_reg_io_osc_en </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.7..7> int_reg_io_osc_en
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_io_osc_byp  -----------------------
// SVD Line: 16896

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_byp
//    <name> int_reg_io_osc_byp </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.8..8> int_reg_io_osc_byp
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_io_osc_cfg  -----------------------
// SVD Line: 16902

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_cfg
//    <name> int_reg_io_osc_cfg </name>
//    <rw> 
//    <i> [Bits 16..9] RW (@ 0x40102000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg0 >> 9) & 0xFF), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0xFFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_rc32k_iopsel  ----------------------
// SVD Line: 16908

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_rc32k_iopsel
//    <name> int_reg_rc32k_iopsel </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.17..17> int_reg_rc32k_iopsel
//    </check>
//  </item>
//  


// ----------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_rc32k_freq_ctune  --------------------
// SVD Line: 16914

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_rc32k_freq_ctune
//    <name> int_reg_rc32k_freq_ctune </name>
//    <rw> 
//    <i> [Bits 23..18] RW (@ 0x40102000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg0 >> 18) & 0x3F), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0x3FUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_rc32k_freq_ftune  --------------------
// SVD Line: 16920

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_rc32k_freq_ftune
//    <name> int_reg_rc32k_freq_ftune </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40102000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg0 >> 24) & 0xF), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg0_int_pmu_ldo1_aon_reg  ----------------------
// SVD Line: 16926

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_pmu_ldo1_aon_reg
//    <name> int_pmu_ldo1_aon_reg </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40102000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg0 >> 28) & 0xF), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg0  ------------------------------
// SVD Line: 16857

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg0
//    <name> aon1_reg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102000) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg0 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_en_rc32k </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_pmu_ldo3_core_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_sel_clk_32k_source </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_en_clk_32k_cnt </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_byp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_cfg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_rc32k_iopsel </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_rc32k_freq_ctune </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_rc32k_freq_ftune </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_pmu_ldo1_aon_reg </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg1  ---------------------------
// SVD Line: 16934

unsigned int aon1_ctrl_aon1_reg1 __AT (0x40102004);



// ---------------------  Field Item: aon1_ctrl_aon1_reg1_int_reg_cnt_tgt  ------------------------
// SVD Line: 16943

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg1_int_reg_cnt_tgt
//    <name> int_reg_cnt_tgt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_reg1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg1 = (aon1_ctrl_aon1_reg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg1  ------------------------------
// SVD Line: 16934

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg1
//    <name> aon1_reg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102004) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg1 = (aon1_ctrl_aon1_reg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg1_int_reg_cnt_tgt </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg2  ---------------------------
// SVD Line: 16951

unsigned int aon1_ctrl_aon1_reg2 __AT (0x40102008);



// ---------------------  Field Item: aon1_ctrl_aon1_reg2_int_pmu_pvd_reg  ------------------------
// SVD Line: 16960

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_int_pmu_pvd_reg
//    <name> int_pmu_pvd_reg </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40102008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg2 >> 0) & 0xF), ((aon1_ctrl_aon1_reg2 = (aon1_ctrl_aon1_reg2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg2_int_pmu_mbgp_reg  ------------------------
// SVD Line: 16966

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_int_pmu_mbgp_reg
//    <name> int_pmu_mbgp_reg </name>
//    <rw> 
//    <i> [Bits 10..4] RW (@ 0x40102008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg2 >> 4) & 0x7F), ((aon1_ctrl_aon1_reg2 = (aon1_ctrl_aon1_reg2 & ~(0x7FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: aon1_ctrl_aon1_reg2_int_pmu_ldo2_flash_reg  ---------------------
// SVD Line: 16972

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_int_pmu_ldo2_flash_reg
//    <name> int_pmu_ldo2_flash_reg </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40102008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg2 >> 11) & 0xF), ((aon1_ctrl_aon1_reg2 = (aon1_ctrl_aon1_reg2 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg2_int_pmu_dcdc_reg1  -----------------------
// SVD Line: 16978

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_int_pmu_dcdc_reg1
//    <name> int_pmu_dcdc_reg1 </name>
//    <rw> 
//    <i> [Bits 22..15] RW (@ 0x40102008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg2 >> 15) & 0xFF), ((aon1_ctrl_aon1_reg2 = (aon1_ctrl_aon1_reg2 & ~(0xFFUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg2_int_pmu_dcdc_reg2  -----------------------
// SVD Line: 16984

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_int_pmu_dcdc_reg2
//    <name> int_pmu_dcdc_reg2 </name>
//    <rw> 
//    <i> [Bits 30..23] RW (@ 0x40102008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg2 >> 23) & 0xFF), ((aon1_ctrl_aon1_reg2 = (aon1_ctrl_aon1_reg2 & ~(0xFFUL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg2_pmu_ldo2_flash_reg_en  ---------------------
// SVD Line: 16990

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_pmu_ldo2_flash_reg_en
//    <name> pmu_ldo2_flash_reg_en </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40102008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg2 ) </loc>
//      <o.31..31> pmu_ldo2_flash_reg_en
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg2  ------------------------------
// SVD Line: 16951

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg2
//    <name> aon1_reg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102008) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg2 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg2 = (aon1_ctrl_aon1_reg2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_int_pmu_pvd_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_int_pmu_mbgp_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_int_pmu_ldo2_flash_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_int_pmu_dcdc_reg1 </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_int_pmu_dcdc_reg2 </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg2_pmu_ldo2_flash_reg_en </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg3  ---------------------------
// SVD Line: 16998

unsigned int aon1_ctrl_aon1_reg3 __AT (0x4010200C);



// --------------------  Field Item: aon1_ctrl_aon1_reg3_reg_rcmfd_en_mode  -----------------------
// SVD Line: 17007

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_rcmfd_en_mode
//    <name> reg_rcmfd_en_mode </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4010200C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg3 ) </loc>
//      <o.0..0> reg_rcmfd_en_mode
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_aon1_reg3_reg_rcmfd_en  --------------------------
// SVD Line: 17013

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_rcmfd_en
//    <name> reg_rcmfd_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4010200C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg3 ) </loc>
//      <o.1..1> reg_rcmfd_en
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg3_reg_boot_pin_clr  ------------------------
// SVD Line: 17019

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_boot_pin_clr
//    <name> reg_boot_pin_clr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4010200C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg3 ) </loc>
//      <o.2..2> reg_boot_pin_clr
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg3_reg_dcdc_bypass  ------------------------
// SVD Line: 17025

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_dcdc_bypass
//    <name> reg_dcdc_bypass </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4010200C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg3 ) </loc>
//      <o.3..3> reg_dcdc_bypass
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg3_reg_rstn_rtc_cnt  ------------------------
// SVD Line: 17031

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_rstn_rtc_cnt
//    <name> reg_rstn_rtc_cnt </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4010200C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg3 ) </loc>
//      <o.4..4> reg_rstn_rtc_cnt
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg3_reg_prstn_aon1_ctrl  ----------------------
// SVD Line: 17037

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_prstn_aon1_ctrl
//    <name> reg_prstn_aon1_ctrl </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4010200C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg3 ) </loc>
//      <o.5..5> reg_prstn_aon1_ctrl
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg3_int_pmu_ldo4_rf_reg  ----------------------
// SVD Line: 17043

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_int_pmu_ldo4_rf_reg
//    <name> int_pmu_ldo4_rf_reg </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x4010200C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg3 >> 6) & 0x1F), ((aon1_ctrl_aon1_reg3 = (aon1_ctrl_aon1_reg3 & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg3_int_pmu_reg_vref12  -----------------------
// SVD Line: 17049

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_int_pmu_reg_vref12
//    <name> int_pmu_reg_vref12 </name>
//    <rw> 
//    <i> [Bits 15..11] RW (@ 0x4010200C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg3 >> 11) & 0x1F), ((aon1_ctrl_aon1_reg3 = (aon1_ctrl_aon1_reg3 & ~(0x1FUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg3_aon1_reg3_reserved  -----------------------
// SVD Line: 17055

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_aon1_reg3_reserved
//    <name> aon1_reg3_reserved </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4010200C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon1_ctrl_aon1_reg3 >> 16) & 0xFFFF), ((aon1_ctrl_aon1_reg3 = (aon1_ctrl_aon1_reg3 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg3  ------------------------------
// SVD Line: 16998

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg3
//    <name> aon1_reg3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010200C) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg3 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg3 = (aon1_ctrl_aon1_reg3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_rcmfd_en_mode </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_rcmfd_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_boot_pin_clr </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_dcdc_bypass </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_rstn_rtc_cnt </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_reg_prstn_aon1_ctrl </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_int_pmu_ldo4_rf_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_int_pmu_reg_vref12 </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg3_aon1_reg3_reserved </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg4  ---------------------------
// SVD Line: 17063

unsigned int aon1_ctrl_aon1_reg4 __AT (0x40102010);



// -------------------  Field Item: aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_ostb  ----------------------
// SVD Line: 17072

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_ostb
//    <name> reg_aon1_rcmfd_ostb </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40102010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg4 >> 0) & 0xF), ((aon1_ctrl_aon1_reg4 = (aon1_ctrl_aon1_reg4 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_sw  -----------------------
// SVD Line: 17078

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_sw
//    <name> reg_aon1_rcmfd_sw </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.4..4> reg_aon1_rcmfd_sw
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg4_reg_aon1_slp2fact_en  ----------------------
// SVD Line: 17084

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_slp2fact_en
//    <name> reg_aon1_slp2fact_en </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.5..5> reg_aon1_slp2fact_en
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_reg_ana_fast_boot  -----------------------
// SVD Line: 17090

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_ana_fast_boot
//    <name> reg_ana_fast_boot </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.6..6> reg_ana_fast_boot
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_reg_aon1_io_latch  -----------------------
// SVD Line: 17096

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_io_latch
//    <name> reg_aon1_io_latch </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.7..7> reg_aon1_io_latch
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg4_reg_sel_clkrf_rcn_sys  ---------------------
// SVD Line: 17102

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_sel_clkrf_rcn_sys
//    <name> reg_sel_clkrf_rcn_sys </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.8..8> reg_sel_clkrf_rcn_sys
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_int_reg_ext_int_pol  ----------------------
// SVD Line: 17108

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_ext_int_pol
//    <name> int_reg_ext_int_pol </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.9..9> int_reg_ext_int_pol
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_int_reg_ext_int_en  -----------------------
// SVD Line: 17114

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_ext_int_en
//    <name> int_reg_ext_int_en </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.10..10> int_reg_ext_int_en
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_int_reg_cnt_slp_en  -----------------------
// SVD Line: 17120

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_cnt_slp_en
//    <name> int_reg_cnt_slp_en </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.11..11> int_reg_cnt_slp_en
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg4_reg_aon1_deepsleep_en  ---------------------
// SVD Line: 17126

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_deepsleep_en
//    <name> reg_aon1_deepsleep_en </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.12..12> reg_aon1_deepsleep_en
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_reg_dpslp_ramret  ------------------------
// SVD Line: 17132

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_dpslp_ramret
//    <name> reg_dpslp_ramret </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.13..13> reg_dpslp_ramret
//    </check>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_reg4_lle_cte_ant_pattern_aon_en  -------------------
// SVD Line: 17138

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_lle_cte_ant_pattern_aon_en
//    <name> lle_cte_ant_pattern_aon_en </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.14..14> lle_cte_ant_pattern_aon_en
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_reg_en_clk_32k_rstu  ----------------------
// SVD Line: 17144

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_en_clk_32k_rstu
//    <name> reg_en_clk_32k_rstu </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.15..15> reg_en_clk_32k_rstu
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg4_reg_pmu_pdr_pd  -------------------------
// SVD Line: 17150

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_pmu_pdr_pd
//    <name> reg_pmu_pdr_pd </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.16..16> reg_pmu_pdr_pd
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg4_reg_pmu_pvd_en  -------------------------
// SVD Line: 17156

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_pmu_pvd_en
//    <name> reg_pmu_pvd_en </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.17..17> reg_pmu_pvd_en
//    </check>
//  </item>
//  


// ----------------  Field Item: aon1_ctrl_aon1_reg4_dly_ldo4_en_slp2act_aon1  --------------------
// SVD Line: 17162

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_dly_ldo4_en_slp2act_aon1
//    <name> dly_ldo4_en_slp2act_aon1 </name>
//    <rw> 
//    <i> [Bits 25..18] RW (@ 0x40102010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg4 >> 18) & 0xFF), ((aon1_ctrl_aon1_reg4 = (aon1_ctrl_aon1_reg4 & ~(0xFFUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_aon1_reg4_reserved3  ----------------------
// SVD Line: 17168

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_aon1_reg4_reserved3
//    <name> aon1_reg4_reserved3 </name>
//    <rw> 
//    <i> [Bits 31..26] RW (@ 0x40102010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg4 >> 26) & 0x3F), ((aon1_ctrl_aon1_reg4 = (aon1_ctrl_aon1_reg4 & ~(0x3FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg4  ------------------------------
// SVD Line: 17063

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg4
//    <name> aon1_reg4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102010) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg4 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg4 = (aon1_ctrl_aon1_reg4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_ostb </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_sw </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_slp2fact_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_ana_fast_boot </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_io_latch </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_sel_clkrf_rcn_sys </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_ext_int_pol </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_ext_int_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_cnt_slp_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_deepsleep_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_dpslp_ramret </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_lle_cte_ant_pattern_aon_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_en_clk_32k_rstu </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_pmu_pdr_pd </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_pmu_pvd_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_dly_ldo4_en_slp2act_aon1 </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_aon1_reg4_reserved3 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_boot  ---------------------------
// SVD Line: 17176

unsigned int aon1_ctrl_aon1_boot __AT (0x40102014);



// ----------------------  Field Item: aon1_ctrl_aon1_boot_reg_aon1_boot  -------------------------
// SVD Line: 17185

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_boot_reg_aon1_boot
//    <name> reg_aon1_boot </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_boot >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_boot = (aon1_ctrl_aon1_boot & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_boot  ------------------------------
// SVD Line: 17176

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_boot
//    <name> aon1_boot </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102014) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_boot >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_boot = (aon1_ctrl_aon1_boot & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_boot_reg_aon1_boot </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg5  ---------------------------
// SVD Line: 17193

unsigned int aon1_ctrl_aon1_reg5 __AT (0x40102018);



// ----------------  Field Item: aon1_ctrl_aon1_reg5_dly_mem_ps_sel_pd_slp2act  -------------------
// SVD Line: 17202

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_dly_mem_ps_sel_pd_slp2act
//    <name> dly_mem_ps_sel_pd_slp2act </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40102018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon1_ctrl_aon1_reg5 >> 0) & 0xFFFF), ((aon1_ctrl_aon1_reg5 = (aon1_ctrl_aon1_reg5 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg5_dly_ldo2_en_slp2act  ----------------------
// SVD Line: 17208

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_dly_ldo2_en_slp2act
//    <name> dly_ldo2_en_slp2act </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40102018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg5 >> 16) & 0xF), ((aon1_ctrl_aon1_reg5 = (aon1_ctrl_aon1_reg5 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg5_dly_ldo3_en_slp2act  ----------------------
// SVD Line: 17214

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_dly_ldo3_en_slp2act
//    <name> dly_ldo3_en_slp2act </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40102018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg5 >> 20) & 0xF), ((aon1_ctrl_aon1_reg5 = (aon1_ctrl_aon1_reg5 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg5_dly_pd_sram_slp2act  ----------------------
// SVD Line: 17220

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_dly_pd_sram_slp2act
//    <name> dly_pd_sram_slp2act </name>
//    <rw> 
//    <i> [Bits 29..24] RW (@ 0x40102018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg5 >> 24) & 0x3F), ((aon1_ctrl_aon1_reg5 = (aon1_ctrl_aon1_reg5 & ~(0x3FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_reg5_dly_ldo4_en_slp2act_aon1_en  ------------------
// SVD Line: 17226

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_dly_ldo4_en_slp2act_aon1_en
//    <name> dly_ldo4_en_slp2act_aon1_en </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.30..30> dly_ldo4_en_slp2act_aon1_en
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg5_reg_aon_bond_pe  ------------------------
// SVD Line: 17232

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_reg_aon_bond_pe
//    <name> reg_aon_bond_pe </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.31..31> reg_aon_bond_pe
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg5  ------------------------------
// SVD Line: 17193

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg5
//    <name> aon1_reg5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102018) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg5 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg5 = (aon1_ctrl_aon1_reg5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_dly_mem_ps_sel_pd_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_dly_ldo2_en_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_dly_ldo3_en_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_dly_pd_sram_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_dly_ldo4_en_slp2act_aon1_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_reg_aon_bond_pe </item>
//  </rtree>
//  


// ----------------------  Register Item Address: aon1_ctrl_aon1_cnt_int  -------------------------
// SVD Line: 17240

unsigned int aon1_ctrl_aon1_cnt_int __AT (0x4010201C);



// ----------------------  Field Item: aon1_ctrl_aon1_cnt_int_en_actcnt  --------------------------
// SVD Line: 17249

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_en_actcnt
//    <name> en_actcnt </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.0..0> en_actcnt
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_aon1_cnt_int_clr_actcnt  -------------------------
// SVD Line: 17255

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_clr_actcnt
//    <name> clr_actcnt </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.1..1> clr_actcnt
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_cnt_int_int_actcnt_mask  -----------------------
// SVD Line: 17261

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_int_actcnt_mask
//    <name> int_actcnt_mask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.2..2> int_actcnt_mask
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_cnt_int_int_actcnt_32k  -----------------------
// SVD Line: 17267

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_int_actcnt_32k
//    <name> int_actcnt_32k </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.3..3> int_actcnt_32k
//    </check>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pdr_rstn  -------------------
// SVD Line: 17273

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pdr_rstn
//    <name> reg_bypass_pmu_pdr_rstn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.4..4> reg_bypass_pmu_pdr_rstn
//    </check>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pvd_rstn  -------------------
// SVD Line: 17279

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pvd_rstn
//    <name> reg_bypass_pmu_pvd_rstn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.5..5> reg_bypass_pmu_pvd_rstn
//    </check>
//  </item>
//  


// ----------------  Field Item: aon1_ctrl_aon1_cnt_int_reg_dpslp_disable_32k  --------------------
// SVD Line: 17285

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_dpslp_disable_32k
//    <name> reg_dpslp_disable_32k </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.6..6> reg_dpslp_disable_32k
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_cnt_int_io_bond0_pe_aon  -----------------------
// SVD Line: 17291

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_io_bond0_pe_aon
//    <name> io_bond0_pe_aon </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.7..7> io_bond0_pe_aon
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_cnt_int_io_bond1_pe_aon  -----------------------
// SVD Line: 17297

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_io_bond1_pe_aon
//    <name> io_bond1_pe_aon </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.8..8> io_bond1_pe_aon
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_cnt_int_io_bond2_pe_aon  -----------------------
// SVD Line: 17303

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_io_bond2_pe_aon
//    <name> io_bond2_pe_aon </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.9..9> io_bond2_pe_aon
//    </check>
//  </item>
//  


// -------------------------  Register RTree: aon1_ctrl_aon1_cnt_int  -----------------------------
// SVD Line: 17240

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_cnt_int
//    <name> aon1_cnt_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010201C) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_cnt_int >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_cnt_int = (aon1_ctrl_aon1_cnt_int & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_en_actcnt </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_clr_actcnt </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_int_actcnt_mask </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_int_actcnt_32k </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pdr_rstn </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pvd_rstn </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_dpslp_disable_32k </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_io_bond0_pe_aon </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_io_bond1_pe_aon </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_io_bond2_pe_aon </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: aon1_ctrl  -----------------------------------
// SVD Line: 16846

//  <view> aon1_ctrl
//    <name> aon1_ctrl </name>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg0 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg1 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg2 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg3 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg4 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_boot </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg5 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_cnt_int </item>
//  </view>
//  


// --------------------  Register Item Address: aon2_ctrl_power_act_ctrl0  ------------------------
// SVD Line: 17324

unsigned int aon2_ctrl_power_act_ctrl0 __AT (0x40100000);



// ------------------  Field Item: aon2_ctrl_power_act_ctrl0_pmu_buck_en_act  ---------------------
// SVD Line: 17333

//  <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl0_pmu_buck_en_act
//    <name> pmu_buck_en_act </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_act_ctrl0 ) </loc>
//      <o.0..0> pmu_buck_en_act
//    </check>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_power_act_ctrl0_pmu_mbgp_en_act  ---------------------
// SVD Line: 17339

//  <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl0_pmu_mbgp_en_act
//    <name> pmu_mbgp_en_act </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_act_ctrl0 ) </loc>
//      <o.1..1> pmu_mbgp_en_act
//    </check>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_power_act_ctrl0  ---------------------------
// SVD Line: 17324

//  <rtree> SFDITEM_REG__aon2_ctrl_power_act_ctrl0
//    <name> power_act_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100000) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_act_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_act_ctrl0 = (aon2_ctrl_power_act_ctrl0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl0_pmu_buck_en_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl0_pmu_mbgp_en_act </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_power_act_ctrl1  ------------------------
// SVD Line: 17347

unsigned int aon2_ctrl_power_act_ctrl1 __AT (0x40100004);



// -------------------  Field Item: aon2_ctrl_power_act_ctrl1_sram0_slp_act  ----------------------
// SVD Line: 17356

//  <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl1_sram0_slp_act
//    <name> sram0_slp_act </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_act_ctrl1 ) </loc>
//      <o.0..0> sram0_slp_act
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_power_act_ctrl1_sram1_slp_act  ----------------------
// SVD Line: 17362

//  <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl1_sram1_slp_act
//    <name> sram1_slp_act </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_act_ctrl1 ) </loc>
//      <o.1..1> sram1_slp_act
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_power_act_ctrl1_sram2_slp_act  ----------------------
// SVD Line: 17368

//  <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl1_sram2_slp_act
//    <name> sram2_slp_act </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_act_ctrl1 ) </loc>
//      <o.2..2> sram2_slp_act
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_power_act_ctrl1_sram3_slp_act  ----------------------
// SVD Line: 17374

//  <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl1_sram3_slp_act
//    <name> sram3_slp_act </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_act_ctrl1 ) </loc>
//      <o.3..3> sram3_slp_act
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_power_act_ctrl1_sram4_slp_act  ----------------------
// SVD Line: 17380

//  <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl1_sram4_slp_act
//    <name> sram4_slp_act </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_act_ctrl1 ) </loc>
//      <o.4..4> sram4_slp_act
//    </check>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_power_act_ctrl1  ---------------------------
// SVD Line: 17347

//  <rtree> SFDITEM_REG__aon2_ctrl_power_act_ctrl1
//    <name> power_act_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100004) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_act_ctrl1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_act_ctrl1 = (aon2_ctrl_power_act_ctrl1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl1_sram0_slp_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl1_sram1_slp_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl1_sram2_slp_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl1_sram3_slp_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_act_ctrl1_sram4_slp_act </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_power_slp_ctrl0  ------------------------
// SVD Line: 17388

unsigned int aon2_ctrl_power_slp_ctrl0 __AT (0x40100010);



// ------------------  Field Item: aon2_ctrl_power_slp_ctrl0_pmu_buck_en_slp  ---------------------
// SVD Line: 17397

//  <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl0_pmu_buck_en_slp
//    <name> pmu_buck_en_slp </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_slp_ctrl0 ) </loc>
//      <o.0..0> pmu_buck_en_slp
//    </check>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_power_slp_ctrl0_pmu_mbgp_en_slp  ---------------------
// SVD Line: 17403

//  <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl0_pmu_mbgp_en_slp
//    <name> pmu_mbgp_en_slp </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_slp_ctrl0 ) </loc>
//      <o.1..1> pmu_mbgp_en_slp
//    </check>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_power_slp_ctrl0  ---------------------------
// SVD Line: 17388

//  <rtree> SFDITEM_REG__aon2_ctrl_power_slp_ctrl0
//    <name> power_slp_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100010) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_slp_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_slp_ctrl0 = (aon2_ctrl_power_slp_ctrl0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl0_pmu_buck_en_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl0_pmu_mbgp_en_slp </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_power_slp_ctrl1  ------------------------
// SVD Line: 17411

unsigned int aon2_ctrl_power_slp_ctrl1 __AT (0x40100014);



// -------------------  Field Item: aon2_ctrl_power_slp_ctrl1_sram0_slp_slp  ----------------------
// SVD Line: 17420

//  <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl1_sram0_slp_slp
//    <name> sram0_slp_slp </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_slp_ctrl1 ) </loc>
//      <o.0..0> sram0_slp_slp
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_power_slp_ctrl1_sram1_slp_slp  ----------------------
// SVD Line: 17426

//  <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl1_sram1_slp_slp
//    <name> sram1_slp_slp </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_slp_ctrl1 ) </loc>
//      <o.1..1> sram1_slp_slp
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_power_slp_ctrl1_sram2_slp_slp  ----------------------
// SVD Line: 17432

//  <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl1_sram2_slp_slp
//    <name> sram2_slp_slp </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40100014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_slp_ctrl1 ) </loc>
//      <o.2..2> sram2_slp_slp
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_power_slp_ctrl1_sram3_slp_slp  ----------------------
// SVD Line: 17438

//  <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl1_sram3_slp_slp
//    <name> sram3_slp_slp </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40100014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_slp_ctrl1 ) </loc>
//      <o.3..3> sram3_slp_slp
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_power_slp_ctrl1_sram4_slp_slp  ----------------------
// SVD Line: 17444

//  <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl1_sram4_slp_slp
//    <name> sram4_slp_slp </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40100014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_slp_ctrl1 ) </loc>
//      <o.4..4> sram4_slp_slp
//    </check>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_power_slp_ctrl1  ---------------------------
// SVD Line: 17411

//  <rtree> SFDITEM_REG__aon2_ctrl_power_slp_ctrl1
//    <name> power_slp_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100014) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_slp_ctrl1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_slp_ctrl1 = (aon2_ctrl_power_slp_ctrl1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl1_sram0_slp_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl1_sram1_slp_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl1_sram2_slp_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl1_sram3_slp_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_slp_ctrl1_sram4_slp_slp </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_dly_slp2act_ctrl0  -----------------------
// SVD Line: 17452

unsigned int aon2_ctrl_dly_slp2act_ctrl0 __AT (0x40100020);



// ---------------  Field Item: aon2_ctrl_dly_slp2act_ctrl0_dly_mbgp_en_slp2act  ------------------
// SVD Line: 17461

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl0_dly_mbgp_en_slp2act
//    <name> dly_mbgp_en_slp2act </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40100020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_slp2act_ctrl0 >> 0) & 0x7), ((aon2_ctrl_dly_slp2act_ctrl0 = (aon2_ctrl_dly_slp2act_ctrl0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_slp2act_ctrl0_dly_dcdc_en_slp2act  ------------------
// SVD Line: 17467

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl0_dly_dcdc_en_slp2act
//    <name> dly_dcdc_en_slp2act </name>
//    <rw> 
//    <i> [Bits 7..3] RW (@ 0x40100020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_slp2act_ctrl0 >> 3) & 0x1F), ((aon2_ctrl_dly_slp2act_ctrl0 = (aon2_ctrl_dly_slp2act_ctrl0 & ~(0x1FUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_slp2act_ctrl0_dly_ldo4_en_slp2act  ------------------
// SVD Line: 17473

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl0_dly_ldo4_en_slp2act
//    <name> dly_ldo4_en_slp2act </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40100020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_slp2act_ctrl0 >> 8) & 0xFF), ((aon2_ctrl_dly_slp2act_ctrl0 = (aon2_ctrl_dly_slp2act_ctrl0 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_dly_slp2act_ctrl0  --------------------------
// SVD Line: 17452

//  <rtree> SFDITEM_REG__aon2_ctrl_dly_slp2act_ctrl0
//    <name> dly_slp2act_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100020) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_dly_slp2act_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_dly_slp2act_ctrl0 = (aon2_ctrl_dly_slp2act_ctrl0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl0_dly_mbgp_en_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl0_dly_dcdc_en_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl0_dly_ldo4_en_slp2act </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_dly_slp2act_ctrl1  -----------------------
// SVD Line: 17481

unsigned int aon2_ctrl_dly_slp2act_ctrl1 __AT (0x40100024);



// ---------------  Field Item: aon2_ctrl_dly_slp2act_ctrl1_dly_sys_cg_slp2act  -------------------
// SVD Line: 17490

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_sys_cg_slp2act
//    <name> dly_sys_cg_slp2act </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40100024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_slp2act_ctrl1 >> 0) & 0xF), ((aon2_ctrl_dly_slp2act_ctrl1 = (aon2_ctrl_dly_slp2act_ctrl1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_dly_slp2act_ctrl1_dly_sys_rstn_slp2act  ------------------
// SVD Line: 17496

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_sys_rstn_slp2act
//    <name> dly_sys_rstn_slp2act </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40100024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_slp2act_ctrl1 >> 4) & 0xF), ((aon2_ctrl_dly_slp2act_ctrl1 = (aon2_ctrl_dly_slp2act_ctrl1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_slp2act_ctrl1_dly_sys_pd_slp2act  -------------------
// SVD Line: 17502

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_sys_pd_slp2act
//    <name> dly_sys_pd_slp2act </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40100024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_slp2act_ctrl1 >> 8) & 0x1F), ((aon2_ctrl_dly_slp2act_ctrl1 = (aon2_ctrl_dly_slp2act_ctrl1 & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_dly_slp2act_ctrl1_dly_isob_dig2rf_slp2act  ----------------
// SVD Line: 17508

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_isob_dig2rf_slp2act
//    <name> dly_isob_dig2rf_slp2act </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40100024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_slp2act_ctrl1 >> 13) & 0x7), ((aon2_ctrl_dly_slp2act_ctrl1 = (aon2_ctrl_dly_slp2act_ctrl1 & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_slp2act_ctrl1_dly_sys_iso_slp2act  ------------------
// SVD Line: 17514

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_sys_iso_slp2act
//    <name> dly_sys_iso_slp2act </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x40100024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_slp2act_ctrl1 >> 16) & 0x7), ((aon2_ctrl_dly_slp2act_ctrl1 = (aon2_ctrl_dly_slp2act_ctrl1 & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_slp2act_ctrl1_dly_sram_sd_slp2act  ------------------
// SVD Line: 17520

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_sram_sd_slp2act
//    <name> dly_sram_sd_slp2act </name>
//    <rw> 
//    <i> [Bits 21..19] RW (@ 0x40100024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_slp2act_ctrl1 >> 19) & 0x7), ((aon2_ctrl_dly_slp2act_ctrl1 = (aon2_ctrl_dly_slp2act_ctrl1 & ~(0x7UL << 19 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_dly_slp2act_ctrl1  --------------------------
// SVD Line: 17481

//  <rtree> SFDITEM_REG__aon2_ctrl_dly_slp2act_ctrl1
//    <name> dly_slp2act_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100024) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_dly_slp2act_ctrl1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_dly_slp2act_ctrl1 = (aon2_ctrl_dly_slp2act_ctrl1 & ~(0x3FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_sys_cg_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_sys_rstn_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_sys_pd_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_isob_dig2rf_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_sys_iso_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_slp2act_ctrl1_dly_sram_sd_slp2act </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_dly_act2slp_ctrl0  -----------------------
// SVD Line: 17528

unsigned int aon2_ctrl_dly_act2slp_ctrl0 __AT (0x40100030);



// ---------------  Field Item: aon2_ctrl_dly_act2slp_ctrl0_dly_mbgp_en_act2slp  ------------------
// SVD Line: 17537

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_mbgp_en_act2slp
//    <name> dly_mbgp_en_act2slp </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40100030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl0 >> 0) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl0 = (aon2_ctrl_dly_act2slp_ctrl0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_act2slp_ctrl0_dly_dcdc_en_act2slp  ------------------
// SVD Line: 17543

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_dcdc_en_act2slp
//    <name> dly_dcdc_en_act2slp </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40100030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl0 >> 3) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl0 = (aon2_ctrl_dly_act2slp_ctrl0 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_act2slp_ctrl0_dly_ldo4_en_act2slp  ------------------
// SVD Line: 17549

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_ldo4_en_act2slp
//    <name> dly_ldo4_en_act2slp </name>
//    <rw> 
//    <i> [Bits 8..6] RW (@ 0x40100030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl0 >> 6) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl0 = (aon2_ctrl_dly_act2slp_ctrl0 & ~(0x7UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_act2slp_ctrl0_dly_ldo3_en_act2slp  ------------------
// SVD Line: 17555

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_ldo3_en_act2slp
//    <name> dly_ldo3_en_act2slp </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40100030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl0 >> 9) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl0 = (aon2_ctrl_dly_act2slp_ctrl0 & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_act2slp_ctrl0_dly_ldo2_en_act2slp  ------------------
// SVD Line: 17561

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_ldo2_en_act2slp
//    <name> dly_ldo2_en_act2slp </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40100030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl0 >> 12) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl0 = (aon2_ctrl_dly_act2slp_ctrl0 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_dly_act2slp_ctrl0_dly_mem_ps_sel_pd_act2slp  ---------------
// SVD Line: 17567

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_mem_ps_sel_pd_act2slp
//    <name> dly_mem_ps_sel_pd_act2slp </name>
//    <rw> 
//    <i> [Bits 17..15] RW (@ 0x40100030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl0 >> 15) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl0 = (aon2_ctrl_dly_act2slp_ctrl0 & ~(0x7UL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_dly_act2slp_ctrl0  --------------------------
// SVD Line: 17528

//  <rtree> SFDITEM_REG__aon2_ctrl_dly_act2slp_ctrl0
//    <name> dly_act2slp_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100030) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_dly_act2slp_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_dly_act2slp_ctrl0 = (aon2_ctrl_dly_act2slp_ctrl0 & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_mbgp_en_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_dcdc_en_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_ldo4_en_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_ldo3_en_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_ldo2_en_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl0_dly_mem_ps_sel_pd_act2slp </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_dly_act2slp_ctrl1  -----------------------
// SVD Line: 17575

unsigned int aon2_ctrl_dly_act2slp_ctrl1 __AT (0x40100034);



// --------------  Field Item: aon2_ctrl_dly_act2slp_ctrl1_dly_sys_rstn_act2slp  ------------------
// SVD Line: 17584

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_sys_rstn_act2slp
//    <name> dly_sys_rstn_act2slp </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40100034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl1 >> 0) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl1 = (aon2_ctrl_dly_act2slp_ctrl1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_act2slp_ctrl1_dly_sys_cg_act2slp  -------------------
// SVD Line: 17590

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_sys_cg_act2slp
//    <name> dly_sys_cg_act2slp </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40100034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl1 >> 3) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl1 = (aon2_ctrl_dly_act2slp_ctrl1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_dly_act2slp_ctrl1_dly_isob_dig2rf_act2slp  ----------------
// SVD Line: 17596

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_isob_dig2rf_act2slp
//    <name> dly_isob_dig2rf_act2slp </name>
//    <rw> 
//    <i> [Bits 8..6] RW (@ 0x40100034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl1 >> 6) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl1 = (aon2_ctrl_dly_act2slp_ctrl1 & ~(0x7UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_act2slp_ctrl1_dly_sys_iso_act2slp  ------------------
// SVD Line: 17602

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_sys_iso_act2slp
//    <name> dly_sys_iso_act2slp </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40100034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl1 >> 9) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl1 = (aon2_ctrl_dly_act2slp_ctrl1 & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_act2slp_ctrl1_dly_sys_pd_act2slp  -------------------
// SVD Line: 17608

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_sys_pd_act2slp
//    <name> dly_sys_pd_act2slp </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40100034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl1 >> 12) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl1 = (aon2_ctrl_dly_act2slp_ctrl1 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_act2slp_ctrl1_dly_pd_sram_act2slp  ------------------
// SVD Line: 17614

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_pd_sram_act2slp
//    <name> dly_pd_sram_act2slp </name>
//    <rw> 
//    <i> [Bits 17..15] RW (@ 0x40100034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl1 >> 15) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl1 = (aon2_ctrl_dly_act2slp_ctrl1 & ~(0x7UL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_dly_act2slp_ctrl1_dly_sram_sd_act2slp  ------------------
// SVD Line: 17620

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_sram_sd_act2slp
//    <name> dly_sram_sd_act2slp </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x40100034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl1 >> 18) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl1 = (aon2_ctrl_dly_act2slp_ctrl1 & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_dly_act2slp_ctrl1_dly_seq_xo_en_act2slp  -----------------
// SVD Line: 17626

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_seq_xo_en_act2slp
//    <name> dly_seq_xo_en_act2slp </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x40100034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_act2slp_ctrl1 >> 21) & 0x7), ((aon2_ctrl_dly_act2slp_ctrl1 = (aon2_ctrl_dly_act2slp_ctrl1 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_dly_act2slp_ctrl1  --------------------------
// SVD Line: 17575

//  <rtree> SFDITEM_REG__aon2_ctrl_dly_act2slp_ctrl1
//    <name> dly_act2slp_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100034) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_dly_act2slp_ctrl1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_dly_act2slp_ctrl1 = (aon2_ctrl_dly_act2slp_ctrl1 & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_sys_rstn_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_sys_cg_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_isob_dig2rf_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_sys_iso_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_sys_pd_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_pd_sram_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_sram_sd_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_act2slp_ctrl1_dly_seq_xo_en_act2slp </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_pwr_ctrl0  ---------------------------
// SVD Line: 17634

unsigned int aon2_ctrl_pwr_ctrl0 __AT (0x40100040);



// ---------------------------  Register Item: aon2_ctrl_pwr_ctrl0  -------------------------------
// SVD Line: 17634

//  <item> SFDITEM_REG__aon2_ctrl_pwr_ctrl0
//    <name> pwr_ctrl0 </name>
//    <i> [Bits 31..0] RW (@ 0x40100040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_pwr_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_pwr_ctrl0 = (aon2_ctrl_pwr_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg4  ---------------------------
// SVD Line: 17644

unsigned int aon2_ctrl_aon1_reg4 __AT (0x40100060);



// ---------------------------  Register Item: aon2_ctrl_aon1_reg4  -------------------------------
// SVD Line: 17644

//  <item> SFDITEM_REG__aon2_ctrl_aon1_reg4
//    <name> aon1_reg4 </name>
//    <i> [Bits 31..0] RW (@ 0x40100060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg4 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg4 = (aon2_ctrl_aon1_reg4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg6  ---------------------------
// SVD Line: 17654

unsigned int aon2_ctrl_aon1_reg6 __AT (0x40100064);



// --------------------  Field Item: aon2_ctrl_aon1_reg6_io_ie_aon_35to32  ------------------------
// SVD Line: 17663

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg6_io_ie_aon_35to32
//    <name> io_ie_aon_35to32 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40100064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_aon1_reg6 >> 0) & 0xF), ((aon2_ctrl_aon1_reg6 = (aon2_ctrl_aon1_reg6 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon2_ctrl_aon1_reg6  ------------------------------
// SVD Line: 17654

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg6
//    <name> aon1_reg6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100064) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg6 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg6 = (aon2_ctrl_aon1_reg6 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg6_io_ie_aon_35to32 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg7  ---------------------------
// SVD Line: 17671

unsigned int aon2_ctrl_aon1_reg7 __AT (0x40100068);



// ---------------------------  Register Item: aon2_ctrl_aon1_reg7  -------------------------------
// SVD Line: 17671

//  <item> SFDITEM_REG__aon2_ctrl_aon1_reg7
//    <name> aon1_reg7 </name>
//    <i> [Bits 31..0] RW (@ 0x40100068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg7 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg7 = (aon2_ctrl_aon1_reg7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg8  ---------------------------
// SVD Line: 17681

unsigned int aon2_ctrl_aon1_reg8 __AT (0x4010006C);



// --------------------  Field Item: aon2_ctrl_aon1_reg8_io_pe_aon_35to32  ------------------------
// SVD Line: 17690

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg8_io_pe_aon_35to32
//    <name> io_pe_aon_35to32 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4010006C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_aon1_reg8 >> 0) & 0xF), ((aon2_ctrl_aon1_reg8 = (aon2_ctrl_aon1_reg8 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon2_ctrl_aon1_reg8  ------------------------------
// SVD Line: 17681

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg8
//    <name> aon1_reg8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010006C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg8 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg8 = (aon2_ctrl_aon1_reg8 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg8_io_pe_aon_35to32 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg9  ---------------------------
// SVD Line: 17698

unsigned int aon2_ctrl_aon1_reg9 __AT (0x40100070);



// ---------------------------  Register Item: aon2_ctrl_aon1_reg9  -------------------------------
// SVD Line: 17698

//  <item> SFDITEM_REG__aon2_ctrl_aon1_reg9
//    <name> aon1_reg9 </name>
//    <i> [Bits 31..0] RW (@ 0x40100070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg9 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg9 = (aon2_ctrl_aon1_reg9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg10  --------------------------
// SVD Line: 17708

unsigned int aon2_ctrl_aon1_reg10 __AT (0x40100074);



// --------------------  Field Item: aon2_ctrl_aon1_reg10_io_ps_aon_35to32  -----------------------
// SVD Line: 17717

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg10_io_ps_aon_35to32
//    <name> io_ps_aon_35to32 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40100074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_aon1_reg10 >> 0) & 0xF), ((aon2_ctrl_aon1_reg10 = (aon2_ctrl_aon1_reg10 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: aon2_ctrl_aon1_reg10  ------------------------------
// SVD Line: 17708

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg10
//    <name> aon1_reg10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100074) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg10 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg10 = (aon2_ctrl_aon1_reg10 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg10_io_ps_aon_35to32 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon1_reg_rd11  -------------------------
// SVD Line: 17725

unsigned int aon2_ctrl_aon1_reg_rd11 __AT (0x401000B8);



// ------------------  Field Item: aon2_ctrl_aon1_reg_rd11_aon1_rtc_cnt_lsb  ----------------------
// SVD Line: 17734

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd11_aon1_rtc_cnt_lsb
//    <name> aon1_rtc_cnt_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401000B8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd11 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd11 = (aon2_ctrl_aon1_reg_rd11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_aon1_reg_rd11  ----------------------------
// SVD Line: 17725

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg_rd11
//    <name> aon1_reg_rd11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401000B8) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd11 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd11 = (aon2_ctrl_aon1_reg_rd11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd11_aon1_rtc_cnt_lsb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon1_reg_rd12  -------------------------
// SVD Line: 17742

unsigned int aon2_ctrl_aon1_reg_rd12 __AT (0x401000BC);



// ------------------  Field Item: aon2_ctrl_aon1_reg_rd12_aon1_rtc_cnt_msb  ----------------------
// SVD Line: 17751

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd12_aon1_rtc_cnt_msb
//    <name> aon1_rtc_cnt_msb </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x401000BC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon2_ctrl_aon1_reg_rd12 >> 0) & 0x7FF), ((aon2_ctrl_aon1_reg_rd12 = (aon2_ctrl_aon1_reg_rd12 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_aon1_reg_rd12  ----------------------------
// SVD Line: 17742

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg_rd12
//    <name> aon1_reg_rd12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401000BC) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd12 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd12 = (aon2_ctrl_aon1_reg_rd12 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd12_aon1_rtc_cnt_msb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon1_reg_rd13  -------------------------
// SVD Line: 17759

unsigned int aon2_ctrl_aon1_reg_rd13 __AT (0x401000C0);



// -----------------------  Field Item: aon2_ctrl_aon1_reg_rd13_cnt_slp  --------------------------
// SVD Line: 17768

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd13_cnt_slp
//    <name> cnt_slp </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401000C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd13 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd13 = (aon2_ctrl_aon1_reg_rd13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_aon1_reg_rd13  ----------------------------
// SVD Line: 17759

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg_rd13
//    <name> aon1_reg_rd13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401000C0) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd13 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd13 = (aon2_ctrl_aon1_reg_rd13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd13_cnt_slp </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_pwr_ctrl_status0  -----------------------
// SVD Line: 17776

unsigned int aon2_ctrl_pwr_ctrl_status0 __AT (0x40100100);



// --------------------  Field Item: aon2_ctrl_pwr_ctrl_status0_boot_force  -----------------------
// SVD Line: 17785

//  <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_boot_force
//    <name> boot_force </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_pwr_ctrl_status0 ) </loc>
//      <o.0..0> boot_force
//    </check>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_pwr_ctrl_status0_boot_power_up  ----------------------
// SVD Line: 17791

//  <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_boot_power_up
//    <name> boot_power_up </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_pwr_ctrl_status0 ) </loc>
//      <o.1..1> boot_power_up
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_pwr_ctrl_status0_pmu_buck_ok  -----------------------
// SVD Line: 17797

//  <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_pmu_buck_ok
//    <name> pmu_buck_ok </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40100100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_pwr_ctrl_status0 ) </loc>
//      <o.2..2> pmu_buck_ok
//    </check>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_pwr_ctrl_status0_pmu_v12core_ok  ---------------------
// SVD Line: 17803

//  <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_pmu_v12core_ok
//    <name> pmu_v12core_ok </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40100100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_pwr_ctrl_status0 ) </loc>
//      <o.3..3> pmu_v12core_ok
//    </check>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_pwr_ctrl_status0_pmu_v18flash_ok  ---------------------
// SVD Line: 17809

//  <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_pmu_v18flash_ok
//    <name> pmu_v18flash_ok </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40100100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_pwr_ctrl_status0 ) </loc>
//      <o.4..4> pmu_v18flash_ok
//    </check>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_pwr_ctrl_status0_pmu_v15_rf_ok  ----------------------
// SVD Line: 17815

//  <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_pmu_v15_rf_ok
//    <name> pmu_v15_rf_ok </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40100100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_pwr_ctrl_status0 ) </loc>
//      <o.5..5> pmu_v15_rf_ok
//    </check>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_pwr_ctrl_status0  ---------------------------
// SVD Line: 17776

//  <rtree> SFDITEM_REG__aon2_ctrl_pwr_ctrl_status0
//    <name> pwr_ctrl_status0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100100) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_pwr_ctrl_status0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_pwr_ctrl_status0 = (aon2_ctrl_pwr_ctrl_status0 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_boot_force </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_boot_power_up </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_pmu_buck_ok </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_pmu_v12core_ok </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_pmu_v18flash_ok </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_pmu_v15_rf_ok </item>
//  </rtree>
//  


// ----------------------  Register Item Address: aon2_ctrl_aon_eco_reg0  -------------------------
// SVD Line: 17823

unsigned int aon2_ctrl_aon_eco_reg0 __AT (0x40100110);



// ------------------------  Field Item: aon2_ctrl_aon_eco_reg0_eco_0  ----------------------------
// SVD Line: 17832

//  <item> SFDITEM_FIELD__aon2_ctrl_aon_eco_reg0_eco_0
//    <name> eco_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon_eco_reg0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon_eco_reg0 = (aon2_ctrl_aon_eco_reg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_aon_eco_reg0  -----------------------------
// SVD Line: 17823

//  <rtree> SFDITEM_REG__aon2_ctrl_aon_eco_reg0
//    <name> aon_eco_reg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100110) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon_eco_reg0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon_eco_reg0 = (aon2_ctrl_aon_eco_reg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon_eco_reg0_eco_0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: aon2_ctrl_aon_eco_reg1  -------------------------
// SVD Line: 17840

unsigned int aon2_ctrl_aon_eco_reg1 __AT (0x40100114);



// ------------------------  Field Item: aon2_ctrl_aon_eco_reg1_eco_1  ----------------------------
// SVD Line: 17849

//  <item> SFDITEM_FIELD__aon2_ctrl_aon_eco_reg1_eco_1
//    <name> eco_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100114) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon_eco_reg1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon_eco_reg1 = (aon2_ctrl_aon_eco_reg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_aon_eco_reg1  -----------------------------
// SVD Line: 17840

//  <rtree> SFDITEM_REG__aon2_ctrl_aon_eco_reg1
//    <name> aon_eco_reg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100114) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon_eco_reg1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon_eco_reg1 = (aon2_ctrl_aon_eco_reg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon_eco_reg1_eco_1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_pol0  ------------------------
// SVD Line: 17857

unsigned int aon2_ctrl_sys_wakeup_pol0 __AT (0x40100120);



// ---------------  Field Item: aon2_ctrl_sys_wakeup_pol0_reg_wakeup_pol_17to0  -------------------
// SVD Line: 17866

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol0_reg_wakeup_pol_17to0
//    <name> reg_wakeup_pol_17to0 </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40100120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_pol0 >> 0) & 0x3FFFF), ((aon2_ctrl_sys_wakeup_pol0 = (aon2_ctrl_sys_wakeup_pol0 & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_pol0  ---------------------------
// SVD Line: 17857

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol0
//    <name> sys_wakeup_pol0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100120) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_pol0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_pol0 = (aon2_ctrl_sys_wakeup_pol0 & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol0_reg_wakeup_pol_17to0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_pol1  ------------------------
// SVD Line: 17874

unsigned int aon2_ctrl_sys_wakeup_pol1 __AT (0x40100124);



// ----------------  Field Item: aon2_ctrl_sys_wakeup_pol1_reg_wakeup_pol_msb  --------------------
// SVD Line: 17883

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol1_reg_wakeup_pol_msb
//    <name> reg_wakeup_pol_msb </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40100124) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon2_ctrl_sys_wakeup_pol1 >> 0) & 0x1FF), ((aon2_ctrl_sys_wakeup_pol1 = (aon2_ctrl_sys_wakeup_pol1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_pol1  ---------------------------
// SVD Line: 17874

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol1
//    <name> sys_wakeup_pol1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100124) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_pol1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_pol1 = (aon2_ctrl_sys_wakeup_pol1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol1_reg_wakeup_pol_msb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_sys_wakeup_en0  ------------------------
// SVD Line: 17891

unsigned int aon2_ctrl_sys_wakeup_en0 __AT (0x40100128);



// ----------------  Field Item: aon2_ctrl_sys_wakeup_en0_reg_wakeup_en_17to0  --------------------
// SVD Line: 17900

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en0_reg_wakeup_en_17to0
//    <name> reg_wakeup_en_17to0 </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40100128) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_en0 >> 0) & 0x3FFFF), ((aon2_ctrl_sys_wakeup_en0 = (aon2_ctrl_sys_wakeup_en0 & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_en0  ----------------------------
// SVD Line: 17891

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_en0
//    <name> sys_wakeup_en0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100128) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_en0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_en0 = (aon2_ctrl_sys_wakeup_en0 & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en0_reg_wakeup_en_17to0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_sys_wakeup_en1  ------------------------
// SVD Line: 17908

unsigned int aon2_ctrl_sys_wakeup_en1 __AT (0x4010012C);



// -----------------  Field Item: aon2_ctrl_sys_wakeup_en1_reg_wakeup_en_msb  ---------------------
// SVD Line: 17917

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en1_reg_wakeup_en_msb
//    <name> reg_wakeup_en_msb </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x4010012C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon2_ctrl_sys_wakeup_en1 >> 0) & 0x1FF), ((aon2_ctrl_sys_wakeup_en1 = (aon2_ctrl_sys_wakeup_en1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_en1  ----------------------------
// SVD Line: 17908

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_en1
//    <name> sys_wakeup_en1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010012C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_en1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_en1 = (aon2_ctrl_sys_wakeup_en1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en1_reg_wakeup_en_msb </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_mode0  -----------------------
// SVD Line: 17925

unsigned int aon2_ctrl_sys_wakeup_mode0 __AT (0x40100130);



// ----------------  Field Item: aon2_ctrl_sys_wakeup_mode0_reg_wakeup_mode_0  --------------------
// SVD Line: 17934

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode0_reg_wakeup_mode_0
//    <name> reg_wakeup_mode_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100130) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode0 = (aon2_ctrl_sys_wakeup_mode0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_sys_wakeup_mode0  ---------------------------
// SVD Line: 17925

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode0
//    <name> sys_wakeup_mode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100130) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode0 = (aon2_ctrl_sys_wakeup_mode0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode0_reg_wakeup_mode_0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_mode1  -----------------------
// SVD Line: 17942

unsigned int aon2_ctrl_sys_wakeup_mode1 __AT (0x40100134);



// ---------------  Field Item: aon2_ctrl_sys_wakeup_mode1_reg_wakeup_mode_1_0  -------------------
// SVD Line: 17951

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode1_reg_wakeup_mode_1_0
//    <name> reg_wakeup_mode_1_0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40100134) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_sys_wakeup_mode1 >> 0) & 0xF), ((aon2_ctrl_sys_wakeup_mode1 = (aon2_ctrl_sys_wakeup_mode1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_sys_wakeup_mode1  ---------------------------
// SVD Line: 17942

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode1
//    <name> sys_wakeup_mode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100134) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode1 = (aon2_ctrl_sys_wakeup_mode1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode1_reg_wakeup_mode_1_0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_mode2  -----------------------
// SVD Line: 17959

unsigned int aon2_ctrl_sys_wakeup_mode2 __AT (0x40100138);



// ----------------  Field Item: aon2_ctrl_sys_wakeup_mode2_reg_wakeup_mode_2  --------------------
// SVD Line: 17968

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode2_reg_wakeup_mode_2
//    <name> reg_wakeup_mode_2 </name>
//    <rw> 
//    <i> [Bits 17..0] RW (@ 0x40100138) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode2 >> 0) & 0x3FFFF), ((aon2_ctrl_sys_wakeup_mode2 = (aon2_ctrl_sys_wakeup_mode2 & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_sys_wakeup_mode2  ---------------------------
// SVD Line: 17959

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode2
//    <name> sys_wakeup_mode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100138) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode2 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode2 = (aon2_ctrl_sys_wakeup_mode2 & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode2_reg_wakeup_mode_2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon2_wk_source  ------------------------
// SVD Line: 17976

unsigned int aon2_ctrl_aon2_wk_source __AT (0x40100140);



// -------------------  Field Item: aon2_ctrl_aon2_wk_source_aon2_wk_source  ----------------------
// SVD Line: 17985

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_wk_source_aon2_wk_source
//    <name> aon2_wk_source </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40100140) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_aon2_wk_source >> 0) & 0x3), ((aon2_ctrl_aon2_wk_source = (aon2_ctrl_aon2_wk_source & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_aon2_wk_source_aon2_io_wk_source  ---------------------
// SVD Line: 17991

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_wk_source_aon2_io_wk_source
//    <name> aon2_io_wk_source </name>
//    <rw> 
//    <i> [Bits 9..2] RW (@ 0x40100140) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_aon2_wk_source >> 2) & 0xFF), ((aon2_ctrl_aon2_wk_source = (aon2_ctrl_aon2_wk_source & ~(0xFFUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_aon2_wk_source  ----------------------------
// SVD Line: 17976

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_wk_source
//    <name> aon2_wk_source </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100140) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_wk_source >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_wk_source = (aon2_ctrl_aon2_wk_source & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_wk_source_aon2_wk_source </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_wk_source_aon2_io_wk_source </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_io_aon_i_low  -----------------------
// SVD Line: 17999

unsigned int aon2_ctrl_aon2_io_aon_i_low __AT (0x40100148);



// ----------------  Field Item: aon2_ctrl_aon2_io_aon_i_low_aon2_io_aon_i_low  -------------------
// SVD Line: 18008

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_low_aon2_io_aon_i_low
//    <name> aon2_io_aon_i_low </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100148) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon2_io_aon_i_low >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_io_aon_i_low = (aon2_ctrl_aon2_io_aon_i_low & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_aon2_io_aon_i_low  --------------------------
// SVD Line: 17999

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_low
//    <name> aon2_io_aon_i_low </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100148) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_io_aon_i_low >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_io_aon_i_low = (aon2_ctrl_aon2_io_aon_i_low & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_low_aon2_io_aon_i_low </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_io_aon_i_high  ----------------------
// SVD Line: 18016

unsigned int aon2_ctrl_aon2_io_aon_i_high __AT (0x4010014C);



// ---------------  Field Item: aon2_ctrl_aon2_io_aon_i_high_aon2_io_aon_i_high  ------------------
// SVD Line: 18025

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_high_aon2_io_aon_i_high
//    <name> aon2_io_aon_i_high </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4010014C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_aon2_io_aon_i_high >> 0) & 0x3F), ((aon2_ctrl_aon2_io_aon_i_high = (aon2_ctrl_aon2_io_aon_i_high & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_aon2_io_aon_i_high  --------------------------
// SVD Line: 18016

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_high
//    <name> aon2_io_aon_i_high </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010014C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_io_aon_i_high >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_io_aon_i_high = (aon2_ctrl_aon2_io_aon_i_high & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_high_aon2_io_aon_i_high </item>
//  </rtree>
//  


// ------------------------  Register Item Address: aon2_ctrl_rf_ctrl0  ---------------------------
// SVD Line: 18033

unsigned int aon2_ctrl_rf_ctrl0 __AT (0x40100160);



// ----------------------------  Register Item: aon2_ctrl_rf_ctrl0  -------------------------------
// SVD Line: 18033

//  <item> SFDITEM_REG__aon2_ctrl_rf_ctrl0
//    <name> rf_ctrl0 </name>
//    <i> [Bits 31..0] RW (@ 0x40100160) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_rf_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_rf_ctrl0 = (aon2_ctrl_rf_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: aon2_ctrl_rf_ctrl1  ---------------------------
// SVD Line: 18043

unsigned int aon2_ctrl_rf_ctrl1 __AT (0x40100164);



// --------------------  Field Item: aon2_ctrl_rf_ctrl1_reg_rcosc_trim_rtc  -----------------------
// SVD Line: 18052

//  <item> SFDITEM_FIELD__aon2_ctrl_rf_ctrl1_reg_rcosc_trim_rtc
//    <name> reg_rcosc_trim_rtc </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40100164) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_rf_ctrl1 >> 0) & 0x3F), ((aon2_ctrl_rf_ctrl1 = (aon2_ctrl_rf_ctrl1 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_rf_ctrl1_reg_rcosc_trim_fine_rtc  ---------------------
// SVD Line: 18058

//  <item> SFDITEM_FIELD__aon2_ctrl_rf_ctrl1_reg_rcosc_trim_fine_rtc
//    <name> reg_rcosc_trim_fine_rtc </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40100164) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_rf_ctrl1 >> 6) & 0x3), ((aon2_ctrl_rf_ctrl1 = (aon2_ctrl_rf_ctrl1 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: aon2_ctrl_rf_ctrl1_reg_sparertc_rtc  ------------------------
// SVD Line: 18064

//  <item> SFDITEM_FIELD__aon2_ctrl_rf_ctrl1_reg_sparertc_rtc
//    <name> reg_sparertc_rtc </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40100164) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_rf_ctrl1 >> 8) & 0x7), ((aon2_ctrl_rf_ctrl1 = (aon2_ctrl_rf_ctrl1 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon2_ctrl_rf_ctrl1  -------------------------------
// SVD Line: 18043

//  <rtree> SFDITEM_REG__aon2_ctrl_rf_ctrl1
//    <name> rf_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100164) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_rf_ctrl1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_rf_ctrl1 = (aon2_ctrl_rf_ctrl1 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_rf_ctrl1_reg_rcosc_trim_rtc </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_rf_ctrl1_reg_rcosc_trim_fine_rtc </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_rf_ctrl1_reg_sparertc_rtc </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_usb11_phy_config  -----------------------
// SVD Line: 18072

unsigned int aon2_ctrl_usb11_phy_config __AT (0x40100174);



// -------------------  Field Item: aon2_ctrl_usb11_phy_config_usb_phy_ctrl  ----------------------
// SVD Line: 18081

//  <item> SFDITEM_FIELD__aon2_ctrl_usb11_phy_config_usb_phy_ctrl
//    <name> usb_phy_ctrl </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40100174) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon2_ctrl_usb11_phy_config >> 0) & 0x1FF), ((aon2_ctrl_usb11_phy_config = (aon2_ctrl_usb11_phy_config & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_usb11_phy_config  ---------------------------
// SVD Line: 18072

//  <rtree> SFDITEM_REG__aon2_ctrl_usb11_phy_config
//    <name> usb11_phy_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100174) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_usb11_phy_config >> 0) & 0xFFFFFFFF), ((aon2_ctrl_usb11_phy_config = (aon2_ctrl_usb11_phy_config & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_usb11_phy_config_usb_phy_ctrl </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_comparator_config  -----------------------
// SVD Line: 18089

unsigned int aon2_ctrl_comparator_config __AT (0x40100178);



// ------------------  Field Item: aon2_ctrl_comparator_config_reg_lpc_ctrl  ----------------------
// SVD Line: 18098

//  <item> SFDITEM_FIELD__aon2_ctrl_comparator_config_reg_lpc_ctrl
//    <name> reg_lpc_ctrl </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40100178) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon2_ctrl_comparator_config >> 0) & 0xFFFF), ((aon2_ctrl_comparator_config = (aon2_ctrl_comparator_config & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: aon2_ctrl_comparator_config_lpc_out  ------------------------
// SVD Line: 18104

//  <item> SFDITEM_FIELD__aon2_ctrl_comparator_config_lpc_out
//    <name> lpc_out </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40100178) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_comparator_config ) </loc>
//      <o.16..16> lpc_out
//    </check>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_comparator_config  --------------------------
// SVD Line: 18089

//  <rtree> SFDITEM_REG__aon2_ctrl_comparator_config
//    <name> comparator_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100178) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_comparator_config >> 0) & 0xFFFFFFFF), ((aon2_ctrl_comparator_config = (aon2_ctrl_comparator_config & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_comparator_config_reg_lpc_ctrl </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_comparator_config_lpc_out </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_rcmfd_config_0  ------------------------
// SVD Line: 18112

unsigned int aon2_ctrl_rcmfd_config_0 __AT (0x4010017C);



// ------------------  Field Item: aon2_ctrl_rcmfd_config_0_reg_rcmfd_ctrl_0  ---------------------
// SVD Line: 18121

//  <item> SFDITEM_FIELD__aon2_ctrl_rcmfd_config_0_reg_rcmfd_ctrl_0
//    <name> reg_rcmfd_ctrl_0 </name>
//    <rw> 
//    <i> [Bits 16..0] RW (@ 0x4010017C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_rcmfd_config_0 >> 0) & 0x1FFFF), ((aon2_ctrl_rcmfd_config_0 = (aon2_ctrl_rcmfd_config_0 & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_rcmfd_config_0  ----------------------------
// SVD Line: 18112

//  <rtree> SFDITEM_REG__aon2_ctrl_rcmfd_config_0
//    <name> rcmfd_config_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010017C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_rcmfd_config_0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_rcmfd_config_0 = (aon2_ctrl_rcmfd_config_0 & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_rcmfd_config_0_reg_rcmfd_ctrl_0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_rcmfd_config_1  ------------------------
// SVD Line: 18129

unsigned int aon2_ctrl_rcmfd_config_1 __AT (0x40100180);



// ------------------  Field Item: aon2_ctrl_rcmfd_config_1_reg_rcmfd_ctrl_1  ---------------------
// SVD Line: 18138

//  <item> SFDITEM_FIELD__aon2_ctrl_rcmfd_config_1_reg_rcmfd_ctrl_1
//    <name> reg_rcmfd_ctrl_1 </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x40100180) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_rcmfd_config_1 >> 0) & 0xFFFFFF), ((aon2_ctrl_rcmfd_config_1 = (aon2_ctrl_rcmfd_config_1 & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_rcmfd_config_1  ----------------------------
// SVD Line: 18129

//  <rtree> SFDITEM_REG__aon2_ctrl_rcmfd_config_1
//    <name> rcmfd_config_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100180) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_rcmfd_config_1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_rcmfd_config_1 = (aon2_ctrl_rcmfd_config_1 & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_rcmfd_config_1_reg_rcmfd_ctrl_1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_dly_fact2lact  -------------------------
// SVD Line: 18146

unsigned int aon2_ctrl_dly_fact2lact __AT (0x40100190);



// ----------------  Field Item: aon2_ctrl_dly_fact2lact_dly_sys_pd_fact2lact  --------------------
// SVD Line: 18155

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_fact2lact_dly_sys_pd_fact2lact
//    <name> dly_sys_pd_fact2lact </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40100190) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_fact2lact >> 0) & 0xF), ((aon2_ctrl_dly_fact2lact = (aon2_ctrl_dly_fact2lact & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_dly_fact2lact  ----------------------------
// SVD Line: 18146

//  <rtree> SFDITEM_REG__aon2_ctrl_dly_fact2lact
//    <name> dly_fact2lact </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100190) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_dly_fact2lact >> 0) & 0xFFFFFFFF), ((aon2_ctrl_dly_fact2lact = (aon2_ctrl_dly_fact2lact & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_fact2lact_dly_sys_pd_fact2lact </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_dly_lact2fact  -------------------------
// SVD Line: 18163

unsigned int aon2_ctrl_dly_lact2fact __AT (0x40100194);



// ----------------  Field Item: aon2_ctrl_dly_lact2fact_dly_sys_pd_lact2fact  --------------------
// SVD Line: 18172

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_lact2fact_dly_sys_pd_lact2fact
//    <name> dly_sys_pd_lact2fact </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40100194) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_lact2fact >> 0) & 0xF), ((aon2_ctrl_dly_lact2fact = (aon2_ctrl_dly_lact2fact & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_dly_lact2fact  ----------------------------
// SVD Line: 18163

//  <rtree> SFDITEM_REG__aon2_ctrl_dly_lact2fact
//    <name> dly_lact2fact </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100194) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_dly_lact2fact >> 0) & 0xFFFFFFFF), ((aon2_ctrl_dly_lact2fact = (aon2_ctrl_dly_lact2fact & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_lact2fact_dly_sys_pd_lact2fact </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_dly_cact2fact_0  ------------------------
// SVD Line: 18180

unsigned int aon2_ctrl_dly_cact2fact_0 __AT (0x40100198);



// ---------------  Field Item: aon2_ctrl_dly_cact2fact_0_dly_lle_pd_cact2fact  -------------------
// SVD Line: 18189

//  <item> SFDITEM_FIELD__aon2_ctrl_dly_cact2fact_0_dly_lle_pd_cact2fact
//    <name> dly_lle_pd_cact2fact </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40100198) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_dly_cact2fact_0 >> 0) & 0xF), ((aon2_ctrl_dly_cact2fact_0 = (aon2_ctrl_dly_cact2fact_0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_dly_cact2fact_0  ---------------------------
// SVD Line: 18180

//  <rtree> SFDITEM_REG__aon2_ctrl_dly_cact2fact_0
//    <name> dly_cact2fact_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100198) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_dly_cact2fact_0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_dly_cact2fact_0 = (aon2_ctrl_dly_cact2fact_0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_dly_cact2fact_0_dly_lle_pd_cact2fact </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_sleep_ctrl_1  -----------------------
// SVD Line: 18197

unsigned int aon2_ctrl_aon2_sleep_ctrl_1 __AT (0x401001A8);



// ------------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2slp_p  ---------------------
// SVD Line: 18206

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2slp_p
//    <name> sw_cact2slp_p </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.0..0> sw_cact2slp_p
//    </check>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2fact_p  ---------------------
// SVD Line: 18212

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2fact_p
//    <name> sw_cact2fact_p </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.1..1> sw_cact2fact_p
//    </check>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sw_fact2lact_p  ---------------------
// SVD Line: 18218

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_fact2lact_p
//    <name> sw_fact2lact_p </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.2..2> sw_fact2lact_p
//    </check>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_start_p  -----------------
// SVD Line: 18224

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_start_p
//    <name> aon2_sleep_cnt_start_p </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.3..3> aon2_sleep_cnt_start_p
//    </check>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_clr_p  ------------------
// SVD Line: 18230

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_clr_p
//    <name> aon2_sleep_cnt_clr_p </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.4..4> aon2_sleep_cnt_clr_p
//    </check>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sel_clkrf_rcn_lle_hw_clr  ----------------
// SVD Line: 18236

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clkrf_rcn_lle_hw_clr
//    <name> sel_clkrf_rcn_lle_hw_clr </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.5..5> sel_clkrf_rcn_lle_hw_clr
//    </check>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sel_clkrf_rcn_lle_sw  ------------------
// SVD Line: 18242

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clkrf_rcn_lle_sw
//    <name> sel_clkrf_rcn_lle_sw </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.6..6> sel_clkrf_rcn_lle_sw
//    </check>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sel_clkrf_rcn_lle_mode  -----------------
// SVD Line: 18248

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clkrf_rcn_lle_mode
//    <name> sel_clkrf_rcn_lle_mode </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.7..7> sel_clkrf_rcn_lle_mode
//    </check>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_time_tgt_valid  ---------------
// SVD Line: 18254

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_time_tgt_valid
//    <name> aon2_sleep_time_tgt_valid </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.8..8> aon2_sleep_time_tgt_valid
//    </check>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_fact2slp_fast  ---------------------
// SVD Line: 18260

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_fact2slp_fast
//    <name> fact2slp_fast </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.9..9> fact2slp_fast
//    </check>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sel_sys_llepd  ---------------------
// SVD Line: 18266

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_sys_llepd
//    <name> sel_sys_llepd </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.10..10> sel_sys_llepd
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sel_clk_lle_sram1  -------------------
// SVD Line: 18272

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clk_lle_sram1
//    <name> sel_clk_lle_sram1 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.11..11> sel_clk_lle_sram1
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sel_clk_lle_sram2  -------------------
// SVD Line: 18278

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clk_lle_sram2
//    <name> sel_clk_lle_sram2 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.12..12> sel_clk_lle_sram2
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sel_clk_lle_sram3  -------------------
// SVD Line: 18284

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clk_lle_sram3
//    <name> sel_clk_lle_sram3 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.13..13> sel_clk_lle_sram3
//    </check>
//  </item>
//  


// --------------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_io_latch  ------------------------
// SVD Line: 18290

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_io_latch
//    <name> io_latch </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.14..14> io_latch
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_io_ds  -------------------------
// SVD Line: 18296

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_io_ds
//    <name> io_ds </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.15..15> io_ds
//    </check>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_aon2_wk_source_en_p  ------------------
// SVD Line: 18302

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_wk_source_en_p
//    <name> aon2_wk_source_en_p </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.16..16> aon2_wk_source_en_p
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_reg_rcmfd_cg_mode  -------------------
// SVD Line: 18308

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_reg_rcmfd_cg_mode
//    <name> reg_rcmfd_cg_mode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.17..17> reg_rcmfd_cg_mode
//    </check>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_reg_rcmfd_cg  ----------------------
// SVD Line: 18314

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_reg_rcmfd_cg
//    <name> reg_rcmfd_cg </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.18..18> reg_rcmfd_cg
//    </check>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_reg_slp_ctrl  ----------------------
// SVD Line: 18320

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_reg_slp_ctrl
//    <name> reg_slp_ctrl </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.19..19> reg_slp_ctrl
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_pll_en_reg  -----------------------
// SVD Line: 18326

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_pll_en_reg
//    <name> pll_en_reg </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x401001A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.20..20> pll_en_reg
//    </check>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_aon2_sleep_ctrl_1  --------------------------
// SVD Line: 18197

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_sleep_ctrl_1
//    <name> aon2_sleep_ctrl_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401001A8) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_sleep_ctrl_1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_sleep_ctrl_1 = (aon2_ctrl_aon2_sleep_ctrl_1 & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2slp_p </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2fact_p </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_fact2lact_p </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_start_p </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_clr_p </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clkrf_rcn_lle_hw_clr </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clkrf_rcn_lle_sw </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clkrf_rcn_lle_mode </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_time_tgt_valid </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_fact2slp_fast </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_sys_llepd </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clk_lle_sram1 </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clk_lle_sram2 </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sel_clk_lle_sram3 </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_io_latch </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_io_ds </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_wk_source_en_p </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_reg_rcmfd_cg_mode </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_reg_rcmfd_cg </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_reg_slp_ctrl </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_pll_en_reg </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_sleep_cnt_rd  -----------------------
// SVD Line: 18334

unsigned int aon2_ctrl_aon2_sleep_cnt_rd __AT (0x401001AC);



// -----------------  Field Item: aon2_ctrl_aon2_sleep_cnt_rd_aon2_sleep_cnt  ---------------------
// SVD Line: 18343

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_cnt_rd_aon2_sleep_cnt
//    <name> aon2_sleep_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401001AC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon2_sleep_cnt_rd >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_sleep_cnt_rd = (aon2_ctrl_aon2_sleep_cnt_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_aon2_sleep_cnt_rd  --------------------------
// SVD Line: 18334

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_sleep_cnt_rd
//    <name> aon2_sleep_cnt_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401001AC) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_sleep_cnt_rd >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_sleep_cnt_rd = (aon2_ctrl_aon2_sleep_cnt_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_cnt_rd_aon2_sleep_cnt </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: aon2_ctrl  -----------------------------------
// SVD Line: 17313

//  <view> aon2_ctrl
//    <name> aon2_ctrl </name>
//    <item> SFDITEM_REG__aon2_ctrl_power_act_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_power_act_ctrl1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_power_slp_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_power_slp_ctrl1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_dly_slp2act_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_dly_slp2act_ctrl1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_dly_act2slp_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_dly_act2slp_ctrl1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_pwr_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg4 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg6 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg7 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg8 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg9 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg10 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg_rd11 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg_rd12 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg_rd13 </item>
//    <item> SFDITEM_REG__aon2_ctrl_pwr_ctrl_status0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon_eco_reg0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon_eco_reg1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_en0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_en1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode2 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_wk_source </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_low </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_high </item>
//    <item> SFDITEM_REG__aon2_ctrl_rf_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_rf_ctrl1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_usb11_phy_config </item>
//    <item> SFDITEM_REG__aon2_ctrl_comparator_config </item>
//    <item> SFDITEM_REG__aon2_ctrl_rcmfd_config_0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_rcmfd_config_1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_dly_fact2lact </item>
//    <item> SFDITEM_REG__aon2_ctrl_dly_lact2fact </item>
//    <item> SFDITEM_REG__aon2_ctrl_dly_cact2fact_0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_sleep_ctrl_1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_sleep_cnt_rd </item>
//  </view>
//  


// -----------------------------  Register Item Address: PDM_reg0  --------------------------------
// SVD Line: 18364

unsigned int PDM_reg0 __AT (0x40008000);



// ----------------------------  Field Item: PDM_reg0_int_dma_cfg  --------------------------------
// SVD Line: 18373

//  <item> SFDITEM_FIELD__PDM_reg0_int_dma_cfg
//    <name> int_dma_cfg </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40008000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((PDM_reg0 >> 0) & 0x7), ((PDM_reg0 = (PDM_reg0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: PDM_reg0_fifo_clr_reg  -------------------------------
// SVD Line: 18379

//  <item> SFDITEM_FIELD__PDM_reg0_fifo_clr_reg
//    <name> fifo_clr_reg </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40008000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) PDM_reg0 ) </loc>
//      <o.3..3> fifo_clr_reg
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PDM_reg0  ------------------------------------
// SVD Line: 18364

//  <rtree> SFDITEM_REG__PDM_reg0
//    <name> reg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008000) reg description: </i>
//    <loc> ( (unsigned int)((PDM_reg0 >> 0) & 0xFFFFFFFF), ((PDM_reg0 = (PDM_reg0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PDM_reg0_int_dma_cfg </item>
//    <item> SFDITEM_FIELD__PDM_reg0_fifo_clr_reg </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PDM_reg1  --------------------------------
// SVD Line: 18387

unsigned int PDM_reg1 __AT (0x40008004);



// ----------------------------  Field Item: PDM_reg1_dmic0_scale  --------------------------------
// SVD Line: 18396

//  <item> SFDITEM_FIELD__PDM_reg1_dmic0_scale
//    <name> dmic0_scale </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40008004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((PDM_reg1 >> 0) & 0xFF), ((PDM_reg1 = (PDM_reg1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: PDM_reg1_dmic0_dcoff1  -------------------------------
// SVD Line: 18402

//  <item> SFDITEM_FIELD__PDM_reg1_dmic0_dcoff1
//    <name> dmic0_dcoff1 </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40008004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((PDM_reg1 >> 8) & 0xFF), ((PDM_reg1 = (PDM_reg1 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: PDM_reg1_dmic0_dcoff2  -------------------------------
// SVD Line: 18408

//  <item> SFDITEM_FIELD__PDM_reg1_dmic0_dcoff2
//    <name> dmic0_dcoff2 </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40008004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((PDM_reg1 >> 16) & 0xFF), ((PDM_reg1 = (PDM_reg1 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: PDM_reg1_dmic0_dcoff3  -------------------------------
// SVD Line: 18414

//  <item> SFDITEM_FIELD__PDM_reg1_dmic0_dcoff3
//    <name> dmic0_dcoff3 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40008004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((PDM_reg1 >> 24) & 0xFF), ((PDM_reg1 = (PDM_reg1 & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PDM_reg1  ------------------------------------
// SVD Line: 18387

//  <rtree> SFDITEM_REG__PDM_reg1
//    <name> reg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008004) reg description: </i>
//    <loc> ( (unsigned int)((PDM_reg1 >> 0) & 0xFFFFFFFF), ((PDM_reg1 = (PDM_reg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PDM_reg1_dmic0_scale </item>
//    <item> SFDITEM_FIELD__PDM_reg1_dmic0_dcoff1 </item>
//    <item> SFDITEM_FIELD__PDM_reg1_dmic0_dcoff2 </item>
//    <item> SFDITEM_FIELD__PDM_reg1_dmic0_dcoff3 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PDM_reg8  --------------------------------
// SVD Line: 18422

unsigned int PDM_reg8 __AT (0x40008020);



// --------------------------------  Field Item: PDM_reg8_reg8  -----------------------------------
// SVD Line: 18431

//  <item> SFDITEM_FIELD__PDM_reg8_reg8
//    <name> reg8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((PDM_reg8 >> 0) & 0xFFFFFFFF), ((PDM_reg8 = (PDM_reg8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PDM_reg8  ------------------------------------
// SVD Line: 18422

//  <rtree> SFDITEM_REG__PDM_reg8
//    <name> reg8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008020) reg description: </i>
//    <loc> ( (unsigned int)((PDM_reg8 >> 0) & 0xFFFFFFFF), ((PDM_reg8 = (PDM_reg8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PDM_reg8_reg8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PDM_reg9  --------------------------------
// SVD Line: 18439

unsigned int PDM_reg9 __AT (0x40008024);



// --------------------------------  Field Item: PDM_reg9_data  -----------------------------------
// SVD Line: 18448

//  <item> SFDITEM_FIELD__PDM_reg9_data
//    <name> data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((PDM_reg9 >> 0) & 0xFFFFFFFF), ((PDM_reg9 = (PDM_reg9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PDM_reg9  ------------------------------------
// SVD Line: 18439

//  <rtree> SFDITEM_REG__PDM_reg9
//    <name> reg9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40008024) reg description: </i>
//    <loc> ( (unsigned int)((PDM_reg9 >> 0) & 0xFFFFFFFF), ((PDM_reg9 = (PDM_reg9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PDM_reg9_data </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: PDM  --------------------------------------
// SVD Line: 18353

//  <view> PDM
//    <name> PDM </name>
//    <item> SFDITEM_REG__PDM_reg0 </item>
//    <item> SFDITEM_REG__PDM_reg1 </item>
//    <item> SFDITEM_REG__PDM_reg8 </item>
//    <item> SFDITEM_REG__PDM_reg9 </item>
//  </view>
//  


// ------------------------  Register Item Address: qdec_channel0_ctrl  ---------------------------
// SVD Line: 18469

unsigned int qdec_channel0_ctrl __AT (0x40009000);



// ------------------------  Field Item: qdec_channel0_ctrl_clken_cmb  ----------------------------
// SVD Line: 18478

//  <item> SFDITEM_FIELD__qdec_channel0_ctrl_clken_cmb
//    <name> clken_cmb </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_ctrl ) </loc>
//      <o.0..0> clken_cmb
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel0_ctrl_clkdis_cmb  ---------------------------
// SVD Line: 18484

//  <item> SFDITEM_FIELD__qdec_channel0_ctrl_clkdis_cmb
//    <name> clkdis_cmb </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_ctrl ) </loc>
//      <o.1..1> clkdis_cmb
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel0_ctrl_swtrig_mem  ---------------------------
// SVD Line: 18490

//  <item> SFDITEM_FIELD__qdec_channel0_ctrl_swtrig_mem
//    <name> swtrig_mem </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_ctrl ) </loc>
//      <o.2..2> swtrig_mem
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0_ctrl  -------------------------------
// SVD Line: 18469

//  <rtree> SFDITEM_REG__qdec_channel0_ctrl
//    <name> channel0_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009000) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel0_ctrl = (qdec_channel0_ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_ctrl_clken_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel0_ctrl_clkdis_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel0_ctrl_swtrig_mem </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel0_mode  ---------------------------
// SVD Line: 18498

unsigned int qdec_channel0_mode __AT (0x40009004);



// --------------------------  Field Item: qdec_channel0_mode_tcclks  -----------------------------
// SVD Line: 18507

//  <item> SFDITEM_FIELD__qdec_channel0_mode_tcclks
//    <name> tcclks </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 0) & 0x7), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel0_mode_clki  ------------------------------
// SVD Line: 18513

//  <item> SFDITEM_FIELD__qdec_channel0_mode_clki
//    <name> clki </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.3..3> clki
//    </check>
//  </item>
//  


// --------------------------  Field Item: qdec_channel0_mode_burst  ------------------------------
// SVD Line: 18519

//  <item> SFDITEM_FIELD__qdec_channel0_mode_burst
//    <name> burst </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 4) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel0_mode_cpcstop  -----------------------------
// SVD Line: 18525

//  <item> SFDITEM_FIELD__qdec_channel0_mode_cpcstop
//    <name> cpcstop </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.6..6> cpcstop
//    </check>
//  </item>
//  


// --------------------------  Field Item: qdec_channel0_mode_cpcdis  -----------------------------
// SVD Line: 18531

//  <item> SFDITEM_FIELD__qdec_channel0_mode_cpcdis
//    <name> cpcdis </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.7..7> cpcdis
//    </check>
//  </item>
//  


// -------------------------  Field Item: qdec_channel0_mode_etrgedg  -----------------------------
// SVD Line: 18537

//  <item> SFDITEM_FIELD__qdec_channel0_mode_etrgedg
//    <name> etrgedg </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 8) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel0_mode_etrg  ------------------------------
// SVD Line: 18543

//  <item> SFDITEM_FIELD__qdec_channel0_mode_etrg
//    <name> etrg </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 10) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel0_mode_entrg  ------------------------------
// SVD Line: 18549

//  <item> SFDITEM_FIELD__qdec_channel0_mode_entrg
//    <name> entrg </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.12..12> entrg
//    </check>
//  </item>
//  


// -----------------------  Field Item: qdec_channel0_mode_mode_up_down  --------------------------
// SVD Line: 18555

//  <item> SFDITEM_FIELD__qdec_channel0_mode_mode_up_down
//    <name> mode_up_down </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.13..13> mode_up_down
//    </check>
//  </item>
//  


// --------------------------  Field Item: qdec_channel0_mode_cpctrg  -----------------------------
// SVD Line: 18561

//  <item> SFDITEM_FIELD__qdec_channel0_mode_cpctrg
//    <name> cpctrg </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.14..14> cpctrg
//    </check>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel0_mode_wave  ------------------------------
// SVD Line: 18567

//  <item> SFDITEM_FIELD__qdec_channel0_mode_wave
//    <name> wave </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.15..15> wave
//    </check>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel0_mode_acpa  ------------------------------
// SVD Line: 18573

//  <item> SFDITEM_FIELD__qdec_channel0_mode_acpa
//    <name> acpa </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 16) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel0_mode_acpc  ------------------------------
// SVD Line: 18579

//  <item> SFDITEM_FIELD__qdec_channel0_mode_acpc
//    <name> acpc </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 18) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel0_mode_aetrg  ------------------------------
// SVD Line: 18585

//  <item> SFDITEM_FIELD__qdec_channel0_mode_aetrg
//    <name> aetrg </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 20) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel0_mode_astrg  ------------------------------
// SVD Line: 18591

//  <item> SFDITEM_FIELD__qdec_channel0_mode_astrg
//    <name> astrg </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 22) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel0_mode_bcpb  ------------------------------
// SVD Line: 18597

//  <item> SFDITEM_FIELD__qdec_channel0_mode_bcpb
//    <name> bcpb </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 24) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel0_mode_bcpc  ------------------------------
// SVD Line: 18603

//  <item> SFDITEM_FIELD__qdec_channel0_mode_bcpc
//    <name> bcpc </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 26) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel0_mode_betrg  ------------------------------
// SVD Line: 18609

//  <item> SFDITEM_FIELD__qdec_channel0_mode_betrg
//    <name> betrg </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 28) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel0_mode_bswtrg  -----------------------------
// SVD Line: 18615

//  <item> SFDITEM_FIELD__qdec_channel0_mode_bswtrg
//    <name> bswtrg </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 30) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0_mode  -------------------------------
// SVD Line: 18498

//  <rtree> SFDITEM_REG__qdec_channel0_mode
//    <name> channel0_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009004) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_mode >> 0) & 0xFFFFFFFF), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_tcclks </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_clki </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_burst </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_cpcstop </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_cpcdis </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_etrgedg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_etrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_entrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_mode_up_down </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_cpctrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_wave </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_acpa </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_acpc </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_aetrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_astrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_bcpb </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_bcpc </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_betrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_bswtrg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel0_step  ---------------------------
// SVD Line: 18623

unsigned int qdec_channel0_step __AT (0x40009008);



// -------------------------  Field Item: qdec_channel0_step_step_en  -----------------------------
// SVD Line: 18632

//  <item> SFDITEM_FIELD__qdec_channel0_step_step_en
//    <name> step_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_step ) </loc>
//      <o.0..0> step_en
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel0_step_step_down  ----------------------------
// SVD Line: 18638

//  <item> SFDITEM_FIELD__qdec_channel0_step_step_down
//    <name> step_down </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_step ) </loc>
//      <o.1..1> step_down
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel0_step_dma_req_a_mask  -------------------------
// SVD Line: 18644

//  <item> SFDITEM_FIELD__qdec_channel0_step_dma_req_a_mask
//    <name> dma_req_a_mask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_step ) </loc>
//      <o.2..2> dma_req_a_mask
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel0_step_dma_req_b_mask  -------------------------
// SVD Line: 18650

//  <item> SFDITEM_FIELD__qdec_channel0_step_dma_req_b_mask
//    <name> dma_req_b_mask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_step ) </loc>
//      <o.3..3> dma_req_b_mask
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0_step  -------------------------------
// SVD Line: 18623

//  <rtree> SFDITEM_REG__qdec_channel0_step
//    <name> channel0_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009008) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_step >> 0) & 0xFFFFFFFF), ((qdec_channel0_step = (qdec_channel0_step & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_step_step_en </item>
//    <item> SFDITEM_FIELD__qdec_channel0_step_step_down </item>
//    <item> SFDITEM_FIELD__qdec_channel0_step_dma_req_a_mask </item>
//    <item> SFDITEM_FIELD__qdec_channel0_step_dma_req_b_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel0_read_rab  -------------------------
// SVD Line: 18658

unsigned int qdec_channel0_read_rab __AT (0x4000900C);



// ------------------------  Field Item: qdec_channel0_read_rab_tc_rab  ---------------------------
// SVD Line: 18667

//  <item> SFDITEM_FIELD__qdec_channel0_read_rab_tc_rab
//    <name> tc_rab </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000900C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0_read_rab >> 0) & 0xFFFF), ((qdec_channel0_read_rab = (qdec_channel0_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: qdec_channel0_read_rab  -----------------------------
// SVD Line: 18658

//  <rtree> SFDITEM_REG__qdec_channel0_read_rab
//    <name> channel0_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000900C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel0_read_rab = (qdec_channel0_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_read_rab_tc_rab </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel0_read_tc  --------------------------
// SVD Line: 18675

unsigned int qdec_channel0_read_tc __AT (0x40009010);



// -------------------------  Field Item: qdec_channel0_read_tc_tc_cv  ----------------------------
// SVD Line: 18684

//  <item> SFDITEM_FIELD__qdec_channel0_read_tc_tc_cv
//    <name> tc_cv </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0_read_tc >> 0) & 0xFFFF), ((qdec_channel0_read_tc = (qdec_channel0_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0_read_tc  -----------------------------
// SVD Line: 18675

//  <rtree> SFDITEM_REG__qdec_channel0_read_tc
//    <name> channel0_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009010) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel0_read_tc = (qdec_channel0_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_read_tc_tc_cv </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0write_a  --------------------------
// SVD Line: 18692

unsigned int qdec_channel0write_a __AT (0x40009014);



// -------------------------  Field Item: qdec_channel0write_a_tc_ra  -----------------------------
// SVD Line: 18701

//  <item> SFDITEM_FIELD__qdec_channel0write_a_tc_ra
//    <name> tc_ra </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0write_a >> 0) & 0xFFFF), ((qdec_channel0write_a = (qdec_channel0write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0write_a  ------------------------------
// SVD Line: 18692

//  <rtree> SFDITEM_REG__qdec_channel0write_a
//    <name> channel0write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009014) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0write_a >> 0) & 0xFFFFFFFF), ((qdec_channel0write_a = (qdec_channel0write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0write_a_tc_ra </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0write_b  --------------------------
// SVD Line: 18709

unsigned int qdec_channel0write_b __AT (0x40009018);



// -------------------------  Field Item: qdec_channel0write_b_tc_rb  -----------------------------
// SVD Line: 18718

//  <item> SFDITEM_FIELD__qdec_channel0write_b_tc_rb
//    <name> tc_rb </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0write_b >> 0) & 0xFFFF), ((qdec_channel0write_b = (qdec_channel0write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0write_b  ------------------------------
// SVD Line: 18709

//  <rtree> SFDITEM_REG__qdec_channel0write_b
//    <name> channel0write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009018) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0write_b >> 0) & 0xFFFFFFFF), ((qdec_channel0write_b = (qdec_channel0write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0write_b_tc_rb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0write_c  --------------------------
// SVD Line: 18726

unsigned int qdec_channel0write_c __AT (0x4000901C);



// -------------------------  Field Item: qdec_channel0write_c_tc_rc  -----------------------------
// SVD Line: 18735

//  <item> SFDITEM_FIELD__qdec_channel0write_c_tc_rc
//    <name> tc_rc </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000901C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0write_c >> 0) & 0xFFFF), ((qdec_channel0write_c = (qdec_channel0write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0write_c  ------------------------------
// SVD Line: 18726

//  <rtree> SFDITEM_REG__qdec_channel0write_c
//    <name> channel0write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000901C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0write_c >> 0) & 0xFFFFFFFF), ((qdec_channel0write_c = (qdec_channel0write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0write_c_tc_rc </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel0tiob0_rd  --------------------------
// SVD Line: 18743

unsigned int qdec_channel0tiob0_rd __AT (0x40009020);



// -------------------------  Field Item: qdec_channel0tiob0_rd_tc_sr  ----------------------------
// SVD Line: 18752

//  <item> SFDITEM_FIELD__qdec_channel0tiob0_rd_tc_sr
//    <name> tc_sr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0tiob0_rd >> 0) & 0x3FF), ((qdec_channel0tiob0_rd = (qdec_channel0tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0tiob0_rd  -----------------------------
// SVD Line: 18743

//  <rtree> SFDITEM_REG__qdec_channel0tiob0_rd
//    <name> channel0tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009020) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel0tiob0_rd = (qdec_channel0tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0tiob0_rd_tc_sr </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0int_en  ---------------------------
// SVD Line: 18760

unsigned int qdec_channel0int_en __AT (0x40009024);



// ----------------------  Field Item: qdec_channel0int_en_tc_imr_enable  -------------------------
// SVD Line: 18769

//  <item> SFDITEM_FIELD__qdec_channel0int_en_tc_imr_enable
//    <name> tc_imr_enable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0int_en >> 0) & 0x3FF), ((qdec_channel0int_en = (qdec_channel0int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0int_en  ------------------------------
// SVD Line: 18760

//  <rtree> SFDITEM_REG__qdec_channel0int_en
//    <name> channel0int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009024) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0int_en >> 0) & 0xFFFFFFFF), ((qdec_channel0int_en = (qdec_channel0int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0int_en_tc_imr_enable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0int_dis  --------------------------
// SVD Line: 18777

unsigned int qdec_channel0int_dis __AT (0x40009028);



// ---------------------  Field Item: qdec_channel0int_dis_tc_imr_disable  ------------------------
// SVD Line: 18786

//  <item> SFDITEM_FIELD__qdec_channel0int_dis_tc_imr_disable
//    <name> tc_imr_disable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0int_dis >> 0) & 0x3FF), ((qdec_channel0int_dis = (qdec_channel0int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0int_dis  ------------------------------
// SVD Line: 18777

//  <rtree> SFDITEM_REG__qdec_channel0int_dis
//    <name> channel0int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009028) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel0int_dis = (qdec_channel0int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0int_dis_tc_imr_disable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0int_rd  ---------------------------
// SVD Line: 18794

unsigned int qdec_channel0int_rd __AT (0x4000902C);



// -------------------------  Field Item: qdec_channel0int_rd_tc_imr  -----------------------------
// SVD Line: 18803

//  <item> SFDITEM_FIELD__qdec_channel0int_rd_tc_imr
//    <name> tc_imr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000902C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0int_rd >> 0) & 0x3FF), ((qdec_channel0int_rd = (qdec_channel0int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0int_rd  ------------------------------
// SVD Line: 18794

//  <rtree> SFDITEM_REG__qdec_channel0int_rd
//    <name> channel0int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000902C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel0int_rd = (qdec_channel0int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0int_rd_tc_imr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel1_ctrl  ---------------------------
// SVD Line: 18811

unsigned int qdec_channel1_ctrl __AT (0x40009040);



// ------------------------  Field Item: qdec_channel1_ctrl_clken_cmb  ----------------------------
// SVD Line: 18820

//  <item> SFDITEM_FIELD__qdec_channel1_ctrl_clken_cmb
//    <name> clken_cmb </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_ctrl ) </loc>
//      <o.0..0> clken_cmb
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel1_ctrl_clkdis_cmb  ---------------------------
// SVD Line: 18826

//  <item> SFDITEM_FIELD__qdec_channel1_ctrl_clkdis_cmb
//    <name> clkdis_cmb </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_ctrl ) </loc>
//      <o.1..1> clkdis_cmb
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel1_ctrl_swtrig_mem  ---------------------------
// SVD Line: 18832

//  <item> SFDITEM_FIELD__qdec_channel1_ctrl_swtrig_mem
//    <name> swtrig_mem </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_ctrl ) </loc>
//      <o.2..2> swtrig_mem
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1_ctrl  -------------------------------
// SVD Line: 18811

//  <rtree> SFDITEM_REG__qdec_channel1_ctrl
//    <name> channel1_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009040) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel1_ctrl = (qdec_channel1_ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_ctrl_clken_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel1_ctrl_clkdis_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel1_ctrl_swtrig_mem </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel1_mode  ---------------------------
// SVD Line: 18840

unsigned int qdec_channel1_mode __AT (0x40009044);



// --------------------------  Field Item: qdec_channel1_mode_tcclks  -----------------------------
// SVD Line: 18849

//  <item> SFDITEM_FIELD__qdec_channel1_mode_tcclks
//    <name> tcclks </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 0) & 0x7), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel1_mode_clki  ------------------------------
// SVD Line: 18855

//  <item> SFDITEM_FIELD__qdec_channel1_mode_clki
//    <name> clki </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.3..3> clki
//    </check>
//  </item>
//  


// --------------------------  Field Item: qdec_channel1_mode_burst  ------------------------------
// SVD Line: 18861

//  <item> SFDITEM_FIELD__qdec_channel1_mode_burst
//    <name> burst </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 4) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel1_mode_cpcstop  -----------------------------
// SVD Line: 18867

//  <item> SFDITEM_FIELD__qdec_channel1_mode_cpcstop
//    <name> cpcstop </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.6..6> cpcstop
//    </check>
//  </item>
//  


// --------------------------  Field Item: qdec_channel1_mode_cpcdis  -----------------------------
// SVD Line: 18873

//  <item> SFDITEM_FIELD__qdec_channel1_mode_cpcdis
//    <name> cpcdis </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.7..7> cpcdis
//    </check>
//  </item>
//  


// -------------------------  Field Item: qdec_channel1_mode_etrgedg  -----------------------------
// SVD Line: 18879

//  <item> SFDITEM_FIELD__qdec_channel1_mode_etrgedg
//    <name> etrgedg </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 8) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel1_mode_etrg  ------------------------------
// SVD Line: 18885

//  <item> SFDITEM_FIELD__qdec_channel1_mode_etrg
//    <name> etrg </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 10) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel1_mode_entrg  ------------------------------
// SVD Line: 18891

//  <item> SFDITEM_FIELD__qdec_channel1_mode_entrg
//    <name> entrg </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.12..12> entrg
//    </check>
//  </item>
//  


// -----------------------  Field Item: qdec_channel1_mode_mode_up_down  --------------------------
// SVD Line: 18897

//  <item> SFDITEM_FIELD__qdec_channel1_mode_mode_up_down
//    <name> mode_up_down </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.13..13> mode_up_down
//    </check>
//  </item>
//  


// --------------------------  Field Item: qdec_channel1_mode_cpctrg  -----------------------------
// SVD Line: 18903

//  <item> SFDITEM_FIELD__qdec_channel1_mode_cpctrg
//    <name> cpctrg </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.14..14> cpctrg
//    </check>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel1_mode_wave  ------------------------------
// SVD Line: 18909

//  <item> SFDITEM_FIELD__qdec_channel1_mode_wave
//    <name> wave </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.15..15> wave
//    </check>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel1_mode_acpa  ------------------------------
// SVD Line: 18915

//  <item> SFDITEM_FIELD__qdec_channel1_mode_acpa
//    <name> acpa </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 16) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel1_mode_acpc  ------------------------------
// SVD Line: 18921

//  <item> SFDITEM_FIELD__qdec_channel1_mode_acpc
//    <name> acpc </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 18) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel1_mode_aetrg  ------------------------------
// SVD Line: 18927

//  <item> SFDITEM_FIELD__qdec_channel1_mode_aetrg
//    <name> aetrg </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 20) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel1_mode_astrg  ------------------------------
// SVD Line: 18933

//  <item> SFDITEM_FIELD__qdec_channel1_mode_astrg
//    <name> astrg </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 22) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel1_mode_bcpb  ------------------------------
// SVD Line: 18939

//  <item> SFDITEM_FIELD__qdec_channel1_mode_bcpb
//    <name> bcpb </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 24) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel1_mode_bcpc  ------------------------------
// SVD Line: 18945

//  <item> SFDITEM_FIELD__qdec_channel1_mode_bcpc
//    <name> bcpc </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 26) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel1_mode_betrg  ------------------------------
// SVD Line: 18951

//  <item> SFDITEM_FIELD__qdec_channel1_mode_betrg
//    <name> betrg </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 28) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel1_mode_bswtrg  -----------------------------
// SVD Line: 18957

//  <item> SFDITEM_FIELD__qdec_channel1_mode_bswtrg
//    <name> bswtrg </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 30) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1_mode  -------------------------------
// SVD Line: 18840

//  <rtree> SFDITEM_REG__qdec_channel1_mode
//    <name> channel1_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009044) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_mode >> 0) & 0xFFFFFFFF), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_tcclks </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_clki </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_burst </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_cpcstop </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_cpcdis </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_etrgedg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_etrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_entrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_mode_up_down </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_cpctrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_wave </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_acpa </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_acpc </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_aetrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_astrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_bcpb </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_bcpc </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_betrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_bswtrg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel1_step  ---------------------------
// SVD Line: 18965

unsigned int qdec_channel1_step __AT (0x40009048);



// -------------------------  Field Item: qdec_channel1_step_step_en  -----------------------------
// SVD Line: 18974

//  <item> SFDITEM_FIELD__qdec_channel1_step_step_en
//    <name> step_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_step ) </loc>
//      <o.0..0> step_en
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel1_step_step_down  ----------------------------
// SVD Line: 18980

//  <item> SFDITEM_FIELD__qdec_channel1_step_step_down
//    <name> step_down </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_step ) </loc>
//      <o.1..1> step_down
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel1_step_dma_req_a_mask  -------------------------
// SVD Line: 18986

//  <item> SFDITEM_FIELD__qdec_channel1_step_dma_req_a_mask
//    <name> dma_req_a_mask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_step ) </loc>
//      <o.2..2> dma_req_a_mask
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel1_step_dma_req_b_mask  -------------------------
// SVD Line: 18992

//  <item> SFDITEM_FIELD__qdec_channel1_step_dma_req_b_mask
//    <name> dma_req_b_mask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_step ) </loc>
//      <o.3..3> dma_req_b_mask
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1_step  -------------------------------
// SVD Line: 18965

//  <rtree> SFDITEM_REG__qdec_channel1_step
//    <name> channel1_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009048) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_step >> 0) & 0xFFFFFFFF), ((qdec_channel1_step = (qdec_channel1_step & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_step_step_en </item>
//    <item> SFDITEM_FIELD__qdec_channel1_step_step_down </item>
//    <item> SFDITEM_FIELD__qdec_channel1_step_dma_req_a_mask </item>
//    <item> SFDITEM_FIELD__qdec_channel1_step_dma_req_b_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel1_read_rab  -------------------------
// SVD Line: 19000

unsigned int qdec_channel1_read_rab __AT (0x4000904C);



// ------------------------  Field Item: qdec_channel1_read_rab_tc_rab  ---------------------------
// SVD Line: 19009

//  <item> SFDITEM_FIELD__qdec_channel1_read_rab_tc_rab
//    <name> tc_rab </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000904C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1_read_rab >> 0) & 0xFFFF), ((qdec_channel1_read_rab = (qdec_channel1_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: qdec_channel1_read_rab  -----------------------------
// SVD Line: 19000

//  <rtree> SFDITEM_REG__qdec_channel1_read_rab
//    <name> channel1_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000904C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel1_read_rab = (qdec_channel1_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_read_rab_tc_rab </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel1_read_tc  --------------------------
// SVD Line: 19017

unsigned int qdec_channel1_read_tc __AT (0x40009050);



// -------------------------  Field Item: qdec_channel1_read_tc_tc_cv  ----------------------------
// SVD Line: 19026

//  <item> SFDITEM_FIELD__qdec_channel1_read_tc_tc_cv
//    <name> tc_cv </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1_read_tc >> 0) & 0xFFFF), ((qdec_channel1_read_tc = (qdec_channel1_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1_read_tc  -----------------------------
// SVD Line: 19017

//  <rtree> SFDITEM_REG__qdec_channel1_read_tc
//    <name> channel1_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009050) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel1_read_tc = (qdec_channel1_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_read_tc_tc_cv </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1write_a  --------------------------
// SVD Line: 19034

unsigned int qdec_channel1write_a __AT (0x40009054);



// -------------------------  Field Item: qdec_channel1write_a_tc_ra  -----------------------------
// SVD Line: 19043

//  <item> SFDITEM_FIELD__qdec_channel1write_a_tc_ra
//    <name> tc_ra </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1write_a >> 0) & 0xFFFF), ((qdec_channel1write_a = (qdec_channel1write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1write_a  ------------------------------
// SVD Line: 19034

//  <rtree> SFDITEM_REG__qdec_channel1write_a
//    <name> channel1write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009054) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1write_a >> 0) & 0xFFFFFFFF), ((qdec_channel1write_a = (qdec_channel1write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1write_a_tc_ra </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1write_b  --------------------------
// SVD Line: 19051

unsigned int qdec_channel1write_b __AT (0x40009058);



// -------------------------  Field Item: qdec_channel1write_b_tc_rb  -----------------------------
// SVD Line: 19060

//  <item> SFDITEM_FIELD__qdec_channel1write_b_tc_rb
//    <name> tc_rb </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1write_b >> 0) & 0xFFFF), ((qdec_channel1write_b = (qdec_channel1write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1write_b  ------------------------------
// SVD Line: 19051

//  <rtree> SFDITEM_REG__qdec_channel1write_b
//    <name> channel1write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009058) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1write_b >> 0) & 0xFFFFFFFF), ((qdec_channel1write_b = (qdec_channel1write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1write_b_tc_rb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1write_c  --------------------------
// SVD Line: 19068

unsigned int qdec_channel1write_c __AT (0x4000905C);



// -------------------------  Field Item: qdec_channel1write_c_tc_rc  -----------------------------
// SVD Line: 19077

//  <item> SFDITEM_FIELD__qdec_channel1write_c_tc_rc
//    <name> tc_rc </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000905C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1write_c >> 0) & 0xFFFF), ((qdec_channel1write_c = (qdec_channel1write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1write_c  ------------------------------
// SVD Line: 19068

//  <rtree> SFDITEM_REG__qdec_channel1write_c
//    <name> channel1write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000905C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1write_c >> 0) & 0xFFFFFFFF), ((qdec_channel1write_c = (qdec_channel1write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1write_c_tc_rc </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel1tiob0_rd  --------------------------
// SVD Line: 19085

unsigned int qdec_channel1tiob0_rd __AT (0x40009060);



// -------------------------  Field Item: qdec_channel1tiob0_rd_tc_sr  ----------------------------
// SVD Line: 19094

//  <item> SFDITEM_FIELD__qdec_channel1tiob0_rd_tc_sr
//    <name> tc_sr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1tiob0_rd >> 0) & 0x3FF), ((qdec_channel1tiob0_rd = (qdec_channel1tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1tiob0_rd  -----------------------------
// SVD Line: 19085

//  <rtree> SFDITEM_REG__qdec_channel1tiob0_rd
//    <name> channel1tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009060) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel1tiob0_rd = (qdec_channel1tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1tiob0_rd_tc_sr </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1int_en  ---------------------------
// SVD Line: 19102

unsigned int qdec_channel1int_en __AT (0x40009064);



// ----------------------  Field Item: qdec_channel1int_en_tc_imr_enable  -------------------------
// SVD Line: 19111

//  <item> SFDITEM_FIELD__qdec_channel1int_en_tc_imr_enable
//    <name> tc_imr_enable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1int_en >> 0) & 0x3FF), ((qdec_channel1int_en = (qdec_channel1int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1int_en  ------------------------------
// SVD Line: 19102

//  <rtree> SFDITEM_REG__qdec_channel1int_en
//    <name> channel1int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009064) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1int_en >> 0) & 0xFFFFFFFF), ((qdec_channel1int_en = (qdec_channel1int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1int_en_tc_imr_enable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1int_dis  --------------------------
// SVD Line: 19119

unsigned int qdec_channel1int_dis __AT (0x40009068);



// ---------------------  Field Item: qdec_channel1int_dis_tc_imr_disable  ------------------------
// SVD Line: 19128

//  <item> SFDITEM_FIELD__qdec_channel1int_dis_tc_imr_disable
//    <name> tc_imr_disable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1int_dis >> 0) & 0x3FF), ((qdec_channel1int_dis = (qdec_channel1int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1int_dis  ------------------------------
// SVD Line: 19119

//  <rtree> SFDITEM_REG__qdec_channel1int_dis
//    <name> channel1int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009068) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel1int_dis = (qdec_channel1int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1int_dis_tc_imr_disable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1int_rd  ---------------------------
// SVD Line: 19136

unsigned int qdec_channel1int_rd __AT (0x4000906C);



// -------------------------  Field Item: qdec_channel1int_rd_tc_imr  -----------------------------
// SVD Line: 19145

//  <item> SFDITEM_FIELD__qdec_channel1int_rd_tc_imr
//    <name> tc_imr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000906C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1int_rd >> 0) & 0x3FF), ((qdec_channel1int_rd = (qdec_channel1int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1int_rd  ------------------------------
// SVD Line: 19136

//  <rtree> SFDITEM_REG__qdec_channel1int_rd
//    <name> channel1int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000906C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel1int_rd = (qdec_channel1int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1int_rd_tc_imr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel2_ctrl  ---------------------------
// SVD Line: 19153

unsigned int qdec_channel2_ctrl __AT (0x40009080);



// ------------------------  Field Item: qdec_channel2_ctrl_clken_cmb  ----------------------------
// SVD Line: 19162

//  <item> SFDITEM_FIELD__qdec_channel2_ctrl_clken_cmb
//    <name> clken_cmb </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_ctrl ) </loc>
//      <o.0..0> clken_cmb
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel2_ctrl_clkdis_cmb  ---------------------------
// SVD Line: 19168

//  <item> SFDITEM_FIELD__qdec_channel2_ctrl_clkdis_cmb
//    <name> clkdis_cmb </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_ctrl ) </loc>
//      <o.1..1> clkdis_cmb
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel2_ctrl_swtrig_mem  ---------------------------
// SVD Line: 19174

//  <item> SFDITEM_FIELD__qdec_channel2_ctrl_swtrig_mem
//    <name> swtrig_mem </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_ctrl ) </loc>
//      <o.2..2> swtrig_mem
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2_ctrl  -------------------------------
// SVD Line: 19153

//  <rtree> SFDITEM_REG__qdec_channel2_ctrl
//    <name> channel2_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009080) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel2_ctrl = (qdec_channel2_ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_ctrl_clken_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel2_ctrl_clkdis_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel2_ctrl_swtrig_mem </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel2_mode  ---------------------------
// SVD Line: 19182

unsigned int qdec_channel2_mode __AT (0x40009084);



// --------------------------  Field Item: qdec_channel2_mode_tcclks  -----------------------------
// SVD Line: 19191

//  <item> SFDITEM_FIELD__qdec_channel2_mode_tcclks
//    <name> tcclks </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 0) & 0x7), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel2_mode_clki  ------------------------------
// SVD Line: 19197

//  <item> SFDITEM_FIELD__qdec_channel2_mode_clki
//    <name> clki </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.3..3> clki
//    </check>
//  </item>
//  


// --------------------------  Field Item: qdec_channel2_mode_burst  ------------------------------
// SVD Line: 19203

//  <item> SFDITEM_FIELD__qdec_channel2_mode_burst
//    <name> burst </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 4) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel2_mode_cpcstop  -----------------------------
// SVD Line: 19209

//  <item> SFDITEM_FIELD__qdec_channel2_mode_cpcstop
//    <name> cpcstop </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.6..6> cpcstop
//    </check>
//  </item>
//  


// --------------------------  Field Item: qdec_channel2_mode_cpcdis  -----------------------------
// SVD Line: 19215

//  <item> SFDITEM_FIELD__qdec_channel2_mode_cpcdis
//    <name> cpcdis </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.7..7> cpcdis
//    </check>
//  </item>
//  


// -------------------------  Field Item: qdec_channel2_mode_etrgedg  -----------------------------
// SVD Line: 19221

//  <item> SFDITEM_FIELD__qdec_channel2_mode_etrgedg
//    <name> etrgedg </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 8) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel2_mode_etrg  ------------------------------
// SVD Line: 19227

//  <item> SFDITEM_FIELD__qdec_channel2_mode_etrg
//    <name> etrg </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 10) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel2_mode_entrg  ------------------------------
// SVD Line: 19233

//  <item> SFDITEM_FIELD__qdec_channel2_mode_entrg
//    <name> entrg </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.12..12> entrg
//    </check>
//  </item>
//  


// -----------------------  Field Item: qdec_channel2_mode_mode_up_down  --------------------------
// SVD Line: 19239

//  <item> SFDITEM_FIELD__qdec_channel2_mode_mode_up_down
//    <name> mode_up_down </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.13..13> mode_up_down
//    </check>
//  </item>
//  


// --------------------------  Field Item: qdec_channel2_mode_cpctrg  -----------------------------
// SVD Line: 19245

//  <item> SFDITEM_FIELD__qdec_channel2_mode_cpctrg
//    <name> cpctrg </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.14..14> cpctrg
//    </check>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel2_mode_wave  ------------------------------
// SVD Line: 19251

//  <item> SFDITEM_FIELD__qdec_channel2_mode_wave
//    <name> wave </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.15..15> wave
//    </check>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel2_mode_acpa  ------------------------------
// SVD Line: 19257

//  <item> SFDITEM_FIELD__qdec_channel2_mode_acpa
//    <name> acpa </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 16) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel2_mode_acpc  ------------------------------
// SVD Line: 19263

//  <item> SFDITEM_FIELD__qdec_channel2_mode_acpc
//    <name> acpc </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 18) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel2_mode_aetrg  ------------------------------
// SVD Line: 19269

//  <item> SFDITEM_FIELD__qdec_channel2_mode_aetrg
//    <name> aetrg </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 20) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel2_mode_astrg  ------------------------------
// SVD Line: 19275

//  <item> SFDITEM_FIELD__qdec_channel2_mode_astrg
//    <name> astrg </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 22) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel2_mode_bcpb  ------------------------------
// SVD Line: 19281

//  <item> SFDITEM_FIELD__qdec_channel2_mode_bcpb
//    <name> bcpb </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 24) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: qdec_channel2_mode_bcpc  ------------------------------
// SVD Line: 19287

//  <item> SFDITEM_FIELD__qdec_channel2_mode_bcpc
//    <name> bcpc </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 26) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel2_mode_betrg  ------------------------------
// SVD Line: 19293

//  <item> SFDITEM_FIELD__qdec_channel2_mode_betrg
//    <name> betrg </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 28) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: qdec_channel2_mode_bswtrg  -----------------------------
// SVD Line: 19299

//  <item> SFDITEM_FIELD__qdec_channel2_mode_bswtrg
//    <name> bswtrg </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 30) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2_mode  -------------------------------
// SVD Line: 19182

//  <rtree> SFDITEM_REG__qdec_channel2_mode
//    <name> channel2_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009084) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_mode >> 0) & 0xFFFFFFFF), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_tcclks </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_clki </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_burst </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_cpcstop </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_cpcdis </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_etrgedg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_etrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_entrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_mode_up_down </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_cpctrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_wave </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_acpa </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_acpc </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_aetrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_astrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_bcpb </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_bcpc </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_betrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_bswtrg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel2_step  ---------------------------
// SVD Line: 19307

unsigned int qdec_channel2_step __AT (0x40009088);



// -------------------------  Field Item: qdec_channel2_step_step_en  -----------------------------
// SVD Line: 19316

//  <item> SFDITEM_FIELD__qdec_channel2_step_step_en
//    <name> step_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009088) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_step ) </loc>
//      <o.0..0> step_en
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel2_step_step_down  ----------------------------
// SVD Line: 19322

//  <item> SFDITEM_FIELD__qdec_channel2_step_step_down
//    <name> step_down </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009088) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_step ) </loc>
//      <o.1..1> step_down
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel2_step_dma_req_a_mask  -------------------------
// SVD Line: 19328

//  <item> SFDITEM_FIELD__qdec_channel2_step_dma_req_a_mask
//    <name> dma_req_a_mask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009088) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_step ) </loc>
//      <o.2..2> dma_req_a_mask
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel2_step_dma_req_b_mask  -------------------------
// SVD Line: 19334

//  <item> SFDITEM_FIELD__qdec_channel2_step_dma_req_b_mask
//    <name> dma_req_b_mask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009088) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_step ) </loc>
//      <o.3..3> dma_req_b_mask
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2_step  -------------------------------
// SVD Line: 19307

//  <rtree> SFDITEM_REG__qdec_channel2_step
//    <name> channel2_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009088) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_step >> 0) & 0xFFFFFFFF), ((qdec_channel2_step = (qdec_channel2_step & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_step_step_en </item>
//    <item> SFDITEM_FIELD__qdec_channel2_step_step_down </item>
//    <item> SFDITEM_FIELD__qdec_channel2_step_dma_req_a_mask </item>
//    <item> SFDITEM_FIELD__qdec_channel2_step_dma_req_b_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel2_read_rab  -------------------------
// SVD Line: 19342

unsigned int qdec_channel2_read_rab __AT (0x4000908C);



// ------------------------  Field Item: qdec_channel2_read_rab_tc_rab  ---------------------------
// SVD Line: 19351

//  <item> SFDITEM_FIELD__qdec_channel2_read_rab_tc_rab
//    <name> tc_rab </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000908C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2_read_rab >> 0) & 0xFFFF), ((qdec_channel2_read_rab = (qdec_channel2_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: qdec_channel2_read_rab  -----------------------------
// SVD Line: 19342

//  <rtree> SFDITEM_REG__qdec_channel2_read_rab
//    <name> channel2_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000908C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel2_read_rab = (qdec_channel2_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_read_rab_tc_rab </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel2_read_tc  --------------------------
// SVD Line: 19359

unsigned int qdec_channel2_read_tc __AT (0x40009090);



// -------------------------  Field Item: qdec_channel2_read_tc_tc_cv  ----------------------------
// SVD Line: 19368

//  <item> SFDITEM_FIELD__qdec_channel2_read_tc_tc_cv
//    <name> tc_cv </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009090) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2_read_tc >> 0) & 0xFFFF), ((qdec_channel2_read_tc = (qdec_channel2_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2_read_tc  -----------------------------
// SVD Line: 19359

//  <rtree> SFDITEM_REG__qdec_channel2_read_tc
//    <name> channel2_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009090) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel2_read_tc = (qdec_channel2_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_read_tc_tc_cv </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2write_a  --------------------------
// SVD Line: 19376

unsigned int qdec_channel2write_a __AT (0x40009094);



// -------------------------  Field Item: qdec_channel2write_a_tc_ra  -----------------------------
// SVD Line: 19385

//  <item> SFDITEM_FIELD__qdec_channel2write_a_tc_ra
//    <name> tc_ra </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009094) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2write_a >> 0) & 0xFFFF), ((qdec_channel2write_a = (qdec_channel2write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2write_a  ------------------------------
// SVD Line: 19376

//  <rtree> SFDITEM_REG__qdec_channel2write_a
//    <name> channel2write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009094) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2write_a >> 0) & 0xFFFFFFFF), ((qdec_channel2write_a = (qdec_channel2write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2write_a_tc_ra </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2write_b  --------------------------
// SVD Line: 19393

unsigned int qdec_channel2write_b __AT (0x40009098);



// -------------------------  Field Item: qdec_channel2write_b_tc_rb  -----------------------------
// SVD Line: 19402

//  <item> SFDITEM_FIELD__qdec_channel2write_b_tc_rb
//    <name> tc_rb </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009098) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2write_b >> 0) & 0xFFFF), ((qdec_channel2write_b = (qdec_channel2write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2write_b  ------------------------------
// SVD Line: 19393

//  <rtree> SFDITEM_REG__qdec_channel2write_b
//    <name> channel2write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009098) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2write_b >> 0) & 0xFFFFFFFF), ((qdec_channel2write_b = (qdec_channel2write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2write_b_tc_rb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel3write_c  --------------------------
// SVD Line: 19410

unsigned int qdec_channel3write_c __AT (0x4000909C);



// -------------------------  Field Item: qdec_channel3write_c_tc_rc  -----------------------------
// SVD Line: 19419

//  <item> SFDITEM_FIELD__qdec_channel3write_c_tc_rc
//    <name> tc_rc </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000909C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel3write_c >> 0) & 0xFFFF), ((qdec_channel3write_c = (qdec_channel3write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel3write_c  ------------------------------
// SVD Line: 19410

//  <rtree> SFDITEM_REG__qdec_channel3write_c
//    <name> channel3write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000909C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel3write_c >> 0) & 0xFFFFFFFF), ((qdec_channel3write_c = (qdec_channel3write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel3write_c_tc_rc </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel2tiob0_rd  --------------------------
// SVD Line: 19427

unsigned int qdec_channel2tiob0_rd __AT (0x400090A0);



// -------------------------  Field Item: qdec_channel2tiob0_rd_tc_sr  ----------------------------
// SVD Line: 19436

//  <item> SFDITEM_FIELD__qdec_channel2tiob0_rd_tc_sr
//    <name> tc_sr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400090A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2tiob0_rd >> 0) & 0x3FF), ((qdec_channel2tiob0_rd = (qdec_channel2tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2tiob0_rd  -----------------------------
// SVD Line: 19427

//  <rtree> SFDITEM_REG__qdec_channel2tiob0_rd
//    <name> channel2tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel2tiob0_rd = (qdec_channel2tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2tiob0_rd_tc_sr </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2int_en  ---------------------------
// SVD Line: 19444

unsigned int qdec_channel2int_en __AT (0x400090A4);



// ----------------------  Field Item: qdec_channel2int_en_tc_imr_enable  -------------------------
// SVD Line: 19453

//  <item> SFDITEM_FIELD__qdec_channel2int_en_tc_imr_enable
//    <name> tc_imr_enable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400090A4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2int_en >> 0) & 0x3FF), ((qdec_channel2int_en = (qdec_channel2int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2int_en  ------------------------------
// SVD Line: 19444

//  <rtree> SFDITEM_REG__qdec_channel2int_en
//    <name> channel2int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2int_en >> 0) & 0xFFFFFFFF), ((qdec_channel2int_en = (qdec_channel2int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2int_en_tc_imr_enable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2int_dis  --------------------------
// SVD Line: 19461

unsigned int qdec_channel2int_dis __AT (0x400090A8);



// ---------------------  Field Item: qdec_channel2int_dis_tc_imr_disable  ------------------------
// SVD Line: 19470

//  <item> SFDITEM_FIELD__qdec_channel2int_dis_tc_imr_disable
//    <name> tc_imr_disable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400090A8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2int_dis >> 0) & 0x3FF), ((qdec_channel2int_dis = (qdec_channel2int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2int_dis  ------------------------------
// SVD Line: 19461

//  <rtree> SFDITEM_REG__qdec_channel2int_dis
//    <name> channel2int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel2int_dis = (qdec_channel2int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2int_dis_tc_imr_disable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2int_rd  ---------------------------
// SVD Line: 19478

unsigned int qdec_channel2int_rd __AT (0x400090AC);



// -------------------------  Field Item: qdec_channel2int_rd_tc_imr  -----------------------------
// SVD Line: 19487

//  <item> SFDITEM_FIELD__qdec_channel2int_rd_tc_imr
//    <name> tc_imr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400090AC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2int_rd >> 0) & 0x3FF), ((qdec_channel2int_rd = (qdec_channel2int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2int_rd  ------------------------------
// SVD Line: 19478

//  <rtree> SFDITEM_REG__qdec_channel2int_rd
//    <name> channel2int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090AC) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel2int_rd = (qdec_channel2int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2int_rd_tc_imr </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: qdec_bcr  --------------------------------
// SVD Line: 19495

unsigned int qdec_bcr __AT (0x400090C0);



// --------------------------------  Field Item: qdec_bcr_bcr  ------------------------------------
// SVD Line: 19504

//  <item> SFDITEM_FIELD__qdec_bcr_bcr
//    <name> bcr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400090C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_bcr ) </loc>
//      <o.0..0> bcr
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: qdec_bcr  ------------------------------------
// SVD Line: 19495

//  <rtree> SFDITEM_REG__qdec_bcr
//    <name> bcr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_bcr >> 0) & 0xFFFFFFFF), ((qdec_bcr = (qdec_bcr & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_bcr_bcr </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: qdec_bmr  --------------------------------
// SVD Line: 19512

unsigned int qdec_bmr __AT (0x400090C4);



// ------------------------------  Field Item: qdec_bmr_tc0xc0s  ----------------------------------
// SVD Line: 19521

//  <item> SFDITEM_FIELD__qdec_bmr_tc0xc0s
//    <name> tc0xc0s </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400090C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_bmr >> 0) & 0x3), ((qdec_bmr = (qdec_bmr & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: qdec_bmr_tc1xc1s  ----------------------------------
// SVD Line: 19527

//  <item> SFDITEM_FIELD__qdec_bmr_tc1xc1s
//    <name> tc1xc1s </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400090C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_bmr >> 2) & 0x3), ((qdec_bmr = (qdec_bmr & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: qdec_bmr_tc2xc2s  ----------------------------------
// SVD Line: 19533

//  <item> SFDITEM_FIELD__qdec_bmr_tc2xc2s
//    <name> tc2xc2s </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400090C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_bmr >> 4) & 0x3), ((qdec_bmr = (qdec_bmr & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: qdec_bmr  ------------------------------------
// SVD Line: 19512

//  <rtree> SFDITEM_REG__qdec_bmr
//    <name> bmr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_bmr >> 0) & 0xFFFFFFFF), ((qdec_bmr = (qdec_bmr & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_bmr_tc0xc0s </item>
//    <item> SFDITEM_FIELD__qdec_bmr_tc1xc1s </item>
//    <item> SFDITEM_FIELD__qdec_bmr_tc2xc2s </item>
//  </rtree>
//  


// -------------------------  Register Item Address: qdec_qdec_inten  -----------------------------
// SVD Line: 19541

unsigned int qdec_qdec_inten __AT (0x400090C8);



// -------------------------  Field Item: qdec_qdec_inten_qdec_int_en  ----------------------------
// SVD Line: 19550

//  <item> SFDITEM_FIELD__qdec_qdec_inten_qdec_int_en
//    <name> qdec_int_en </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400090C8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_qdec_inten >> 0) & 0xF), ((qdec_qdec_inten = (qdec_qdec_inten & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: qdec_qdec_inten  --------------------------------
// SVD Line: 19541

//  <rtree> SFDITEM_REG__qdec_qdec_inten
//    <name> qdec_inten </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_inten >> 0) & 0xFFFFFFFF), ((qdec_qdec_inten = (qdec_qdec_inten & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_inten_qdec_int_en </item>
//  </rtree>
//  


// -------------------------  Register Item Address: qdec_qdec_intdis  ----------------------------
// SVD Line: 19558

unsigned int qdec_qdec_intdis __AT (0x400090CC);



// ------------------------  Field Item: qdec_qdec_intdis_qdec_int_dis  ---------------------------
// SVD Line: 19567

//  <item> SFDITEM_FIELD__qdec_qdec_intdis_qdec_int_dis
//    <name> qdec_int_dis </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400090CC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_qdec_intdis >> 0) & 0xF), ((qdec_qdec_intdis = (qdec_qdec_intdis & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: qdec_qdec_intdis  --------------------------------
// SVD Line: 19558

//  <rtree> SFDITEM_REG__qdec_qdec_intdis
//    <name> qdec_intdis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090CC) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_intdis >> 0) & 0xFFFFFFFF), ((qdec_qdec_intdis = (qdec_qdec_intdis & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_intdis_qdec_int_dis </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_qdec_inten_rd  ---------------------------
// SVD Line: 19575

unsigned int qdec_qdec_inten_rd __AT (0x400090D0);



// ----------------------  Field Item: qdec_qdec_inten_rd_qdec_int_mask  --------------------------
// SVD Line: 19584

//  <item> SFDITEM_FIELD__qdec_qdec_inten_rd_qdec_int_mask
//    <name> qdec_int_mask </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400090D0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_qdec_inten_rd >> 0) & 0xF), ((qdec_qdec_inten_rd = (qdec_qdec_inten_rd & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_qdec_inten_rd  -------------------------------
// SVD Line: 19575

//  <rtree> SFDITEM_REG__qdec_qdec_inten_rd
//    <name> qdec_inten_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_inten_rd >> 0) & 0xFFFFFFFF), ((qdec_qdec_inten_rd = (qdec_qdec_inten_rd & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_inten_rd_qdec_int_mask </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_qdec_status_sel  --------------------------
// SVD Line: 19592

unsigned int qdec_qdec_status_sel __AT (0x400090D4);



// -------------------  Field Item: qdec_qdec_status_sel_flag_it_index_cmb  -----------------------
// SVD Line: 19601

//  <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_it_index_cmb
//    <name> flag_it_index_cmb </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400090D4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_qdec_status_sel ) </loc>
//      <o.0..0> flag_it_index_cmb
//    </check>
//  </item>
//  


// ------------------  Field Item: qdec_qdec_status_sel_flag_dir_change_cmb  ----------------------
// SVD Line: 19607

//  <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_dir_change_cmb
//    <name> flag_dir_change_cmb </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400090D4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_qdec_status_sel ) </loc>
//      <o.1..1> flag_dir_change_cmb
//    </check>
//  </item>
//  


// ------------------  Field Item: qdec_qdec_status_sel_flag_code_error_cmb  ----------------------
// SVD Line: 19613

//  <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_code_error_cmb
//    <name> flag_code_error_cmb </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400090D4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_qdec_status_sel ) </loc>
//      <o.2..2> flag_code_error_cmb
//    </check>
//  </item>
//  


// -----------------  Field Item: qdec_qdec_status_sel_miss_edge_overflow_cmb  --------------------
// SVD Line: 19619

//  <item> SFDITEM_FIELD__qdec_qdec_status_sel_miss_edge_overflow_cmb
//    <name> miss_edge_overflow_cmb </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400090D4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_qdec_status_sel ) </loc>
//      <o.3..3> miss_edge_overflow_cmb
//    </check>
//  </item>
//  


// --------------------------  Register RTree: qdec_qdec_status_sel  ------------------------------
// SVD Line: 19592

//  <rtree> SFDITEM_REG__qdec_qdec_status_sel
//    <name> qdec_status_sel </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_status_sel >> 0) & 0xFFFFFFFF), ((qdec_qdec_status_sel = (qdec_qdec_status_sel & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_it_index_cmb </item>
//    <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_dir_change_cmb </item>
//    <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_code_error_cmb </item>
//    <item> SFDITEM_FIELD__qdec_qdec_status_sel_miss_edge_overflow_cmb </item>
//  </rtree>
//  


// --------------------------  Register Item Address: qdec_pwm_fault  -----------------------------
// SVD Line: 19627

unsigned int qdec_pwm_fault __AT (0x400090D8);



// -------------------------  Field Item: qdec_pwm_fault_i_en0_fault  -----------------------------
// SVD Line: 19636

//  <item> SFDITEM_FIELD__qdec_pwm_fault_i_en0_fault
//    <name> i_en0_fault </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400090D8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_pwm_fault ) </loc>
//      <o.0..0> i_en0_fault
//    </check>
//  </item>
//  


// -------------------------  Field Item: qdec_pwm_fault_i_en1_fault  -----------------------------
// SVD Line: 19642

//  <item> SFDITEM_FIELD__qdec_pwm_fault_i_en1_fault
//    <name> i_en1_fault </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400090D8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_pwm_fault ) </loc>
//      <o.1..1> i_en1_fault
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: qdec_pwm_fault  ---------------------------------
// SVD Line: 19627

//  <rtree> SFDITEM_REG__qdec_pwm_fault
//    <name> pwm_fault </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_pwm_fault >> 0) & 0xFFFFFFFF), ((qdec_pwm_fault = (qdec_pwm_fault & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_pwm_fault_i_en0_fault </item>
//    <item> SFDITEM_FIELD__qdec_pwm_fault_i_en1_fault </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: qdec_dummy  -------------------------------
// SVD Line: 19650

unsigned int qdec_dummy __AT (0x400090E0);



// ------------------------------  Field Item: qdec_dummy_dummy  ----------------------------------
// SVD Line: 19659

//  <item> SFDITEM_FIELD__qdec_dummy_dummy
//    <name> dummy </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_dummy >> 0) & 0xFFFFFFFF), ((qdec_dummy = (qdec_dummy & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: qdec_dummy  -----------------------------------
// SVD Line: 19650

//  <rtree> SFDITEM_REG__qdec_dummy
//    <name> dummy </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090E0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_dummy >> 0) & 0xFFFFFFFF), ((qdec_dummy = (qdec_dummy & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_dummy_dummy </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: qdec_wpmode  -------------------------------
// SVD Line: 19667

unsigned int qdec_wpmode __AT (0x400090E4);



// --------------------------  Field Item: qdec_wpmode_wr_protected  ------------------------------
// SVD Line: 19676

//  <item> SFDITEM_FIELD__qdec_wpmode_wr_protected
//    <name> wr_protected </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400090E4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_wpmode ) </loc>
//      <o.0..0> wr_protected
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: qdec_wpmode  ----------------------------------
// SVD Line: 19667

//  <rtree> SFDITEM_REG__qdec_wpmode
//    <name> wpmode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090E4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_wpmode >> 0) & 0xFFFFFFFF), ((qdec_wpmode = (qdec_wpmode & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_wpmode_wr_protected </item>
//  </rtree>
//  


// --------------------------  Register Item Address: qdec_addrsize  ------------------------------
// SVD Line: 19684

unsigned int qdec_addrsize __AT (0x400090EC);



// ---------------------------  Field Item: qdec_addrsize_addrsize  -------------------------------
// SVD Line: 19693

//  <item> SFDITEM_FIELD__qdec_addrsize_addrsize
//    <name> addrsize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090EC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_addrsize >> 0) & 0xFFFFFFFF), ((qdec_addrsize = (qdec_addrsize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: qdec_addrsize  ---------------------------------
// SVD Line: 19684

//  <rtree> SFDITEM_REG__qdec_addrsize
//    <name> addrsize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090EC) reg description: </i>
//    <loc> ( (unsigned int)((qdec_addrsize >> 0) & 0xFFFFFFFF), ((qdec_addrsize = (qdec_addrsize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_addrsize_addrsize </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: qdec_name1  -------------------------------
// SVD Line: 19701

unsigned int qdec_name1 __AT (0x400090F0);



// ------------------------------  Field Item: qdec_name1_NAME1  ----------------------------------
// SVD Line: 19710

//  <item> SFDITEM_FIELD__qdec_name1_NAME1
//    <name> NAME1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_name1 >> 0) & 0xFFFFFFFF), ((qdec_name1 = (qdec_name1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: qdec_name1  -----------------------------------
// SVD Line: 19701

//  <rtree> SFDITEM_REG__qdec_name1
//    <name> name1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_name1 >> 0) & 0xFFFFFFFF), ((qdec_name1 = (qdec_name1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_name1_NAME1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: qdec_name2  -------------------------------
// SVD Line: 19718

unsigned int qdec_name2 __AT (0x400090F4);



// ------------------------------  Field Item: qdec_name2_NAME2  ----------------------------------
// SVD Line: 19727

//  <item> SFDITEM_FIELD__qdec_name2_NAME2
//    <name> NAME2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_name2 >> 0) & 0xFFFFFFFF), ((qdec_name2 = (qdec_name2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: qdec_name2  -----------------------------------
// SVD Line: 19718

//  <rtree> SFDITEM_REG__qdec_name2
//    <name> name2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_name2 >> 0) & 0xFFFFFFFF), ((qdec_name2 = (qdec_name2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_name2_NAME2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: qdec_FEATURES  ------------------------------
// SVD Line: 19735

unsigned int qdec_FEATURES __AT (0x400090F8);



// ---------------------------  Field Item: qdec_FEATURES_FEATURES  -------------------------------
// SVD Line: 19744

//  <item> SFDITEM_FIELD__qdec_FEATURES_FEATURES
//    <name> FEATURES </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_FEATURES >> 0) & 0xFFFFFFFF), ((qdec_FEATURES = (qdec_FEATURES & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: qdec_FEATURES  ---------------------------------
// SVD Line: 19735

//  <rtree> SFDITEM_REG__qdec_FEATURES
//    <name> FEATURES </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_FEATURES >> 0) & 0xFFFFFFFF), ((qdec_FEATURES = (qdec_FEATURES & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_FEATURES_FEATURES </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: qdec  -------------------------------------
// SVD Line: 18458

//  <view> qdec
//    <name> qdec </name>
//    <item> SFDITEM_REG__qdec_channel0_ctrl </item>
//    <item> SFDITEM_REG__qdec_channel0_mode </item>
//    <item> SFDITEM_REG__qdec_channel0_step </item>
//    <item> SFDITEM_REG__qdec_channel0_read_rab </item>
//    <item> SFDITEM_REG__qdec_channel0_read_tc </item>
//    <item> SFDITEM_REG__qdec_channel0write_a </item>
//    <item> SFDITEM_REG__qdec_channel0write_b </item>
//    <item> SFDITEM_REG__qdec_channel0write_c </item>
//    <item> SFDITEM_REG__qdec_channel0tiob0_rd </item>
//    <item> SFDITEM_REG__qdec_channel0int_en </item>
//    <item> SFDITEM_REG__qdec_channel0int_dis </item>
//    <item> SFDITEM_REG__qdec_channel0int_rd </item>
//    <item> SFDITEM_REG__qdec_channel1_ctrl </item>
//    <item> SFDITEM_REG__qdec_channel1_mode </item>
//    <item> SFDITEM_REG__qdec_channel1_step </item>
//    <item> SFDITEM_REG__qdec_channel1_read_rab </item>
//    <item> SFDITEM_REG__qdec_channel1_read_tc </item>
//    <item> SFDITEM_REG__qdec_channel1write_a </item>
//    <item> SFDITEM_REG__qdec_channel1write_b </item>
//    <item> SFDITEM_REG__qdec_channel1write_c </item>
//    <item> SFDITEM_REG__qdec_channel1tiob0_rd </item>
//    <item> SFDITEM_REG__qdec_channel1int_en </item>
//    <item> SFDITEM_REG__qdec_channel1int_dis </item>
//    <item> SFDITEM_REG__qdec_channel1int_rd </item>
//    <item> SFDITEM_REG__qdec_channel2_ctrl </item>
//    <item> SFDITEM_REG__qdec_channel2_mode </item>
//    <item> SFDITEM_REG__qdec_channel2_step </item>
//    <item> SFDITEM_REG__qdec_channel2_read_rab </item>
//    <item> SFDITEM_REG__qdec_channel2_read_tc </item>
//    <item> SFDITEM_REG__qdec_channel2write_a </item>
//    <item> SFDITEM_REG__qdec_channel2write_b </item>
//    <item> SFDITEM_REG__qdec_channel3write_c </item>
//    <item> SFDITEM_REG__qdec_channel2tiob0_rd </item>
//    <item> SFDITEM_REG__qdec_channel2int_en </item>
//    <item> SFDITEM_REG__qdec_channel2int_dis </item>
//    <item> SFDITEM_REG__qdec_channel2int_rd </item>
//    <item> SFDITEM_REG__qdec_bcr </item>
//    <item> SFDITEM_REG__qdec_bmr </item>
//    <item> SFDITEM_REG__qdec_qdec_inten </item>
//    <item> SFDITEM_REG__qdec_qdec_intdis </item>
//    <item> SFDITEM_REG__qdec_qdec_inten_rd </item>
//    <item> SFDITEM_REG__qdec_qdec_status_sel </item>
//    <item> SFDITEM_REG__qdec_pwm_fault </item>
//    <item> SFDITEM_REG__qdec_dummy </item>
//    <item> SFDITEM_REG__qdec_wpmode </item>
//    <item> SFDITEM_REG__qdec_addrsize </item>
//    <item> SFDITEM_REG__qdec_name1 </item>
//    <item> SFDITEM_REG__qdec_name2 </item>
//    <item> SFDITEM_REG__qdec_FEATURES </item>
//  </view>
//  


// ---------------------------  Register Item Address: usbc_GOTGCTL  ------------------------------
// SVD Line: 19765

unsigned int usbc_GOTGCTL __AT (0x40180000);



// -----------------------  Field Item: usbc_GOTGCTL_GOTGCTL_reserved_0  --------------------------
// SVD Line: 19774

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_GOTGCTL_reserved_0
//    <name> GOTGCTL_reserved_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40180000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GOTGCTL >> 0) & 0x3), ((usbc_GOTGCTL = (usbc_GOTGCTL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_GOTGCTL_VbvalidOvEn  ------------------------------
// SVD Line: 19780

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_VbvalidOvEn
//    <name> VbvalidOvEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.2..2> VbvalidOvEn
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GOTGCTL_VbvalidOvVal  -----------------------------
// SVD Line: 19786

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_VbvalidOvVal
//    <name> VbvalidOvVal </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.3..3> VbvalidOvVal
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GOTGCTL_AvalidOvEn  ------------------------------
// SVD Line: 19792

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_AvalidOvEn
//    <name> AvalidOvEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.4..4> AvalidOvEn
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GOTGCTL_AvalidOvVal  ------------------------------
// SVD Line: 19798

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_AvalidOvVal
//    <name> AvalidOvVal </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.5..5> AvalidOvVal
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GOTGCTL_BvalidOvEn  ------------------------------
// SVD Line: 19804

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_BvalidOvEn
//    <name> BvalidOvEn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.6..6> BvalidOvEn
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GOTGCTL_BvalidOvVal  ------------------------------
// SVD Line: 19810

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_BvalidOvVal
//    <name> BvalidOvVal </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.7..7> BvalidOvVal
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GOTGCTL_GOTGCTL_reserved_1  --------------------------
// SVD Line: 19816

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_GOTGCTL_reserved_1
//    <name> GOTGCTL_reserved_1 </name>
//    <rw> 
//    <i> [Bits 14..8] RW (@ 0x40180000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GOTGCTL >> 8) & 0x7F), ((usbc_GOTGCTL = (usbc_GOTGCTL & ~(0x7FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: usbc_GOTGCTL_DbnceFltrBypass  ----------------------------
// SVD Line: 19822

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_DbnceFltrBypass
//    <name> DbnceFltrBypass </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.15..15> DbnceFltrBypass
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GOTGCTL_ConIDSts  -------------------------------
// SVD Line: 19828

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_ConIDSts
//    <name> ConIDSts </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.16..16> ConIDSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GOTGCTL_DbncTime  -------------------------------
// SVD Line: 19834

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_DbncTime
//    <name> DbncTime </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.17..17> DbncTime
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GOTGCTL_ASesVld  --------------------------------
// SVD Line: 19840

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_ASesVld
//    <name> ASesVld </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.18..18> ASesVld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GOTGCTL_BSesVld  --------------------------------
// SVD Line: 19846

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_BSesVld
//    <name> BSesVld </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.19..19> BSesVld
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GOTGCTL_OTGVer  --------------------------------
// SVD Line: 19852

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_OTGVer
//    <name> OTGVer </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.20..20> OTGVer
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GOTGCTL_CurMod  --------------------------------
// SVD Line: 19858

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_CurMod
//    <name> CurMod </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGCTL ) </loc>
//      <o.21..21> CurMod
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GOTGCTL_GOTGCTL_reserved_2  --------------------------
// SVD Line: 19864

//  <item> SFDITEM_FIELD__usbc_GOTGCTL_GOTGCTL_reserved_2
//    <name> GOTGCTL_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..22] RW (@ 0x40180000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GOTGCTL >> 22) & 0x3FF), ((usbc_GOTGCTL = (usbc_GOTGCTL & ~(0x3FFUL << 22 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GOTGCTL  ----------------------------------
// SVD Line: 19765

//  <rtree> SFDITEM_REG__usbc_GOTGCTL
//    <name> GOTGCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180000) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GOTGCTL >> 0) & 0xFFFFFFFF), ((usbc_GOTGCTL = (usbc_GOTGCTL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_GOTGCTL_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_VbvalidOvEn </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_VbvalidOvVal </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_AvalidOvEn </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_AvalidOvVal </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_BvalidOvEn </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_BvalidOvVal </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_GOTGCTL_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_DbnceFltrBypass </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_ConIDSts </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_DbncTime </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_ASesVld </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_BSesVld </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_OTGVer </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_CurMod </item>
//    <item> SFDITEM_FIELD__usbc_GOTGCTL_GOTGCTL_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GOTGINT  ------------------------------
// SVD Line: 19872

unsigned int usbc_GOTGINT __AT (0x40180004);



// -----------------------  Field Item: usbc_GOTGINT_GOTGINT_reserved_0  --------------------------
// SVD Line: 19881

//  <item> SFDITEM_FIELD__usbc_GOTGINT_GOTGINT_reserved_0
//    <name> GOTGINT_reserved_0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40180004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GOTGINT >> 0) & 0x3), ((usbc_GOTGINT = (usbc_GOTGINT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GOTGINT_SesEndDet  -------------------------------
// SVD Line: 19887

//  <item> SFDITEM_FIELD__usbc_GOTGINT_SesEndDet
//    <name> SesEndDet </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGINT ) </loc>
//      <o.2..2> SesEndDet
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GOTGINT_GOTGINT_reserved_1  --------------------------
// SVD Line: 19893

//  <item> SFDITEM_FIELD__usbc_GOTGINT_GOTGINT_reserved_1
//    <name> GOTGINT_reserved_1 </name>
//    <rw> 
//    <i> [Bits 7..3] RW (@ 0x40180004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GOTGINT >> 3) & 0x1F), ((usbc_GOTGINT = (usbc_GOTGINT & ~(0x1FUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: usbc_GOTGINT_SesReqSucStsChng  ---------------------------
// SVD Line: 19899

//  <item> SFDITEM_FIELD__usbc_GOTGINT_SesReqSucStsChng
//    <name> SesReqSucStsChng </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGINT ) </loc>
//      <o.8..8> SesReqSucStsChng
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_GOTGINT_HstNegSucStsChng  ---------------------------
// SVD Line: 19905

//  <item> SFDITEM_FIELD__usbc_GOTGINT_HstNegSucStsChng
//    <name> HstNegSucStsChng </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGINT ) </loc>
//      <o.9..9> HstNegSucStsChng
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GOTGINT_GOTGINT_reserved_2  --------------------------
// SVD Line: 19911

//  <item> SFDITEM_FIELD__usbc_GOTGINT_GOTGINT_reserved_2
//    <name> GOTGINT_reserved_2 </name>
//    <rw> 
//    <i> [Bits 16..10] RW (@ 0x40180004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GOTGINT >> 10) & 0x7F), ((usbc_GOTGINT = (usbc_GOTGINT & ~(0x7FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GOTGINT_HstNegDet  -------------------------------
// SVD Line: 19917

//  <item> SFDITEM_FIELD__usbc_GOTGINT_HstNegDet
//    <name> HstNegDet </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGINT ) </loc>
//      <o.17..17> HstNegDet
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GOTGINT_ADevTOUTChg  ------------------------------
// SVD Line: 19923

//  <item> SFDITEM_FIELD__usbc_GOTGINT_ADevTOUTChg
//    <name> ADevTOUTChg </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40180004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGINT ) </loc>
//      <o.18..18> ADevTOUTChg
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GOTGINT_DbnceDone  -------------------------------
// SVD Line: 19929

//  <item> SFDITEM_FIELD__usbc_GOTGINT_DbnceDone
//    <name> DbnceDone </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40180004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GOTGINT ) </loc>
//      <o.19..19> DbnceDone
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GOTGINT_GOTGINT_reserved_3  --------------------------
// SVD Line: 19935

//  <item> SFDITEM_FIELD__usbc_GOTGINT_GOTGINT_reserved_3
//    <name> GOTGINT_reserved_3 </name>
//    <rw> 
//    <i> [Bits 31..20] RW (@ 0x40180004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GOTGINT >> 20) & 0xFFF), ((usbc_GOTGINT = (usbc_GOTGINT & ~(0xFFFUL << 20 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GOTGINT  ----------------------------------
// SVD Line: 19872

//  <rtree> SFDITEM_REG__usbc_GOTGINT
//    <name> GOTGINT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180004) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GOTGINT >> 0) & 0xFFFFFFFF), ((usbc_GOTGINT = (usbc_GOTGINT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GOTGINT_GOTGINT_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_GOTGINT_SesEndDet </item>
//    <item> SFDITEM_FIELD__usbc_GOTGINT_GOTGINT_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_GOTGINT_SesReqSucStsChng </item>
//    <item> SFDITEM_FIELD__usbc_GOTGINT_HstNegSucStsChng </item>
//    <item> SFDITEM_FIELD__usbc_GOTGINT_GOTGINT_reserved_2 </item>
//    <item> SFDITEM_FIELD__usbc_GOTGINT_HstNegDet </item>
//    <item> SFDITEM_FIELD__usbc_GOTGINT_ADevTOUTChg </item>
//    <item> SFDITEM_FIELD__usbc_GOTGINT_DbnceDone </item>
//    <item> SFDITEM_FIELD__usbc_GOTGINT_GOTGINT_reserved_3 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GAHBCFG  ------------------------------
// SVD Line: 19943

unsigned int usbc_GAHBCFG __AT (0x40180008);



// --------------------------  Field Item: usbc_GAHBCFG_GlblIntrMsk  ------------------------------
// SVD Line: 19952

//  <item> SFDITEM_FIELD__usbc_GAHBCFG_GlblIntrMsk
//    <name> GlblIntrMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GAHBCFG ) </loc>
//      <o.0..0> GlblIntrMsk
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GAHBCFG_HBstLen  --------------------------------
// SVD Line: 19958

//  <item> SFDITEM_FIELD__usbc_GAHBCFG_HBstLen
//    <name> HBstLen </name>
//    <rw> 
//    <i> [Bits 4..1] RW (@ 0x40180008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GAHBCFG >> 1) & 0xF), ((usbc_GAHBCFG = (usbc_GAHBCFG & ~(0xFUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_GAHBCFG_DMAEn  ---------------------------------
// SVD Line: 19964

//  <item> SFDITEM_FIELD__usbc_GAHBCFG_DMAEn
//    <name> DMAEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GAHBCFG ) </loc>
//      <o.5..5> DMAEn
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GAHBCFG_GAHBCFG_reserved_0  --------------------------
// SVD Line: 19970

//  <item> SFDITEM_FIELD__usbc_GAHBCFG_GAHBCFG_reserved_0
//    <name> GAHBCFG_reserved_0 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GAHBCFG ) </loc>
//      <o.6..6> GAHBCFG_reserved_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GAHBCFG_NPTxFEmpLvl  ------------------------------
// SVD Line: 19976

//  <item> SFDITEM_FIELD__usbc_GAHBCFG_NPTxFEmpLvl
//    <name> NPTxFEmpLvl </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GAHBCFG ) </loc>
//      <o.7..7> NPTxFEmpLvl
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GAHBCFG_GAHBCFG_reserved_1  --------------------------
// SVD Line: 19982

//  <item> SFDITEM_FIELD__usbc_GAHBCFG_GAHBCFG_reserved_1
//    <name> GAHBCFG_reserved_1 </name>
//    <rw> 
//    <i> [Bits 20..8] RW (@ 0x40180008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GAHBCFG >> 8) & 0x1FFF), ((usbc_GAHBCFG = (usbc_GAHBCFG & ~(0x1FFFUL << 8 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GAHBCFG_RemMemSupp  ------------------------------
// SVD Line: 19988

//  <item> SFDITEM_FIELD__usbc_GAHBCFG_RemMemSupp
//    <name> RemMemSupp </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GAHBCFG ) </loc>
//      <o.21..21> RemMemSupp
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_GAHBCFG_NotiAllDmaWrit  ----------------------------
// SVD Line: 19994

//  <item> SFDITEM_FIELD__usbc_GAHBCFG_NotiAllDmaWrit
//    <name> NotiAllDmaWrit </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40180008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GAHBCFG ) </loc>
//      <o.22..22> NotiAllDmaWrit
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GAHBCFG_AHBSingle  -------------------------------
// SVD Line: 20000

//  <item> SFDITEM_FIELD__usbc_GAHBCFG_AHBSingle
//    <name> AHBSingle </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40180008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GAHBCFG ) </loc>
//      <o.23..23> AHBSingle
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_GAHBCFG_InvDescEndianess  ---------------------------
// SVD Line: 20006

//  <item> SFDITEM_FIELD__usbc_GAHBCFG_InvDescEndianess
//    <name> InvDescEndianess </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40180008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GAHBCFG ) </loc>
//      <o.24..24> InvDescEndianess
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GAHBCFG_GAHBCFG_reserved_2  --------------------------
// SVD Line: 20012

//  <item> SFDITEM_FIELD__usbc_GAHBCFG_GAHBCFG_reserved_2
//    <name> GAHBCFG_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..25] RW (@ 0x40180008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GAHBCFG >> 25) & 0x7F), ((usbc_GAHBCFG = (usbc_GAHBCFG & ~(0x7FUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GAHBCFG  ----------------------------------
// SVD Line: 19943

//  <rtree> SFDITEM_REG__usbc_GAHBCFG
//    <name> GAHBCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180008) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GAHBCFG >> 0) & 0xFFFFFFFF), ((usbc_GAHBCFG = (usbc_GAHBCFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GAHBCFG_GlblIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_GAHBCFG_HBstLen </item>
//    <item> SFDITEM_FIELD__usbc_GAHBCFG_DMAEn </item>
//    <item> SFDITEM_FIELD__usbc_GAHBCFG_GAHBCFG_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_GAHBCFG_NPTxFEmpLvl </item>
//    <item> SFDITEM_FIELD__usbc_GAHBCFG_GAHBCFG_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_GAHBCFG_RemMemSupp </item>
//    <item> SFDITEM_FIELD__usbc_GAHBCFG_NotiAllDmaWrit </item>
//    <item> SFDITEM_FIELD__usbc_GAHBCFG_AHBSingle </item>
//    <item> SFDITEM_FIELD__usbc_GAHBCFG_InvDescEndianess </item>
//    <item> SFDITEM_FIELD__usbc_GAHBCFG_GAHBCFG_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GUSBCFG  ------------------------------
// SVD Line: 20020

unsigned int usbc_GUSBCFG __AT (0x4018000C);



// ----------------------------  Field Item: usbc_GUSBCFG_TOutCal  --------------------------------
// SVD Line: 20029

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_TOutCal
//    <name> TOutCal </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4018000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GUSBCFG >> 0) & 0x7), ((usbc_GUSBCFG = (usbc_GUSBCFG & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_GUSBCFG_PHYIf  ---------------------------------
// SVD Line: 20035

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_PHYIf
//    <name> PHYIf </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4018000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GUSBCFG ) </loc>
//      <o.3..3> PHYIf
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GUSBCFG_GUSBCFG_reserved_0  --------------------------
// SVD Line: 20041

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_GUSBCFG_reserved_0
//    <name> GUSBCFG_reserved_0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4018000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GUSBCFG ) </loc>
//      <o.4..4> GUSBCFG_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GUSBCFG_FSIntf  --------------------------------
// SVD Line: 20047

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_FSIntf
//    <name> FSIntf </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4018000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GUSBCFG ) </loc>
//      <o.5..5> FSIntf
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GUSBCFG_PHYSel  --------------------------------
// SVD Line: 20053

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_PHYSel
//    <name> PHYSel </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4018000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GUSBCFG ) </loc>
//      <o.6..6> PHYSel
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GUSBCFG_GUSBCFG_reserved_1  --------------------------
// SVD Line: 20059

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_GUSBCFG_reserved_1
//    <name> GUSBCFG_reserved_1 </name>
//    <rw> 
//    <i> [Bits 9..7] RW (@ 0x4018000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GUSBCFG >> 7) & 0x7), ((usbc_GUSBCFG = (usbc_GUSBCFG & ~(0x7UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GUSBCFG_USBTrdTim  -------------------------------
// SVD Line: 20065

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_USBTrdTim
//    <name> USBTrdTim </name>
//    <rw> 
//    <i> [Bits 13..10] RW (@ 0x4018000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GUSBCFG >> 10) & 0xF), ((usbc_GUSBCFG = (usbc_GUSBCFG & ~(0xFUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: usbc_GUSBCFG_GUSBCFG_reserved_2  --------------------------
// SVD Line: 20071

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_GUSBCFG_reserved_2
//    <name> GUSBCFG_reserved_2 </name>
//    <rw> 
//    <i> [Bits 21..14] RW (@ 0x4018000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GUSBCFG >> 14) & 0xFF), ((usbc_GUSBCFG = (usbc_GUSBCFG & ~(0xFFUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: usbc_GUSBCFG_TermSelDLPulse  ----------------------------
// SVD Line: 20077

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_TermSelDLPulse
//    <name> TermSelDLPulse </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4018000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GUSBCFG ) </loc>
//      <o.22..22> TermSelDLPulse
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GUSBCFG_GUSBCFG_reserved_3  --------------------------
// SVD Line: 20083

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_GUSBCFG_reserved_3
//    <name> GUSBCFG_reserved_3 </name>
//    <rw> 
//    <i> [Bits 25..23] RW (@ 0x4018000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GUSBCFG >> 23) & 0x7), ((usbc_GUSBCFG = (usbc_GUSBCFG & ~(0x7UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GUSBCFG_IC_USBCap  -------------------------------
// SVD Line: 20089

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_IC_USBCap
//    <name> IC_USBCap </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x4018000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GUSBCFG ) </loc>
//      <o.26..26> IC_USBCap
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GUSBCFG_GUSBCFG_reserved_4  --------------------------
// SVD Line: 20095

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_GUSBCFG_reserved_4
//    <name> GUSBCFG_reserved_4 </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x4018000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GUSBCFG ) </loc>
//      <o.27..27> GUSBCFG_reserved_4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GUSBCFG_TxEndDelay  ------------------------------
// SVD Line: 20101

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_TxEndDelay
//    <name> TxEndDelay </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4018000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GUSBCFG ) </loc>
//      <o.28..28> TxEndDelay
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GUSBCFG_ForceHstMode  -----------------------------
// SVD Line: 20107

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_ForceHstMode
//    <name> ForceHstMode </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4018000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GUSBCFG ) </loc>
//      <o.29..29> ForceHstMode
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GUSBCFG_ForceDevMode  -----------------------------
// SVD Line: 20113

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_ForceDevMode
//    <name> ForceDevMode </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4018000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GUSBCFG ) </loc>
//      <o.30..30> ForceDevMode
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GUSBCFG_CorruptTxPkt  -----------------------------
// SVD Line: 20119

//  <item> SFDITEM_FIELD__usbc_GUSBCFG_CorruptTxPkt
//    <name> CorruptTxPkt </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4018000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GUSBCFG ) </loc>
//      <o.31..31> CorruptTxPkt
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GUSBCFG  ----------------------------------
// SVD Line: 20020

//  <rtree> SFDITEM_REG__usbc_GUSBCFG
//    <name> GUSBCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018000C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GUSBCFG >> 0) & 0xFFFFFFFF), ((usbc_GUSBCFG = (usbc_GUSBCFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_TOutCal </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_PHYIf </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_GUSBCFG_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_FSIntf </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_PHYSel </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_GUSBCFG_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_USBTrdTim </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_GUSBCFG_reserved_2 </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_TermSelDLPulse </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_GUSBCFG_reserved_3 </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_IC_USBCap </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_GUSBCFG_reserved_4 </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_TxEndDelay </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_ForceHstMode </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_ForceDevMode </item>
//    <item> SFDITEM_FIELD__usbc_GUSBCFG_CorruptTxPkt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GRSTCTL  ------------------------------
// SVD Line: 20127

unsigned int usbc_GRSTCTL __AT (0x40180010);



// ----------------------------  Field Item: usbc_GRSTCTL_CSftRst  --------------------------------
// SVD Line: 20136

//  <item> SFDITEM_FIELD__usbc_GRSTCTL_CSftRst
//    <name> CSftRst </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GRSTCTL ) </loc>
//      <o.0..0> CSftRst
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GRSTCTL_PIUFSSftRst  ------------------------------
// SVD Line: 20142

//  <item> SFDITEM_FIELD__usbc_GRSTCTL_PIUFSSftRst
//    <name> PIUFSSftRst </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GRSTCTL ) </loc>
//      <o.1..1> PIUFSSftRst
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GRSTCTL_FrmCntrRst  ------------------------------
// SVD Line: 20148

//  <item> SFDITEM_FIELD__usbc_GRSTCTL_FrmCntrRst
//    <name> FrmCntrRst </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GRSTCTL ) </loc>
//      <o.2..2> FrmCntrRst
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GRSTCTL_GRSTCTL_reserved_0  --------------------------
// SVD Line: 20154

//  <item> SFDITEM_FIELD__usbc_GRSTCTL_GRSTCTL_reserved_0
//    <name> GRSTCTL_reserved_0 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GRSTCTL ) </loc>
//      <o.3..3> GRSTCTL_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GRSTCTL_RxFFlsh  --------------------------------
// SVD Line: 20160

//  <item> SFDITEM_FIELD__usbc_GRSTCTL_RxFFlsh
//    <name> RxFFlsh </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GRSTCTL ) </loc>
//      <o.4..4> RxFFlsh
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GRSTCTL_TxFFlsh  --------------------------------
// SVD Line: 20166

//  <item> SFDITEM_FIELD__usbc_GRSTCTL_TxFFlsh
//    <name> TxFFlsh </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GRSTCTL ) </loc>
//      <o.5..5> TxFFlsh
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GRSTCTL_TxFNum  --------------------------------
// SVD Line: 20172

//  <item> SFDITEM_FIELD__usbc_GRSTCTL_TxFNum
//    <name> TxFNum </name>
//    <rw> 
//    <i> [Bits 10..6] RW (@ 0x40180010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GRSTCTL >> 6) & 0x1F), ((usbc_GRSTCTL = (usbc_GRSTCTL & ~(0x1FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: usbc_GRSTCTL_GRSTCTL_reserved_1  --------------------------
// SVD Line: 20178

//  <item> SFDITEM_FIELD__usbc_GRSTCTL_GRSTCTL_reserved_1
//    <name> GRSTCTL_reserved_1 </name>
//    <rw> 
//    <i> [Bits 29..11] RW (@ 0x40180010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_GRSTCTL >> 11) & 0x7FFFF), ((usbc_GRSTCTL = (usbc_GRSTCTL & ~(0x7FFFFUL << 11 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_GRSTCTL_DMAReq  --------------------------------
// SVD Line: 20184

//  <item> SFDITEM_FIELD__usbc_GRSTCTL_DMAReq
//    <name> DMAReq </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GRSTCTL ) </loc>
//      <o.30..30> DMAReq
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GRSTCTL_AHBIdle  --------------------------------
// SVD Line: 20190

//  <item> SFDITEM_FIELD__usbc_GRSTCTL_AHBIdle
//    <name> AHBIdle </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GRSTCTL ) </loc>
//      <o.31..31> AHBIdle
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GRSTCTL  ----------------------------------
// SVD Line: 20127

//  <rtree> SFDITEM_REG__usbc_GRSTCTL
//    <name> GRSTCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180010) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GRSTCTL >> 0) & 0xFFFFFFFF), ((usbc_GRSTCTL = (usbc_GRSTCTL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GRSTCTL_CSftRst </item>
//    <item> SFDITEM_FIELD__usbc_GRSTCTL_PIUFSSftRst </item>
//    <item> SFDITEM_FIELD__usbc_GRSTCTL_FrmCntrRst </item>
//    <item> SFDITEM_FIELD__usbc_GRSTCTL_GRSTCTL_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_GRSTCTL_RxFFlsh </item>
//    <item> SFDITEM_FIELD__usbc_GRSTCTL_TxFFlsh </item>
//    <item> SFDITEM_FIELD__usbc_GRSTCTL_TxFNum </item>
//    <item> SFDITEM_FIELD__usbc_GRSTCTL_GRSTCTL_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_GRSTCTL_DMAReq </item>
//    <item> SFDITEM_FIELD__usbc_GRSTCTL_AHBIdle </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GINTSTS  ------------------------------
// SVD Line: 20198

unsigned int usbc_GINTSTS __AT (0x40180014);



// -----------------------------  Field Item: usbc_GINTSTS_CurMod  --------------------------------
// SVD Line: 20207

//  <item> SFDITEM_FIELD__usbc_GINTSTS_CurMod
//    <name> CurMod </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.0..0> CurMod
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GINTSTS_ModeMis  --------------------------------
// SVD Line: 20213

//  <item> SFDITEM_FIELD__usbc_GINTSTS_ModeMis
//    <name> ModeMis </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.1..1> ModeMis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GINTSTS_OTGInt  --------------------------------
// SVD Line: 20219

//  <item> SFDITEM_FIELD__usbc_GINTSTS_OTGInt
//    <name> OTGInt </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.2..2> OTGInt
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_GINTSTS_Sof  ----------------------------------
// SVD Line: 20225

//  <item> SFDITEM_FIELD__usbc_GINTSTS_Sof
//    <name> Sof </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.3..3> Sof
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GINTSTS_RxFLvl  --------------------------------
// SVD Line: 20231

//  <item> SFDITEM_FIELD__usbc_GINTSTS_RxFLvl
//    <name> RxFLvl </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.4..4> RxFLvl
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GINTSTS_NPTxFEmp  -------------------------------
// SVD Line: 20237

//  <item> SFDITEM_FIELD__usbc_GINTSTS_NPTxFEmp
//    <name> NPTxFEmp </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.5..5> NPTxFEmp
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTSTS_GINNakEff  -------------------------------
// SVD Line: 20243

//  <item> SFDITEM_FIELD__usbc_GINTSTS_GINNakEff
//    <name> GINNakEff </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.6..6> GINNakEff
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTSTS_GOUTNakEff  ------------------------------
// SVD Line: 20249

//  <item> SFDITEM_FIELD__usbc_GINTSTS_GOUTNakEff
//    <name> GOUTNakEff </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.7..7> GOUTNakEff
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GINTSTS_GINTSTS_reserved_0  --------------------------
// SVD Line: 20255

//  <item> SFDITEM_FIELD__usbc_GINTSTS_GINTSTS_reserved_0
//    <name> GINTSTS_reserved_0 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40180014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GINTSTS >> 8) & 0x3), ((usbc_GINTSTS = (usbc_GINTSTS & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_GINTSTS_ErlySusp  -------------------------------
// SVD Line: 20261

//  <item> SFDITEM_FIELD__usbc_GINTSTS_ErlySusp
//    <name> ErlySusp </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.10..10> ErlySusp
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GINTSTS_USBSusp  --------------------------------
// SVD Line: 20267

//  <item> SFDITEM_FIELD__usbc_GINTSTS_USBSusp
//    <name> USBSusp </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.11..11> USBSusp
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GINTSTS_USBRst  --------------------------------
// SVD Line: 20273

//  <item> SFDITEM_FIELD__usbc_GINTSTS_USBRst
//    <name> USBRst </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.12..12> USBRst
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GINTSTS_EnumDone  -------------------------------
// SVD Line: 20279

//  <item> SFDITEM_FIELD__usbc_GINTSTS_EnumDone
//    <name> EnumDone </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.13..13> EnumDone
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTSTS_ISOOutDrop  ------------------------------
// SVD Line: 20285

//  <item> SFDITEM_FIELD__usbc_GINTSTS_ISOOutDrop
//    <name> ISOOutDrop </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.14..14> ISOOutDrop
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_GINTSTS_EOPF  ---------------------------------
// SVD Line: 20291

//  <item> SFDITEM_FIELD__usbc_GINTSTS_EOPF
//    <name> EOPF </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.15..15> EOPF
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GINTSTS_GINTSTS_reserved_1  --------------------------
// SVD Line: 20297

//  <item> SFDITEM_FIELD__usbc_GINTSTS_GINTSTS_reserved_1
//    <name> GINTSTS_reserved_1 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.16..16> GINTSTS_reserved_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GINTSTS_EPMis  ---------------------------------
// SVD Line: 20303

//  <item> SFDITEM_FIELD__usbc_GINTSTS_EPMis
//    <name> EPMis </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.17..17> EPMis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GINTSTS_IEPInt  --------------------------------
// SVD Line: 20309

//  <item> SFDITEM_FIELD__usbc_GINTSTS_IEPInt
//    <name> IEPInt </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.18..18> IEPInt
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GINTSTS_OEPInt  --------------------------------
// SVD Line: 20315

//  <item> SFDITEM_FIELD__usbc_GINTSTS_OEPInt
//    <name> OEPInt </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.19..19> OEPInt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GINTSTS_incompISOIN  ------------------------------
// SVD Line: 20321

//  <item> SFDITEM_FIELD__usbc_GINTSTS_incompISOIN
//    <name> incompISOIN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.20..20> incompISOIN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GINTSTS_incomplP  -------------------------------
// SVD Line: 20327

//  <item> SFDITEM_FIELD__usbc_GINTSTS_incomplP
//    <name> incomplP </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.21..21> incomplP
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GINTSTS_FetSusp  --------------------------------
// SVD Line: 20333

//  <item> SFDITEM_FIELD__usbc_GINTSTS_FetSusp
//    <name> FetSusp </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.22..22> FetSusp
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GINTSTS_ResetDet  -------------------------------
// SVD Line: 20339

//  <item> SFDITEM_FIELD__usbc_GINTSTS_ResetDet
//    <name> ResetDet </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.23..23> ResetDet
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GINTSTS_PrtInt  --------------------------------
// SVD Line: 20345

//  <item> SFDITEM_FIELD__usbc_GINTSTS_PrtInt
//    <name> PrtInt </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.24..24> PrtInt
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GINTSTS_HChInt  --------------------------------
// SVD Line: 20351

//  <item> SFDITEM_FIELD__usbc_GINTSTS_HChInt
//    <name> HChInt </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.25..25> HChInt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GINTSTS_GINTSTS_reserved_2  --------------------------
// SVD Line: 20357

//  <item> SFDITEM_FIELD__usbc_GINTSTS_GINTSTS_reserved_2
//    <name> GINTSTS_reserved_2 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40180014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GINTSTS >> 26) & 0x3), ((usbc_GINTSTS = (usbc_GINTSTS & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_GINTSTS_ConIDStsChng  -----------------------------
// SVD Line: 20363

//  <item> SFDITEM_FIELD__usbc_GINTSTS_ConIDStsChng
//    <name> ConIDStsChng </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.28..28> ConIDStsChng
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTSTS_DisconnInt  ------------------------------
// SVD Line: 20369

//  <item> SFDITEM_FIELD__usbc_GINTSTS_DisconnInt
//    <name> DisconnInt </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.29..29> DisconnInt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTSTS_SessReqInt  ------------------------------
// SVD Line: 20375

//  <item> SFDITEM_FIELD__usbc_GINTSTS_SessReqInt
//    <name> SessReqInt </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.30..30> SessReqInt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GINTSTS_WkUpInt  --------------------------------
// SVD Line: 20381

//  <item> SFDITEM_FIELD__usbc_GINTSTS_WkUpInt
//    <name> WkUpInt </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTSTS ) </loc>
//      <o.31..31> WkUpInt
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GINTSTS  ----------------------------------
// SVD Line: 20198

//  <rtree> SFDITEM_REG__usbc_GINTSTS
//    <name> GINTSTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180014) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GINTSTS >> 0) & 0xFFFFFFFF), ((usbc_GINTSTS = (usbc_GINTSTS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_CurMod </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_ModeMis </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_OTGInt </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_Sof </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_RxFLvl </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_NPTxFEmp </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_GINNakEff </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_GOUTNakEff </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_GINTSTS_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_ErlySusp </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_USBSusp </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_USBRst </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_EnumDone </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_ISOOutDrop </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_EOPF </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_GINTSTS_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_EPMis </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_IEPInt </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_OEPInt </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_incompISOIN </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_incomplP </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_FetSusp </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_ResetDet </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_PrtInt </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_HChInt </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_GINTSTS_reserved_2 </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_ConIDStsChng </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_DisconnInt </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_SessReqInt </item>
//    <item> SFDITEM_FIELD__usbc_GINTSTS_WkUpInt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GINTMSK  ------------------------------
// SVD Line: 20389

unsigned int usbc_GINTMSK __AT (0x40180018);



// -----------------------  Field Item: usbc_GINTMSK_GINTMSK_reserved_0  --------------------------
// SVD Line: 20398

//  <item> SFDITEM_FIELD__usbc_GINTMSK_GINTMSK_reserved_0
//    <name> GINTMSK_reserved_0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.0..0> GINTMSK_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTMSK_ModeMisMsk  ------------------------------
// SVD Line: 20404

//  <item> SFDITEM_FIELD__usbc_GINTMSK_ModeMisMsk
//    <name> ModeMisMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.1..1> ModeMisMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTMSK_OTGIntMsk  -------------------------------
// SVD Line: 20410

//  <item> SFDITEM_FIELD__usbc_GINTMSK_OTGIntMsk
//    <name> OTGIntMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.2..2> OTGIntMsk
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GINTMSK_SofMsk  --------------------------------
// SVD Line: 20416

//  <item> SFDITEM_FIELD__usbc_GINTMSK_SofMsk
//    <name> SofMsk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.3..3> SofMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTMSK_RxFLvlMsk  -------------------------------
// SVD Line: 20422

//  <item> SFDITEM_FIELD__usbc_GINTMSK_RxFLvlMsk
//    <name> RxFLvlMsk </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.4..4> RxFLvlMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GINTMSK_NPTxFEmpMsk  ------------------------------
// SVD Line: 20428

//  <item> SFDITEM_FIELD__usbc_GINTMSK_NPTxFEmpMsk
//    <name> NPTxFEmpMsk </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.5..5> NPTxFEmpMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GINTMSK_GINNakEffMsk  -----------------------------
// SVD Line: 20434

//  <item> SFDITEM_FIELD__usbc_GINTMSK_GINNakEffMsk
//    <name> GINNakEffMsk </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.6..6> GINNakEffMsk
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_GINTMSK_GOUTNakEffMsk  -----------------------------
// SVD Line: 20440

//  <item> SFDITEM_FIELD__usbc_GINTMSK_GOUTNakEffMsk
//    <name> GOUTNakEffMsk </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.7..7> GOUTNakEffMsk
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GINTMSK_GINTMSK_reserved_1  --------------------------
// SVD Line: 20446

//  <item> SFDITEM_FIELD__usbc_GINTMSK_GINTMSK_reserved_1
//    <name> GINTMSK_reserved_1 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40180018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GINTMSK >> 8) & 0x3), ((usbc_GINTMSK = (usbc_GINTMSK & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_GINTMSK_ErlySuspMsk  ------------------------------
// SVD Line: 20452

//  <item> SFDITEM_FIELD__usbc_GINTMSK_ErlySuspMsk
//    <name> ErlySuspMsk </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.10..10> ErlySuspMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTMSK_USBSuspMsk  ------------------------------
// SVD Line: 20458

//  <item> SFDITEM_FIELD__usbc_GINTMSK_USBSuspMsk
//    <name> USBSuspMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.11..11> USBSuspMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTMSK_USBRstMsk  -------------------------------
// SVD Line: 20464

//  <item> SFDITEM_FIELD__usbc_GINTMSK_USBRstMsk
//    <name> USBRstMsk </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.12..12> USBRstMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GINTMSK_EnumDoneMsk  ------------------------------
// SVD Line: 20470

//  <item> SFDITEM_FIELD__usbc_GINTMSK_EnumDoneMsk
//    <name> EnumDoneMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.13..13> EnumDoneMsk
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_GINTMSK_ISOOutDropMsk  -----------------------------
// SVD Line: 20476

//  <item> SFDITEM_FIELD__usbc_GINTMSK_ISOOutDropMsk
//    <name> ISOOutDropMsk </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.14..14> ISOOutDropMsk
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GINTMSK_EOPFMsk  --------------------------------
// SVD Line: 20482

//  <item> SFDITEM_FIELD__usbc_GINTMSK_EOPFMsk
//    <name> EOPFMsk </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.15..15> EOPFMsk
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GINTMSK_GINTMSK_reserved_2  --------------------------
// SVD Line: 20488

//  <item> SFDITEM_FIELD__usbc_GINTMSK_GINTMSK_reserved_2
//    <name> GINTMSK_reserved_2 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.16..16> GINTMSK_reserved_2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GINTMSK_EPMisMsk  -------------------------------
// SVD Line: 20494

//  <item> SFDITEM_FIELD__usbc_GINTMSK_EPMisMsk
//    <name> EPMisMsk </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.17..17> EPMisMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTMSK_IEPIntMsk  -------------------------------
// SVD Line: 20500

//  <item> SFDITEM_FIELD__usbc_GINTMSK_IEPIntMsk
//    <name> IEPIntMsk </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.18..18> IEPIntMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTMSK_OEPIntMsk  -------------------------------
// SVD Line: 20506

//  <item> SFDITEM_FIELD__usbc_GINTMSK_OEPIntMsk
//    <name> OEPIntMsk </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.19..19> OEPIntMsk
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GINTMSK_GINTMSK_reserved_3  --------------------------
// SVD Line: 20512

//  <item> SFDITEM_FIELD__usbc_GINTMSK_GINTMSK_reserved_3
//    <name> GINTMSK_reserved_3 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.20..20> GINTMSK_reserved_3
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GINTMSK_incomplPMsK  ------------------------------
// SVD Line: 20518

//  <item> SFDITEM_FIELD__usbc_GINTMSK_incomplPMsK
//    <name> incomplPMsK </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.21..21> incomplPMsK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTMSK_FetSuspMsk  ------------------------------
// SVD Line: 20524

//  <item> SFDITEM_FIELD__usbc_GINTMSK_FetSuspMsk
//    <name> FetSuspMsk </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.22..22> FetSuspMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GINTMSK_ResetDetMsk  ------------------------------
// SVD Line: 20530

//  <item> SFDITEM_FIELD__usbc_GINTMSK_ResetDetMsk
//    <name> ResetDetMsk </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.23..23> ResetDetMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTMSK_PrtIntMsk  -------------------------------
// SVD Line: 20536

//  <item> SFDITEM_FIELD__usbc_GINTMSK_PrtIntMsk
//    <name> PrtIntMsk </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.24..24> PrtIntMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTMSK_HChIntMsk  -------------------------------
// SVD Line: 20542

//  <item> SFDITEM_FIELD__usbc_GINTMSK_HChIntMsk
//    <name> HChIntMsk </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.25..25> HChIntMsk
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GINTMSK_GINTMSK_reserved_4  --------------------------
// SVD Line: 20548

//  <item> SFDITEM_FIELD__usbc_GINTMSK_GINTMSK_reserved_4
//    <name> GINTMSK_reserved_4 </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40180018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GINTMSK >> 26) & 0x3), ((usbc_GINTMSK = (usbc_GINTMSK & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: usbc_GINTMSK_ConIDStsChngMsk  ----------------------------
// SVD Line: 20554

//  <item> SFDITEM_FIELD__usbc_GINTMSK_ConIDStsChngMsk
//    <name> ConIDStsChngMsk </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.28..28> ConIDStsChngMsk
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_GINTMSK_DisconnIntMsk  -----------------------------
// SVD Line: 20560

//  <item> SFDITEM_FIELD__usbc_GINTMSK_DisconnIntMsk
//    <name> DisconnIntMsk </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.29..29> DisconnIntMsk
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_GINTMSK_SessReqIntMsk  -----------------------------
// SVD Line: 20566

//  <item> SFDITEM_FIELD__usbc_GINTMSK_SessReqIntMsk
//    <name> SessReqIntMsk </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.30..30> SessReqIntMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GINTMSK_WkUpIntMsk  ------------------------------
// SVD Line: 20572

//  <item> SFDITEM_FIELD__usbc_GINTMSK_WkUpIntMsk
//    <name> WkUpIntMsk </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GINTMSK ) </loc>
//      <o.31..31> WkUpIntMsk
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GINTMSK  ----------------------------------
// SVD Line: 20389

//  <rtree> SFDITEM_REG__usbc_GINTMSK
//    <name> GINTMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180018) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GINTMSK >> 0) & 0xFFFFFFFF), ((usbc_GINTMSK = (usbc_GINTMSK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_GINTMSK_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_ModeMisMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_OTGIntMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_SofMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_RxFLvlMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_NPTxFEmpMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_GINNakEffMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_GOUTNakEffMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_GINTMSK_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_ErlySuspMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_USBSuspMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_USBRstMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_EnumDoneMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_ISOOutDropMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_EOPFMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_GINTMSK_reserved_2 </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_EPMisMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_IEPIntMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_OEPIntMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_GINTMSK_reserved_3 </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_incomplPMsK </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_FetSuspMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_ResetDetMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_PrtIntMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_HChIntMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_GINTMSK_reserved_4 </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_ConIDStsChngMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_DisconnIntMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_SessReqIntMsk </item>
//    <item> SFDITEM_FIELD__usbc_GINTMSK_WkUpIntMsk </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GRXSTSR  ------------------------------
// SVD Line: 20580

unsigned int usbc_GRXSTSR __AT (0x4018001C);



// -----------------------------  Field Item: usbc_GRXSTSR_ChNum  ---------------------------------
// SVD Line: 20589

//  <item> SFDITEM_FIELD__usbc_GRXSTSR_ChNum
//    <name> ChNum </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4018001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GRXSTSR >> 0) & 0xF), ((usbc_GRXSTSR = (usbc_GRXSTSR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_GRXSTSR_BCnt  ---------------------------------
// SVD Line: 20595

//  <item> SFDITEM_FIELD__usbc_GRXSTSR_BCnt
//    <name> BCnt </name>
//    <rw> 
//    <i> [Bits 14..4] RW (@ 0x4018001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GRXSTSR >> 4) & 0x7FF), ((usbc_GRXSTSR = (usbc_GRXSTSR & ~(0x7FFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_GRXSTSR_DPID  ---------------------------------
// SVD Line: 20601

//  <item> SFDITEM_FIELD__usbc_GRXSTSR_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bits 16..15] RW (@ 0x4018001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GRXSTSR >> 15) & 0x3), ((usbc_GRXSTSR = (usbc_GRXSTSR & ~(0x3UL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_GRXSTSR_PktSts  --------------------------------
// SVD Line: 20607

//  <item> SFDITEM_FIELD__usbc_GRXSTSR_PktSts
//    <name> PktSts </name>
//    <rw> 
//    <i> [Bits 20..17] RW (@ 0x4018001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GRXSTSR >> 17) & 0xF), ((usbc_GRXSTSR = (usbc_GRXSTSR & ~(0xFUL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_GRXSTSR_FN  ----------------------------------
// SVD Line: 20613

//  <item> SFDITEM_FIELD__usbc_GRXSTSR_FN
//    <name> FN </name>
//    <rw> 
//    <i> [Bits 24..21] RW (@ 0x4018001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GRXSTSR >> 21) & 0xF), ((usbc_GRXSTSR = (usbc_GRXSTSR & ~(0xFUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: usbc_GRXSTSR_GRXSTSR_reserved_0  --------------------------
// SVD Line: 20619

//  <item> SFDITEM_FIELD__usbc_GRXSTSR_GRXSTSR_reserved_0
//    <name> GRXSTSR_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..25] RW (@ 0x4018001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GRXSTSR >> 25) & 0x7F), ((usbc_GRXSTSR = (usbc_GRXSTSR & ~(0x7FUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GRXSTSR  ----------------------------------
// SVD Line: 20580

//  <rtree> SFDITEM_REG__usbc_GRXSTSR
//    <name> GRXSTSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018001C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GRXSTSR >> 0) & 0xFFFFFFFF), ((usbc_GRXSTSR = (usbc_GRXSTSR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GRXSTSR_ChNum </item>
//    <item> SFDITEM_FIELD__usbc_GRXSTSR_BCnt </item>
//    <item> SFDITEM_FIELD__usbc_GRXSTSR_DPID </item>
//    <item> SFDITEM_FIELD__usbc_GRXSTSR_PktSts </item>
//    <item> SFDITEM_FIELD__usbc_GRXSTSR_FN </item>
//    <item> SFDITEM_FIELD__usbc_GRXSTSR_GRXSTSR_reserved_0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GRXSTSP  ------------------------------
// SVD Line: 20627

unsigned int usbc_GRXSTSP __AT (0x40180020);



// -----------------------------  Field Item: usbc_GRXSTSP_ChNum  ---------------------------------
// SVD Line: 20636

//  <item> SFDITEM_FIELD__usbc_GRXSTSP_ChNum
//    <name> ChNum </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40180020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GRXSTSP >> 0) & 0xF), ((usbc_GRXSTSP = (usbc_GRXSTSP & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_GRXSTSP_BCnt  ---------------------------------
// SVD Line: 20642

//  <item> SFDITEM_FIELD__usbc_GRXSTSP_BCnt
//    <name> BCnt </name>
//    <rw> 
//    <i> [Bits 14..4] RW (@ 0x40180020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GRXSTSP >> 4) & 0x7FF), ((usbc_GRXSTSP = (usbc_GRXSTSP & ~(0x7FFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_GRXSTSP_DPID  ---------------------------------
// SVD Line: 20648

//  <item> SFDITEM_FIELD__usbc_GRXSTSP_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bits 16..15] RW (@ 0x40180020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GRXSTSP >> 15) & 0x3), ((usbc_GRXSTSP = (usbc_GRXSTSP & ~(0x3UL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_GRXSTSP_PktSts  --------------------------------
// SVD Line: 20654

//  <item> SFDITEM_FIELD__usbc_GRXSTSP_PktSts
//    <name> PktSts </name>
//    <rw> 
//    <i> [Bits 20..17] RW (@ 0x40180020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GRXSTSP >> 17) & 0xF), ((usbc_GRXSTSP = (usbc_GRXSTSP & ~(0xFUL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_GRXSTSP_FN  ----------------------------------
// SVD Line: 20660

//  <item> SFDITEM_FIELD__usbc_GRXSTSP_FN
//    <name> FN </name>
//    <rw> 
//    <i> [Bits 24..21] RW (@ 0x40180020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GRXSTSP >> 21) & 0xF), ((usbc_GRXSTSP = (usbc_GRXSTSP & ~(0xFUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: usbc_GRXSTSP_GRXSTSP_reserved_0  --------------------------
// SVD Line: 20666

//  <item> SFDITEM_FIELD__usbc_GRXSTSP_GRXSTSP_reserved_0
//    <name> GRXSTSP_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..25] RW (@ 0x40180020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GRXSTSP >> 25) & 0x7F), ((usbc_GRXSTSP = (usbc_GRXSTSP & ~(0x7FUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GRXSTSP  ----------------------------------
// SVD Line: 20627

//  <rtree> SFDITEM_REG__usbc_GRXSTSP
//    <name> GRXSTSP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180020) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GRXSTSP >> 0) & 0xFFFFFFFF), ((usbc_GRXSTSP = (usbc_GRXSTSP & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GRXSTSP_ChNum </item>
//    <item> SFDITEM_FIELD__usbc_GRXSTSP_BCnt </item>
//    <item> SFDITEM_FIELD__usbc_GRXSTSP_DPID </item>
//    <item> SFDITEM_FIELD__usbc_GRXSTSP_PktSts </item>
//    <item> SFDITEM_FIELD__usbc_GRXSTSP_FN </item>
//    <item> SFDITEM_FIELD__usbc_GRXSTSP_GRXSTSP_reserved_0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GRXFSIZ  ------------------------------
// SVD Line: 20674

unsigned int usbc_GRXFSIZ __AT (0x40180024);



// -----------------------------  Field Item: usbc_GRXFSIZ_RxFDep  --------------------------------
// SVD Line: 20683

//  <item> SFDITEM_FIELD__usbc_GRXFSIZ_RxFDep
//    <name> RxFDep </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40180024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GRXFSIZ >> 0) & 0x1FF), ((usbc_GRXFSIZ = (usbc_GRXFSIZ & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: usbc_GRXFSIZ_GRXFSIZ_reserved_0  --------------------------
// SVD Line: 20689

//  <item> SFDITEM_FIELD__usbc_GRXFSIZ_GRXFSIZ_reserved_0
//    <name> GRXFSIZ_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..9] RW (@ 0x40180024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_GRXFSIZ >> 9) & 0x7FFFFF), ((usbc_GRXFSIZ = (usbc_GRXFSIZ & ~(0x7FFFFFUL << 9 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GRXFSIZ  ----------------------------------
// SVD Line: 20674

//  <rtree> SFDITEM_REG__usbc_GRXFSIZ
//    <name> GRXFSIZ </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180024) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GRXFSIZ >> 0) & 0xFFFFFFFF), ((usbc_GRXFSIZ = (usbc_GRXFSIZ & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GRXFSIZ_RxFDep </item>
//    <item> SFDITEM_FIELD__usbc_GRXFSIZ_GRXFSIZ_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_GNPTXFSIZ  -----------------------------
// SVD Line: 20697

unsigned int usbc_GNPTXFSIZ __AT (0x40180028);



// -------------------------  Field Item: usbc_GNPTXFSIZ_NPTXFStAddr  -----------------------------
// SVD Line: 20706

//  <item> SFDITEM_FIELD__usbc_GNPTXFSIZ_NPTXFStAddr
//    <name> NPTXFStAddr </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40180028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GNPTXFSIZ >> 0) & 0x1FF), ((usbc_GNPTXFSIZ = (usbc_GNPTXFSIZ & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_GNPTXFSIZ_GNPTXFSIZ_reserved_0  ------------------------
// SVD Line: 20712

//  <item> SFDITEM_FIELD__usbc_GNPTXFSIZ_GNPTXFSIZ_reserved_0
//    <name> GNPTXFSIZ_reserved_0 </name>
//    <rw> 
//    <i> [Bits 15..9] RW (@ 0x40180028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GNPTXFSIZ >> 9) & 0x7F), ((usbc_GNPTXFSIZ = (usbc_GNPTXFSIZ & ~(0x7FUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GNPTXFSIZ_NPTXFDep  ------------------------------
// SVD Line: 20718

//  <item> SFDITEM_FIELD__usbc_GNPTXFSIZ_NPTXFDep
//    <name> NPTXFDep </name>
//    <rw> 
//    <i> [Bits 24..16] RW (@ 0x40180028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GNPTXFSIZ >> 16) & 0x1FF), ((usbc_GNPTXFSIZ = (usbc_GNPTXFSIZ & ~(0x1FFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_GNPTXFSIZ_GNPTXFSIZ_reserved_1  ------------------------
// SVD Line: 20724

//  <item> SFDITEM_FIELD__usbc_GNPTXFSIZ_GNPTXFSIZ_reserved_1
//    <name> GNPTXFSIZ_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..25] RW (@ 0x40180028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GNPTXFSIZ >> 25) & 0x7F), ((usbc_GNPTXFSIZ = (usbc_GNPTXFSIZ & ~(0x7FUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_GNPTXFSIZ  ---------------------------------
// SVD Line: 20697

//  <rtree> SFDITEM_REG__usbc_GNPTXFSIZ
//    <name> GNPTXFSIZ </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180028) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GNPTXFSIZ >> 0) & 0xFFFFFFFF), ((usbc_GNPTXFSIZ = (usbc_GNPTXFSIZ & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GNPTXFSIZ_NPTXFStAddr </item>
//    <item> SFDITEM_FIELD__usbc_GNPTXFSIZ_GNPTXFSIZ_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_GNPTXFSIZ_NPTXFDep </item>
//    <item> SFDITEM_FIELD__usbc_GNPTXFSIZ_GNPTXFSIZ_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_GNPTXSTS  ------------------------------
// SVD Line: 20732

unsigned int usbc_GNPTXSTS __AT (0x4018002C);



// -------------------------  Field Item: usbc_GNPTXSTS_NPTxFSpcAvail  ----------------------------
// SVD Line: 20741

//  <item> SFDITEM_FIELD__usbc_GNPTXSTS_NPTxFSpcAvail
//    <name> NPTxFSpcAvail </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4018002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GNPTXSTS >> 0) & 0xFFFF), ((usbc_GNPTXSTS = (usbc_GNPTXSTS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: usbc_GNPTXSTS_NPTxQSpcAvail  ----------------------------
// SVD Line: 20747

//  <item> SFDITEM_FIELD__usbc_GNPTXSTS_NPTxQSpcAvail
//    <name> NPTxQSpcAvail </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4018002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GNPTXSTS >> 16) & 0xFF), ((usbc_GNPTXSTS = (usbc_GNPTXSTS & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GNPTXSTS_NPTxQTop  -------------------------------
// SVD Line: 20753

//  <item> SFDITEM_FIELD__usbc_GNPTXSTS_NPTxQTop
//    <name> NPTxQTop </name>
//    <rw> 
//    <i> [Bits 30..24] RW (@ 0x4018002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GNPTXSTS >> 24) & 0x7F), ((usbc_GNPTXSTS = (usbc_GNPTXSTS & ~(0x7FUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_GNPTXSTS_GNPTXSTS_reserved_0  -------------------------
// SVD Line: 20759

//  <item> SFDITEM_FIELD__usbc_GNPTXSTS_GNPTXSTS_reserved_0
//    <name> GNPTXSTS_reserved_0 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4018002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GNPTXSTS ) </loc>
//      <o.31..31> GNPTXSTS_reserved_0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GNPTXSTS  ---------------------------------
// SVD Line: 20732

//  <rtree> SFDITEM_REG__usbc_GNPTXSTS
//    <name> GNPTXSTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018002C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GNPTXSTS >> 0) & 0xFFFFFFFF), ((usbc_GNPTXSTS = (usbc_GNPTXSTS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GNPTXSTS_NPTxFSpcAvail </item>
//    <item> SFDITEM_FIELD__usbc_GNPTXSTS_NPTxQSpcAvail </item>
//    <item> SFDITEM_FIELD__usbc_GNPTXSTS_NPTxQTop </item>
//    <item> SFDITEM_FIELD__usbc_GNPTXSTS_GNPTXSTS_reserved_0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: usbc_GGPIO  -------------------------------
// SVD Line: 20767

unsigned int usbc_GGPIO __AT (0x40180038);



// -------------------------------  Field Item: usbc_GGPIO_GPI  -----------------------------------
// SVD Line: 20776

//  <item> SFDITEM_FIELD__usbc_GGPIO_GPI
//    <name> GPI </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40180038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GGPIO >> 0) & 0xFFFF), ((usbc_GGPIO = (usbc_GGPIO & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_GGPIO_GPO  -----------------------------------
// SVD Line: 20782

//  <item> SFDITEM_FIELD__usbc_GGPIO_GPO
//    <name> GPO </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GGPIO >> 16) & 0xFFFF), ((usbc_GGPIO = (usbc_GGPIO & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_GGPIO  -----------------------------------
// SVD Line: 20767

//  <rtree> SFDITEM_REG__usbc_GGPIO
//    <name> GGPIO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180038) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GGPIO >> 0) & 0xFFFFFFFF), ((usbc_GGPIO = (usbc_GGPIO & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GGPIO_GPI </item>
//    <item> SFDITEM_FIELD__usbc_GGPIO_GPO </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: usbc_GUID  --------------------------------
// SVD Line: 20790

unsigned int usbc_GUID __AT (0x4018003C);



// -------------------------------  Field Item: usbc_GUID_GUID  -----------------------------------
// SVD Line: 20799

//  <item> SFDITEM_FIELD__usbc_GUID_GUID
//    <name> GUID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018003C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_GUID >> 0) & 0xFFFFFFFF), ((usbc_GUID = (usbc_GUID & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: usbc_GUID  -----------------------------------
// SVD Line: 20790

//  <rtree> SFDITEM_REG__usbc_GUID
//    <name> GUID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018003C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GUID >> 0) & 0xFFFFFFFF), ((usbc_GUID = (usbc_GUID & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GUID_GUID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GSNPSID  ------------------------------
// SVD Line: 20807

unsigned int usbc_GSNPSID __AT (0x40180040);



// ---------------------------  Field Item: usbc_GSNPSID_SynopsysID  ------------------------------
// SVD Line: 20816

//  <item> SFDITEM_FIELD__usbc_GSNPSID_SynopsysID
//    <name> SynopsysID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_GSNPSID >> 0) & 0xFFFFFFFF), ((usbc_GSNPSID = (usbc_GSNPSID & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GSNPSID  ----------------------------------
// SVD Line: 20807

//  <rtree> SFDITEM_REG__usbc_GSNPSID
//    <name> GSNPSID </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180040) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GSNPSID >> 0) & 0xFFFFFFFF), ((usbc_GSNPSID = (usbc_GSNPSID & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GSNPSID_SynopsysID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GHWCFG1  ------------------------------
// SVD Line: 20824

unsigned int usbc_GHWCFG1 __AT (0x40180044);



// -----------------------------  Field Item: usbc_GHWCFG1_EpDir  ---------------------------------
// SVD Line: 20833

//  <item> SFDITEM_FIELD__usbc_GHWCFG1_EpDir
//    <name> EpDir </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_GHWCFG1 >> 0) & 0xFFFFFFFF), ((usbc_GHWCFG1 = (usbc_GHWCFG1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GHWCFG1  ----------------------------------
// SVD Line: 20824

//  <rtree> SFDITEM_REG__usbc_GHWCFG1
//    <name> GHWCFG1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180044) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GHWCFG1 >> 0) & 0xFFFFFFFF), ((usbc_GHWCFG1 = (usbc_GHWCFG1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GHWCFG1_EpDir </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GHWCFG2  ------------------------------
// SVD Line: 20841

unsigned int usbc_GHWCFG2 __AT (0x40180048);



// ----------------------------  Field Item: usbc_GHWCFG2_OtgMode  --------------------------------
// SVD Line: 20850

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_OtgMode
//    <name> OtgMode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40180048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG2 >> 0) & 0x7), ((usbc_GHWCFG2 = (usbc_GHWCFG2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_GHWCFG2_OtgArch  --------------------------------
// SVD Line: 20856

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_OtgArch
//    <name> OtgArch </name>
//    <rw> 
//    <i> [Bits 4..3] RW (@ 0x40180048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG2 >> 3) & 0x3), ((usbc_GHWCFG2 = (usbc_GHWCFG2 & ~(0x3UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_GHWCFG2_SingPnt  --------------------------------
// SVD Line: 20862

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_SingPnt
//    <name> SingPnt </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG2 ) </loc>
//      <o.5..5> SingPnt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG2_HSPhyType  -------------------------------
// SVD Line: 20868

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_HSPhyType
//    <name> HSPhyType </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40180048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG2 >> 6) & 0x3), ((usbc_GHWCFG2 = (usbc_GHWCFG2 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG2_FSPhyType  -------------------------------
// SVD Line: 20874

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_FSPhyType
//    <name> FSPhyType </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40180048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG2 >> 8) & 0x3), ((usbc_GHWCFG2 = (usbc_GHWCFG2 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG2_NumDevEps  -------------------------------
// SVD Line: 20880

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_NumDevEps
//    <name> NumDevEps </name>
//    <rw> 
//    <i> [Bits 13..10] RW (@ 0x40180048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG2 >> 10) & 0xF), ((usbc_GHWCFG2 = (usbc_GHWCFG2 & ~(0xFUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG2_NumHstChnl  ------------------------------
// SVD Line: 20886

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_NumHstChnl
//    <name> NumHstChnl </name>
//    <rw> 
//    <i> [Bits 17..14] RW (@ 0x40180048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG2 >> 14) & 0xF), ((usbc_GHWCFG2 = (usbc_GHWCFG2 & ~(0xFUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_GHWCFG2_PerioSupport  -----------------------------
// SVD Line: 20892

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_PerioSupport
//    <name> PerioSupport </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40180048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG2 ) </loc>
//      <o.18..18> PerioSupport
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_GHWCFG2_DynFifoSizing  -----------------------------
// SVD Line: 20898

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_DynFifoSizing
//    <name> DynFifoSizing </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40180048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG2 ) </loc>
//      <o.19..19> DynFifoSizing
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_GHWCFG2_MultiProcIntrpt  ----------------------------
// SVD Line: 20904

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_MultiProcIntrpt
//    <name> MultiProcIntrpt </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG2 ) </loc>
//      <o.20..20> MultiProcIntrpt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GHWCFG2_GHWCFG2_reserved_0  --------------------------
// SVD Line: 20910

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_GHWCFG2_reserved_0
//    <name> GHWCFG2_reserved_0 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG2 ) </loc>
//      <o.21..21> GHWCFG2_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG2_NPTxQDepth  ------------------------------
// SVD Line: 20916

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_NPTxQDepth
//    <name> NPTxQDepth </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40180048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG2 >> 22) & 0x3), ((usbc_GHWCFG2 = (usbc_GHWCFG2 & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG2_PTxQDepth  -------------------------------
// SVD Line: 20922

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_PTxQDepth
//    <name> PTxQDepth </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40180048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG2 >> 24) & 0x3), ((usbc_GHWCFG2 = (usbc_GHWCFG2 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG2_TknQDepth  -------------------------------
// SVD Line: 20928

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_TknQDepth
//    <name> TknQDepth </name>
//    <rw> 
//    <i> [Bits 30..26] RW (@ 0x40180048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG2 >> 26) & 0x1F), ((usbc_GHWCFG2 = (usbc_GHWCFG2 & ~(0x1FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: usbc_GHWCFG2_GHWCFG2_reserved_1  --------------------------
// SVD Line: 20934

//  <item> SFDITEM_FIELD__usbc_GHWCFG2_GHWCFG2_reserved_1
//    <name> GHWCFG2_reserved_1 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG2 ) </loc>
//      <o.31..31> GHWCFG2_reserved_1
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GHWCFG2  ----------------------------------
// SVD Line: 20841

//  <rtree> SFDITEM_REG__usbc_GHWCFG2
//    <name> GHWCFG2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180048) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GHWCFG2 >> 0) & 0xFFFFFFFF), ((usbc_GHWCFG2 = (usbc_GHWCFG2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_OtgMode </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_OtgArch </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_SingPnt </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_HSPhyType </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_FSPhyType </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_NumDevEps </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_NumHstChnl </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_PerioSupport </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_DynFifoSizing </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_MultiProcIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_GHWCFG2_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_NPTxQDepth </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_PTxQDepth </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_TknQDepth </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG2_GHWCFG2_reserved_1 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GHWCFG3  ------------------------------
// SVD Line: 20942

unsigned int usbc_GHWCFG3 __AT (0x4018004C);



// -------------------------  Field Item: usbc_GHWCFG3_XferSizeWidth  -----------------------------
// SVD Line: 20951

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_XferSizeWidth
//    <name> XferSizeWidth </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4018004C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG3 >> 0) & 0xF), ((usbc_GHWCFG3 = (usbc_GHWCFG3 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_GHWCFG3_PktSizeWidth  -----------------------------
// SVD Line: 20957

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_PktSizeWidth
//    <name> PktSizeWidth </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4018004C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG3 >> 4) & 0x7), ((usbc_GHWCFG3 = (usbc_GHWCFG3 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_GHWCFG3_OtgEn  ---------------------------------
// SVD Line: 20963

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_OtgEn
//    <name> OtgEn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4018004C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG3 ) </loc>
//      <o.7..7> OtgEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG3_I2CIntSel  -------------------------------
// SVD Line: 20969

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_I2CIntSel
//    <name> I2CIntSel </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4018004C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG3 ) </loc>
//      <o.8..8> I2CIntSel
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG3_VndctlSupt  ------------------------------
// SVD Line: 20975

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_VndctlSupt
//    <name> VndctlSupt </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4018004C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG3 ) </loc>
//      <o.9..9> VndctlSupt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG3_OptFeature  ------------------------------
// SVD Line: 20981

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_OptFeature
//    <name> OptFeature </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4018004C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG3 ) </loc>
//      <o.10..10> OptFeature
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GHWCFG3_RstType  --------------------------------
// SVD Line: 20987

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_RstType
//    <name> RstType </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4018004C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG3 ) </loc>
//      <o.11..11> RstType
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG3_ADPSupport  ------------------------------
// SVD Line: 20993

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_ADPSupport
//    <name> ADPSupport </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4018004C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG3 ) </loc>
//      <o.12..12> ADPSupport
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GHWCFG3_HSICMode  -------------------------------
// SVD Line: 20999

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_HSICMode
//    <name> HSICMode </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4018004C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG3 ) </loc>
//      <o.13..13> HSICMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG3_BCSupport  -------------------------------
// SVD Line: 21005

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_BCSupport
//    <name> BCSupport </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4018004C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG3 ) </loc>
//      <o.14..14> BCSupport
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GHWCFG3_LPMMode  --------------------------------
// SVD Line: 21011

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_LPMMode
//    <name> LPMMode </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4018004C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG3 ) </loc>
//      <o.15..15> LPMMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG3_DfifoDepth  ------------------------------
// SVD Line: 21017

//  <item> SFDITEM_FIELD__usbc_GHWCFG3_DfifoDepth
//    <name> DfifoDepth </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4018004C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GHWCFG3 >> 16) & 0xFFFF), ((usbc_GHWCFG3 = (usbc_GHWCFG3 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GHWCFG3  ----------------------------------
// SVD Line: 20942

//  <rtree> SFDITEM_REG__usbc_GHWCFG3
//    <name> GHWCFG3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018004C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GHWCFG3 >> 0) & 0xFFFFFFFF), ((usbc_GHWCFG3 = (usbc_GHWCFG3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_XferSizeWidth </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_PktSizeWidth </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_OtgEn </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_I2CIntSel </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_VndctlSupt </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_OptFeature </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_RstType </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_ADPSupport </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_HSICMode </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_BCSupport </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_LPMMode </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG3_DfifoDepth </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_GHWCFG4  ------------------------------
// SVD Line: 21025

unsigned int usbc_GHWCFG4 __AT (0x40180050);



// -------------------------  Field Item: usbc_GHWCFG4_NumDevPerioEps  ----------------------------
// SVD Line: 21034

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_NumDevPerioEps
//    <name> NumDevPerioEps </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40180050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG4 >> 0) & 0xF), ((usbc_GHWCFG4 = (usbc_GHWCFG4 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_GHWCFG4_PartialPwrDn  -----------------------------
// SVD Line: 21040

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_PartialPwrDn
//    <name> PartialPwrDn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.4..4> PartialPwrDn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GHWCFG4_AhbFreq  --------------------------------
// SVD Line: 21046

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_AhbFreq
//    <name> AhbFreq </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.5..5> AhbFreq
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GHWCFG4_Hibernation  ------------------------------
// SVD Line: 21052

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_Hibernation
//    <name> Hibernation </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.6..6> Hibernation
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_GHWCFG4_ExtendedHibernation  --------------------------
// SVD Line: 21058

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_ExtendedHibernation
//    <name> ExtendedHibernation </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.7..7> ExtendedHibernation
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_GHWCFG4_GHWCFG4_reserved_0  --------------------------
// SVD Line: 21064

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_GHWCFG4_reserved_0
//    <name> GHWCFG4_reserved_0 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40180050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG4 >> 8) & 0xF), ((usbc_GHWCFG4 = (usbc_GHWCFG4 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_GHWCFG4_ACGSupt  --------------------------------
// SVD Line: 21070

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_ACGSupt
//    <name> ACGSupt </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.12..12> ACGSupt
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_GHWCFG4_EnhancedLPMSupt  ----------------------------
// SVD Line: 21076

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_EnhancedLPMSupt
//    <name> EnhancedLPMSupt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.13..13> EnhancedLPMSupt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GHWCFG4_PhyDataWidth  -----------------------------
// SVD Line: 21082

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_PhyDataWidth
//    <name> PhyDataWidth </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40180050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG4 >> 14) & 0x3), ((usbc_GHWCFG4 = (usbc_GHWCFG4 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG4_NumCtlEps  -------------------------------
// SVD Line: 21088

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_NumCtlEps
//    <name> NumCtlEps </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40180050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG4 >> 16) & 0xF), ((usbc_GHWCFG4 = (usbc_GHWCFG4 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_GHWCFG4_IddgFltr  -------------------------------
// SVD Line: 21094

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_IddgFltr
//    <name> IddgFltr </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.20..20> IddgFltr
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_GHWCFG4_VBusValidFltr  -----------------------------
// SVD Line: 21100

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_VBusValidFltr
//    <name> VBusValidFltr </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.21..21> VBusValidFltr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG4_AValidFltr  ------------------------------
// SVD Line: 21106

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_AValidFltr
//    <name> AValidFltr </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.22..22> AValidFltr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_GHWCFG4_BValidFltr  ------------------------------
// SVD Line: 21112

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_BValidFltr
//    <name> BValidFltr </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.23..23> BValidFltr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GHWCFG4_SessEndFltr  ------------------------------
// SVD Line: 21118

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_SessEndFltr
//    <name> SessEndFltr </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.24..24> SessEndFltr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_GHWCFG4_DedFifoMode  ------------------------------
// SVD Line: 21124

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_DedFifoMode
//    <name> DedFifoMode </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.25..25> DedFifoMode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_GHWCFG4_INEps  ---------------------------------
// SVD Line: 21130

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_INEps
//    <name> INEps </name>
//    <rw> 
//    <i> [Bits 29..26] RW (@ 0x40180050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_GHWCFG4 >> 26) & 0xF), ((usbc_GHWCFG4 = (usbc_GHWCFG4 & ~(0xFUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: usbc_GHWCFG4_DescDMAEnabled  ----------------------------
// SVD Line: 21136

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_DescDMAEnabled
//    <name> DescDMAEnabled </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.30..30> DescDMAEnabled
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_GHWCFG4_DescDMA  --------------------------------
// SVD Line: 21142

//  <item> SFDITEM_FIELD__usbc_GHWCFG4_DescDMA
//    <name> DescDMA </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_GHWCFG4 ) </loc>
//      <o.31..31> DescDMA
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_GHWCFG4  ----------------------------------
// SVD Line: 21025

//  <rtree> SFDITEM_REG__usbc_GHWCFG4
//    <name> GHWCFG4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180050) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GHWCFG4 >> 0) & 0xFFFFFFFF), ((usbc_GHWCFG4 = (usbc_GHWCFG4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_NumDevPerioEps </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_PartialPwrDn </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_AhbFreq </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_Hibernation </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_ExtendedHibernation </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_GHWCFG4_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_ACGSupt </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_EnhancedLPMSupt </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_PhyDataWidth </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_NumCtlEps </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_IddgFltr </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_VBusValidFltr </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_AValidFltr </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_BValidFltr </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_SessEndFltr </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_DedFifoMode </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_INEps </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_DescDMAEnabled </item>
//    <item> SFDITEM_FIELD__usbc_GHWCFG4_DescDMA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_GDFIFOCFG  -----------------------------
// SVD Line: 21150

unsigned int usbc_GDFIFOCFG __AT (0x4018005C);



// --------------------------  Field Item: usbc_GDFIFOCFG_GDFIFOCfg  ------------------------------
// SVD Line: 21159

//  <item> SFDITEM_FIELD__usbc_GDFIFOCFG_GDFIFOCfg
//    <name> GDFIFOCfg </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4018005C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GDFIFOCFG >> 0) & 0xFFFF), ((usbc_GDFIFOCFG = (usbc_GDFIFOCFG & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: usbc_GDFIFOCFG_EPInfoBaseAddr  ---------------------------
// SVD Line: 21165

//  <item> SFDITEM_FIELD__usbc_GDFIFOCFG_EPInfoBaseAddr
//    <name> EPInfoBaseAddr </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4018005C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_GDFIFOCFG >> 16) & 0xFFFF), ((usbc_GDFIFOCFG = (usbc_GDFIFOCFG & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_GDFIFOCFG  ---------------------------------
// SVD Line: 21150

//  <rtree> SFDITEM_REG__usbc_GDFIFOCFG
//    <name> GDFIFOCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018005C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_GDFIFOCFG >> 0) & 0xFFFFFFFF), ((usbc_GDFIFOCFG = (usbc_GDFIFOCFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_GDFIFOCFG_GDFIFOCfg </item>
//    <item> SFDITEM_FIELD__usbc_GDFIFOCFG_EPInfoBaseAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HPTXFSIZ  ------------------------------
// SVD Line: 21173

unsigned int usbc_HPTXFSIZ __AT (0x40180100);



// --------------------------  Field Item: usbc_HPTXFSIZ_PTxFStAddr  ------------------------------
// SVD Line: 21182

//  <item> SFDITEM_FIELD__usbc_HPTXFSIZ_PTxFStAddr
//    <name> PTxFStAddr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40180100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HPTXFSIZ >> 0) & 0x3FF), ((usbc_HPTXFSIZ = (usbc_HPTXFSIZ & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_HPTXFSIZ_HPTXFSIZ_reserved_0  -------------------------
// SVD Line: 21188

//  <item> SFDITEM_FIELD__usbc_HPTXFSIZ_HPTXFSIZ_reserved_0
//    <name> HPTXFSIZ_reserved_0 </name>
//    <rw> 
//    <i> [Bits 15..10] RW (@ 0x40180100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HPTXFSIZ >> 10) & 0x3F), ((usbc_HPTXFSIZ = (usbc_HPTXFSIZ & ~(0x3FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_HPTXFSIZ_PTxFSize  -------------------------------
// SVD Line: 21194

//  <item> SFDITEM_FIELD__usbc_HPTXFSIZ_PTxFSize
//    <name> PTxFSize </name>
//    <rw> 
//    <i> [Bits 26..16] RW (@ 0x40180100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HPTXFSIZ >> 16) & 0x7FF), ((usbc_HPTXFSIZ = (usbc_HPTXFSIZ & ~(0x7FFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_HPTXFSIZ_HPTXFSIZ_reserved_1  -------------------------
// SVD Line: 21200

//  <item> SFDITEM_FIELD__usbc_HPTXFSIZ_HPTXFSIZ_reserved_1
//    <name> HPTXFSIZ_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..27] RW (@ 0x40180100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HPTXFSIZ >> 27) & 0x1F), ((usbc_HPTXFSIZ = (usbc_HPTXFSIZ & ~(0x1FUL << 27 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 27 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HPTXFSIZ  ---------------------------------
// SVD Line: 21173

//  <rtree> SFDITEM_REG__usbc_HPTXFSIZ
//    <name> HPTXFSIZ </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180100) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HPTXFSIZ >> 0) & 0xFFFFFFFF), ((usbc_HPTXFSIZ = (usbc_HPTXFSIZ & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HPTXFSIZ_PTxFStAddr </item>
//    <item> SFDITEM_FIELD__usbc_HPTXFSIZ_HPTXFSIZ_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HPTXFSIZ_PTxFSize </item>
//    <item> SFDITEM_FIELD__usbc_HPTXFSIZ_HPTXFSIZ_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPTXF1  ------------------------------
// SVD Line: 21208

unsigned int usbc_DIEPTXF1 __AT (0x40180104);



// ------------------------  Field Item: usbc_DIEPTXF1_INEPnTxFStAddr  ----------------------------
// SVD Line: 21217

//  <item> SFDITEM_FIELD__usbc_DIEPTXF1_INEPnTxFStAddr
//    <name> INEPnTxFStAddr </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40180104) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTXF1 >> 0) & 0x1FF), ((usbc_DIEPTXF1 = (usbc_DIEPTXF1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPTXF1_DIEPTXF1_reserved_0  -------------------------
// SVD Line: 21223

//  <item> SFDITEM_FIELD__usbc_DIEPTXF1_DIEPTXF1_reserved_0
//    <name> DIEPTXF1_reserved_0 </name>
//    <rw> 
//    <i> [Bits 15..9] RW (@ 0x40180104) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTXF1 >> 9) & 0x7F), ((usbc_DIEPTXF1 = (usbc_DIEPTXF1 & ~(0x7FUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPTXF1_INEPnTxFDep  -----------------------------
// SVD Line: 21229

//  <item> SFDITEM_FIELD__usbc_DIEPTXF1_INEPnTxFDep
//    <name> INEPnTxFDep </name>
//    <rw> 
//    <i> [Bits 21..16] RW (@ 0x40180104) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTXF1 >> 16) & 0x3F), ((usbc_DIEPTXF1 = (usbc_DIEPTXF1 & ~(0x3FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPTXF1_DIEPTXF1_reserved_1  -------------------------
// SVD Line: 21235

//  <item> SFDITEM_FIELD__usbc_DIEPTXF1_DIEPTXF1_reserved_1
//    <name> DIEPTXF1_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..22] RW (@ 0x40180104) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTXF1 >> 22) & 0x3FF), ((usbc_DIEPTXF1 = (usbc_DIEPTXF1 & ~(0x3FFUL << 22 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPTXF1  ---------------------------------
// SVD Line: 21208

//  <rtree> SFDITEM_REG__usbc_DIEPTXF1
//    <name> DIEPTXF1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180104) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPTXF1 >> 0) & 0xFFFFFFFF), ((usbc_DIEPTXF1 = (usbc_DIEPTXF1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF1_INEPnTxFStAddr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF1_DIEPTXF1_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF1_INEPnTxFDep </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF1_DIEPTXF1_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPTXF2  ------------------------------
// SVD Line: 21243

unsigned int usbc_DIEPTXF2 __AT (0x40180108);



// ------------------------  Field Item: usbc_DIEPTXF2_INEPnTxFStAddr  ----------------------------
// SVD Line: 21252

//  <item> SFDITEM_FIELD__usbc_DIEPTXF2_INEPnTxFStAddr
//    <name> INEPnTxFStAddr </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40180108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTXF2 >> 0) & 0x1FF), ((usbc_DIEPTXF2 = (usbc_DIEPTXF2 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPTXF2_DIEPTXF2_reserved_0  -------------------------
// SVD Line: 21258

//  <item> SFDITEM_FIELD__usbc_DIEPTXF2_DIEPTXF2_reserved_0
//    <name> DIEPTXF2_reserved_0 </name>
//    <rw> 
//    <i> [Bits 15..9] RW (@ 0x40180108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTXF2 >> 9) & 0x7F), ((usbc_DIEPTXF2 = (usbc_DIEPTXF2 & ~(0x7FUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPTXF2_INEPnTxFDep  -----------------------------
// SVD Line: 21264

//  <item> SFDITEM_FIELD__usbc_DIEPTXF2_INEPnTxFDep
//    <name> INEPnTxFDep </name>
//    <rw> 
//    <i> [Bits 21..16] RW (@ 0x40180108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTXF2 >> 16) & 0x3F), ((usbc_DIEPTXF2 = (usbc_DIEPTXF2 & ~(0x3FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPTXF2_DIEPTXF2_reserved_1  -------------------------
// SVD Line: 21270

//  <item> SFDITEM_FIELD__usbc_DIEPTXF2_DIEPTXF2_reserved_1
//    <name> DIEPTXF2_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..22] RW (@ 0x40180108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTXF2 >> 22) & 0x3FF), ((usbc_DIEPTXF2 = (usbc_DIEPTXF2 & ~(0x3FFUL << 22 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPTXF2  ---------------------------------
// SVD Line: 21243

//  <rtree> SFDITEM_REG__usbc_DIEPTXF2
//    <name> DIEPTXF2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180108) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPTXF2 >> 0) & 0xFFFFFFFF), ((usbc_DIEPTXF2 = (usbc_DIEPTXF2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF2_INEPnTxFStAddr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF2_DIEPTXF2_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF2_INEPnTxFDep </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF2_DIEPTXF2_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPTXF3  ------------------------------
// SVD Line: 21278

unsigned int usbc_DIEPTXF3 __AT (0x4018010C);



// ------------------------  Field Item: usbc_DIEPTXF3_INEPnTxFStAddr  ----------------------------
// SVD Line: 21287

//  <item> SFDITEM_FIELD__usbc_DIEPTXF3_INEPnTxFStAddr
//    <name> INEPnTxFStAddr </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x4018010C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTXF3 >> 0) & 0x1FF), ((usbc_DIEPTXF3 = (usbc_DIEPTXF3 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPTXF3_DIEPTXF3_reserved_0  -------------------------
// SVD Line: 21293

//  <item> SFDITEM_FIELD__usbc_DIEPTXF3_DIEPTXF3_reserved_0
//    <name> DIEPTXF3_reserved_0 </name>
//    <rw> 
//    <i> [Bits 15..9] RW (@ 0x4018010C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTXF3 >> 9) & 0x7F), ((usbc_DIEPTXF3 = (usbc_DIEPTXF3 & ~(0x7FUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPTXF3_INEPnTxFDep  -----------------------------
// SVD Line: 21299

//  <item> SFDITEM_FIELD__usbc_DIEPTXF3_INEPnTxFDep
//    <name> INEPnTxFDep </name>
//    <rw> 
//    <i> [Bits 21..16] RW (@ 0x4018010C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTXF3 >> 16) & 0x3F), ((usbc_DIEPTXF3 = (usbc_DIEPTXF3 & ~(0x3FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPTXF3_DIEPTXF3_reserved_1  -------------------------
// SVD Line: 21305

//  <item> SFDITEM_FIELD__usbc_DIEPTXF3_DIEPTXF3_reserved_1
//    <name> DIEPTXF3_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..22] RW (@ 0x4018010C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTXF3 >> 22) & 0x3FF), ((usbc_DIEPTXF3 = (usbc_DIEPTXF3 & ~(0x3FFUL << 22 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPTXF3  ---------------------------------
// SVD Line: 21278

//  <rtree> SFDITEM_REG__usbc_DIEPTXF3
//    <name> DIEPTXF3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018010C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPTXF3 >> 0) & 0xFFFFFFFF), ((usbc_DIEPTXF3 = (usbc_DIEPTXF3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF3_INEPnTxFStAddr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF3_DIEPTXF3_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF3_INEPnTxFDep </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF3_DIEPTXF3_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPTXF4  ------------------------------
// SVD Line: 21313

unsigned int usbc_DIEPTXF4 __AT (0x40180110);



// ------------------------  Field Item: usbc_DIEPTXF4_INEPnTxFStAddr  ----------------------------
// SVD Line: 21322

//  <item> SFDITEM_FIELD__usbc_DIEPTXF4_INEPnTxFStAddr
//    <name> INEPnTxFStAddr </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40180110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTXF4 >> 0) & 0x1FF), ((usbc_DIEPTXF4 = (usbc_DIEPTXF4 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPTXF4_DIEPTXF4_reserved_0  -------------------------
// SVD Line: 21328

//  <item> SFDITEM_FIELD__usbc_DIEPTXF4_DIEPTXF4_reserved_0
//    <name> DIEPTXF4_reserved_0 </name>
//    <rw> 
//    <i> [Bits 15..9] RW (@ 0x40180110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTXF4 >> 9) & 0x7F), ((usbc_DIEPTXF4 = (usbc_DIEPTXF4 & ~(0x7FUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPTXF4_INEPnTxFDep  -----------------------------
// SVD Line: 21334

//  <item> SFDITEM_FIELD__usbc_DIEPTXF4_INEPnTxFDep
//    <name> INEPnTxFDep </name>
//    <rw> 
//    <i> [Bits 21..16] RW (@ 0x40180110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTXF4 >> 16) & 0x3F), ((usbc_DIEPTXF4 = (usbc_DIEPTXF4 & ~(0x3FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPTXF4_DIEPTXF4_reserved_1  -------------------------
// SVD Line: 21340

//  <item> SFDITEM_FIELD__usbc_DIEPTXF4_DIEPTXF4_reserved_1
//    <name> DIEPTXF4_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..22] RW (@ 0x40180110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTXF4 >> 22) & 0x3FF), ((usbc_DIEPTXF4 = (usbc_DIEPTXF4 & ~(0x3FFUL << 22 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPTXF4  ---------------------------------
// SVD Line: 21313

//  <rtree> SFDITEM_REG__usbc_DIEPTXF4
//    <name> DIEPTXF4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180110) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPTXF4 >> 0) & 0xFFFFFFFF), ((usbc_DIEPTXF4 = (usbc_DIEPTXF4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF4_INEPnTxFStAddr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF4_DIEPTXF4_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF4_INEPnTxFDep </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF4_DIEPTXF4_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPTXF5  ------------------------------
// SVD Line: 21348

unsigned int usbc_DIEPTXF5 __AT (0x40180114);



// ------------------------  Field Item: usbc_DIEPTXF5_INEPnTxFStAddr  ----------------------------
// SVD Line: 21357

//  <item> SFDITEM_FIELD__usbc_DIEPTXF5_INEPnTxFStAddr
//    <name> INEPnTxFStAddr </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40180114) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTXF5 >> 0) & 0x1FF), ((usbc_DIEPTXF5 = (usbc_DIEPTXF5 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPTXF5_DIEPTXF5_reserved_0  -------------------------
// SVD Line: 21363

//  <item> SFDITEM_FIELD__usbc_DIEPTXF5_DIEPTXF5_reserved_0
//    <name> DIEPTXF5_reserved_0 </name>
//    <rw> 
//    <i> [Bits 15..9] RW (@ 0x40180114) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTXF5 >> 9) & 0x7F), ((usbc_DIEPTXF5 = (usbc_DIEPTXF5 & ~(0x7FUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPTXF5_INEPnTxFDep  -----------------------------
// SVD Line: 21369

//  <item> SFDITEM_FIELD__usbc_DIEPTXF5_INEPnTxFDep
//    <name> INEPnTxFDep </name>
//    <rw> 
//    <i> [Bits 21..16] RW (@ 0x40180114) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTXF5 >> 16) & 0x3F), ((usbc_DIEPTXF5 = (usbc_DIEPTXF5 & ~(0x3FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPTXF5_DIEPTXF5_reserved_1  -------------------------
// SVD Line: 21375

//  <item> SFDITEM_FIELD__usbc_DIEPTXF5_DIEPTXF5_reserved_1
//    <name> DIEPTXF5_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..22] RW (@ 0x40180114) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTXF5 >> 22) & 0x3FF), ((usbc_DIEPTXF5 = (usbc_DIEPTXF5 & ~(0x3FFUL << 22 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPTXF5  ---------------------------------
// SVD Line: 21348

//  <rtree> SFDITEM_REG__usbc_DIEPTXF5
//    <name> DIEPTXF5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180114) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPTXF5 >> 0) & 0xFFFFFFFF), ((usbc_DIEPTXF5 = (usbc_DIEPTXF5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF5_INEPnTxFStAddr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF5_DIEPTXF5_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF5_INEPnTxFDep </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTXF5_DIEPTXF5_reserved_1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: usbc_HCFG  --------------------------------
// SVD Line: 21383

unsigned int usbc_HCFG __AT (0x40180400);



// ----------------------------  Field Item: usbc_HCFG_FSLSPclkSel  -------------------------------
// SVD Line: 21392

//  <item> SFDITEM_FIELD__usbc_HCFG_FSLSPclkSel
//    <name> FSLSPclkSel </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40180400) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCFG >> 0) & 0x3), ((usbc_HCFG = (usbc_HCFG & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCFG_FSLSSupp  ---------------------------------
// SVD Line: 21398

//  <item> SFDITEM_FIELD__usbc_HCFG_FSLSSupp
//    <name> FSLSSupp </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180400) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCFG ) </loc>
//      <o.2..2> FSLSSupp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCFG_HCFG_reserved_0  -----------------------------
// SVD Line: 21404

//  <item> SFDITEM_FIELD__usbc_HCFG_HCFG_reserved_0
//    <name> HCFG_reserved_0 </name>
//    <rw> 
//    <i> [Bits 6..3] RW (@ 0x40180400) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCFG >> 3) & 0xF), ((usbc_HCFG = (usbc_HCFG & ~(0xFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCFG_Ena32KHzS  --------------------------------
// SVD Line: 21410

//  <item> SFDITEM_FIELD__usbc_HCFG_Ena32KHzS
//    <name> Ena32KHzS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180400) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCFG ) </loc>
//      <o.7..7> Ena32KHzS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCFG_ResValid  ---------------------------------
// SVD Line: 21416

//  <item> SFDITEM_FIELD__usbc_HCFG_ResValid
//    <name> ResValid </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40180400) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCFG >> 8) & 0xFF), ((usbc_HCFG = (usbc_HCFG & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HCFG_HCFG_reserved_1  -----------------------------
// SVD Line: 21422

//  <item> SFDITEM_FIELD__usbc_HCFG_HCFG_reserved_1
//    <name> HCFG_reserved_1 </name>
//    <rw> 
//    <i> [Bits 22..16] RW (@ 0x40180400) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCFG >> 16) & 0x7F), ((usbc_HCFG = (usbc_HCFG & ~(0x7FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCFG_DescDMA  ---------------------------------
// SVD Line: 21428

//  <item> SFDITEM_FIELD__usbc_HCFG_DescDMA
//    <name> DescDMA </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40180400) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCFG ) </loc>
//      <o.23..23> DescDMA
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCFG_FrListEn  ---------------------------------
// SVD Line: 21434

//  <item> SFDITEM_FIELD__usbc_HCFG_FrListEn
//    <name> FrListEn </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40180400) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCFG >> 24) & 0x3), ((usbc_HCFG = (usbc_HCFG & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCFG_PerSchedEna  -------------------------------
// SVD Line: 21440

//  <item> SFDITEM_FIELD__usbc_HCFG_PerSchedEna
//    <name> PerSchedEna </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180400) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCFG ) </loc>
//      <o.26..26> PerSchedEna
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCFG_HCFG_reserved_2  -----------------------------
// SVD Line: 21446

//  <item> SFDITEM_FIELD__usbc_HCFG_HCFG_reserved_2
//    <name> HCFG_reserved_2 </name>
//    <rw> 
//    <i> [Bits 30..27] RW (@ 0x40180400) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCFG >> 27) & 0xF), ((usbc_HCFG = (usbc_HCFG & ~(0xFUL << 27 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 27 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCFG_ModeChTimEn  -------------------------------
// SVD Line: 21452

//  <item> SFDITEM_FIELD__usbc_HCFG_ModeChTimEn
//    <name> ModeChTimEn </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180400) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCFG ) </loc>
//      <o.31..31> ModeChTimEn
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: usbc_HCFG  -----------------------------------
// SVD Line: 21383

//  <rtree> SFDITEM_REG__usbc_HCFG
//    <name> HCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180400) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCFG >> 0) & 0xFFFFFFFF), ((usbc_HCFG = (usbc_HCFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCFG_FSLSPclkSel </item>
//    <item> SFDITEM_FIELD__usbc_HCFG_FSLSSupp </item>
//    <item> SFDITEM_FIELD__usbc_HCFG_HCFG_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCFG_Ena32KHzS </item>
//    <item> SFDITEM_FIELD__usbc_HCFG_ResValid </item>
//    <item> SFDITEM_FIELD__usbc_HCFG_HCFG_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCFG_DescDMA </item>
//    <item> SFDITEM_FIELD__usbc_HCFG_FrListEn </item>
//    <item> SFDITEM_FIELD__usbc_HCFG_PerSchedEna </item>
//    <item> SFDITEM_FIELD__usbc_HCFG_HCFG_reserved_2 </item>
//    <item> SFDITEM_FIELD__usbc_HCFG_ModeChTimEn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: usbc_HFIR  --------------------------------
// SVD Line: 21460

unsigned int usbc_HFIR __AT (0x40180404);



// -------------------------------  Field Item: usbc_HFIR_FrInt  ----------------------------------
// SVD Line: 21469

//  <item> SFDITEM_FIELD__usbc_HFIR_FrInt
//    <name> FrInt </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40180404) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HFIR >> 0) & 0xFFFF), ((usbc_HFIR = (usbc_HFIR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HFIR_HFIRRldCtrl  -------------------------------
// SVD Line: 21475

//  <item> SFDITEM_FIELD__usbc_HFIR_HFIRRldCtrl
//    <name> HFIRRldCtrl </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180404) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HFIR ) </loc>
//      <o.16..16> HFIRRldCtrl
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HFIR_HFIR_reserved_0  -----------------------------
// SVD Line: 21481

//  <item> SFDITEM_FIELD__usbc_HFIR_HFIR_reserved_0
//    <name> HFIR_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..17] RW (@ 0x40180404) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HFIR >> 17) & 0x7FFF), ((usbc_HFIR = (usbc_HFIR & ~(0x7FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: usbc_HFIR  -----------------------------------
// SVD Line: 21460

//  <rtree> SFDITEM_REG__usbc_HFIR
//    <name> HFIR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180404) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HFIR >> 0) & 0xFFFFFFFF), ((usbc_HFIR = (usbc_HFIR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HFIR_FrInt </item>
//    <item> SFDITEM_FIELD__usbc_HFIR_HFIRRldCtrl </item>
//    <item> SFDITEM_FIELD__usbc_HFIR_HFIR_reserved_0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: usbc_HFNUM  -------------------------------
// SVD Line: 21489

unsigned int usbc_HFNUM __AT (0x40180408);



// ------------------------------  Field Item: usbc_HFNUM_FrNum  ----------------------------------
// SVD Line: 21498

//  <item> SFDITEM_FIELD__usbc_HFNUM_FrNum
//    <name> FrNum </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40180408) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HFNUM >> 0) & 0xFFFF), ((usbc_HFNUM = (usbc_HFNUM & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HFNUM_FrRem  ----------------------------------
// SVD Line: 21504

//  <item> SFDITEM_FIELD__usbc_HFNUM_FrRem
//    <name> FrRem </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180408) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HFNUM >> 16) & 0xFFFF), ((usbc_HFNUM = (usbc_HFNUM & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HFNUM  -----------------------------------
// SVD Line: 21489

//  <rtree> SFDITEM_REG__usbc_HFNUM
//    <name> HFNUM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180408) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HFNUM >> 0) & 0xFFFFFFFF), ((usbc_HFNUM = (usbc_HFNUM & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HFNUM_FrNum </item>
//    <item> SFDITEM_FIELD__usbc_HFNUM_FrRem </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: usbc_HAINT  -------------------------------
// SVD Line: 21512

unsigned int usbc_HAINT __AT (0x40180414);



// ------------------------------  Field Item: usbc_HAINT_HAINT  ----------------------------------
// SVD Line: 21521

//  <item> SFDITEM_FIELD__usbc_HAINT_HAINT
//    <name> HAINT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40180414) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HAINT >> 0) & 0xFFF), ((usbc_HAINT = (usbc_HAINT & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: usbc_HAINT_HAINT_reserved_0  ----------------------------
// SVD Line: 21527

//  <item> SFDITEM_FIELD__usbc_HAINT_HAINT_reserved_0
//    <name> HAINT_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40180414) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HAINT >> 12) & 0xFFFFF), ((usbc_HAINT = (usbc_HAINT & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HAINT  -----------------------------------
// SVD Line: 21512

//  <rtree> SFDITEM_REG__usbc_HAINT
//    <name> HAINT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180414) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HAINT >> 0) & 0xFFFFFFFF), ((usbc_HAINT = (usbc_HAINT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HAINT_HAINT </item>
//    <item> SFDITEM_FIELD__usbc_HAINT_HAINT_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HAINTMSK  ------------------------------
// SVD Line: 21535

unsigned int usbc_HAINTMSK __AT (0x40180418);



// ---------------------------  Field Item: usbc_HAINTMSK_HAINTMsk  -------------------------------
// SVD Line: 21544

//  <item> SFDITEM_FIELD__usbc_HAINTMSK_HAINTMsk
//    <name> HAINTMsk </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40180418) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HAINTMSK >> 0) & 0xFFF), ((usbc_HAINTMSK = (usbc_HAINTMSK & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_HAINTMSK_HAINTMSK_reserved_0  -------------------------
// SVD Line: 21550

//  <item> SFDITEM_FIELD__usbc_HAINTMSK_HAINTMSK_reserved_0
//    <name> HAINTMSK_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40180418) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HAINTMSK >> 12) & 0xFFFFF), ((usbc_HAINTMSK = (usbc_HAINTMSK & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HAINTMSK  ---------------------------------
// SVD Line: 21535

//  <rtree> SFDITEM_REG__usbc_HAINTMSK
//    <name> HAINTMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180418) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HAINTMSK >> 0) & 0xFFFFFFFF), ((usbc_HAINTMSK = (usbc_HAINTMSK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HAINTMSK_HAINTMsk </item>
//    <item> SFDITEM_FIELD__usbc_HAINTMSK_HAINTMSK_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HFLBAddr  ------------------------------
// SVD Line: 21558

unsigned int usbc_HFLBAddr __AT (0x4018041C);



// ---------------------------  Field Item: usbc_HFLBAddr_HFLBAddr  -------------------------------
// SVD Line: 21567

//  <item> SFDITEM_FIELD__usbc_HFLBAddr_HFLBAddr
//    <name> HFLBAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018041C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HFLBAddr >> 0) & 0xFFFFFFFF), ((usbc_HFLBAddr = (usbc_HFLBAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HFLBAddr  ---------------------------------
// SVD Line: 21558

//  <rtree> SFDITEM_REG__usbc_HFLBAddr
//    <name> HFLBAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018041C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HFLBAddr >> 0) & 0xFFFFFFFF), ((usbc_HFLBAddr = (usbc_HFLBAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HFLBAddr_HFLBAddr </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: usbc_HPRT  --------------------------------
// SVD Line: 21575

unsigned int usbc_HPRT __AT (0x40180440);



// ----------------------------  Field Item: usbc_HPRT_PrtConnSts  --------------------------------
// SVD Line: 21584

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtConnSts
//    <name> PrtConnSts </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180440) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HPRT ) </loc>
//      <o.0..0> PrtConnSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HPRT_PrtConnDet  --------------------------------
// SVD Line: 21590

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtConnDet
//    <name> PrtConnDet </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180440) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HPRT ) </loc>
//      <o.1..1> PrtConnDet
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HPRT_PrtEna  ----------------------------------
// SVD Line: 21596

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtEna
//    <name> PrtEna </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180440) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HPRT ) </loc>
//      <o.2..2> PrtEna
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HPRT_PrtEnChng  --------------------------------
// SVD Line: 21602

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtEnChng
//    <name> PrtEnChng </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180440) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HPRT ) </loc>
//      <o.3..3> PrtEnChng
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HPRT_PrtOvrCurrAct  ------------------------------
// SVD Line: 21608

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtOvrCurrAct
//    <name> PrtOvrCurrAct </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180440) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HPRT ) </loc>
//      <o.4..4> PrtOvrCurrAct
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HPRT_PrtOvrCurrChng  ------------------------------
// SVD Line: 21614

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtOvrCurrChng
//    <name> PrtOvrCurrChng </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180440) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HPRT ) </loc>
//      <o.5..5> PrtOvrCurrChng
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HPRT_PrtRes  ----------------------------------
// SVD Line: 21620

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtRes
//    <name> PrtRes </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180440) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HPRT ) </loc>
//      <o.6..6> PrtRes
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HPRT_PrtSusp  ---------------------------------
// SVD Line: 21626

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtSusp
//    <name> PrtSusp </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180440) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HPRT ) </loc>
//      <o.7..7> PrtSusp
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HPRT_PrtRst  ----------------------------------
// SVD Line: 21632

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtRst
//    <name> PrtRst </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180440) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HPRT ) </loc>
//      <o.8..8> PrtRst
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HPRT_HPRT_reserved_0  -----------------------------
// SVD Line: 21638

//  <item> SFDITEM_FIELD__usbc_HPRT_HPRT_reserved_0
//    <name> HPRT_reserved_0 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180440) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HPRT ) </loc>
//      <o.9..9> HPRT_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HPRT_PrtLnSts  ---------------------------------
// SVD Line: 21644

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtLnSts
//    <name> PrtLnSts </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40180440) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HPRT >> 10) & 0x3), ((usbc_HPRT = (usbc_HPRT & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HPRT_PrtPwr  ----------------------------------
// SVD Line: 21650

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtPwr
//    <name> PrtPwr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180440) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HPRT ) </loc>
//      <o.12..12> PrtPwr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HPRT_PrtTstCtl  --------------------------------
// SVD Line: 21656

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtTstCtl
//    <name> PrtTstCtl </name>
//    <rw> 
//    <i> [Bits 16..13] RW (@ 0x40180440) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HPRT >> 13) & 0xF), ((usbc_HPRT = (usbc_HPRT & ~(0xFUL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HPRT_PrtSpd  ----------------------------------
// SVD Line: 21662

//  <item> SFDITEM_FIELD__usbc_HPRT_PrtSpd
//    <name> PrtSpd </name>
//    <rw> 
//    <i> [Bits 18..17] RW (@ 0x40180440) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HPRT >> 17) & 0x3), ((usbc_HPRT = (usbc_HPRT & ~(0x3UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HPRT_HPRT_reserved_1  -----------------------------
// SVD Line: 21668

//  <item> SFDITEM_FIELD__usbc_HPRT_HPRT_reserved_1
//    <name> HPRT_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..19] RW (@ 0x40180440) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HPRT >> 19) & 0x1FFF), ((usbc_HPRT = (usbc_HPRT & ~(0x1FFFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FFF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: usbc_HPRT  -----------------------------------
// SVD Line: 21575

//  <rtree> SFDITEM_REG__usbc_HPRT
//    <name> HPRT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180440) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HPRT >> 0) & 0xFFFFFFFF), ((usbc_HPRT = (usbc_HPRT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtConnSts </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtConnDet </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtEna </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtEnChng </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtOvrCurrAct </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtOvrCurrChng </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtRes </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtSusp </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtRst </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_HPRT_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtLnSts </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtPwr </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtTstCtl </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_PrtSpd </item>
//    <item> SFDITEM_FIELD__usbc_HPRT_HPRT_reserved_1 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCCHAR0  ------------------------------
// SVD Line: 21676

unsigned int usbc_HCCHAR0 __AT (0x40180500);



// ------------------------------  Field Item: usbc_HCCHAR0_MPS  ----------------------------------
// SVD Line: 21685

//  <item> SFDITEM_FIELD__usbc_HCCHAR0_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180500) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR0 >> 0) & 0x7FF), ((usbc_HCCHAR0 = (usbc_HCCHAR0 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR0_EPNum  ---------------------------------
// SVD Line: 21691

//  <item> SFDITEM_FIELD__usbc_HCCHAR0_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180500) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR0 >> 11) & 0xF), ((usbc_HCCHAR0 = (usbc_HCCHAR0 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR0_EPDir  ---------------------------------
// SVD Line: 21697

//  <item> SFDITEM_FIELD__usbc_HCCHAR0_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180500) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR0 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCCHAR0_HCCHAR0_reserved_0  --------------------------
// SVD Line: 21703

//  <item> SFDITEM_FIELD__usbc_HCCHAR0_HCCHAR0_reserved_0
//    <name> HCCHAR0_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180500) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR0 ) </loc>
//      <o.16..16> HCCHAR0_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR0_LSpdDev  --------------------------------
// SVD Line: 21709

//  <item> SFDITEM_FIELD__usbc_HCCHAR0_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180500) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR0 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR0_EPType  --------------------------------
// SVD Line: 21715

//  <item> SFDITEM_FIELD__usbc_HCCHAR0_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180500) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR0 >> 18) & 0x3), ((usbc_HCCHAR0 = (usbc_HCCHAR0 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCCHAR0_EC  ----------------------------------
// SVD Line: 21721

//  <item> SFDITEM_FIELD__usbc_HCCHAR0_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40180500) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR0 >> 20) & 0x3), ((usbc_HCCHAR0 = (usbc_HCCHAR0 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR0_DevAddr  --------------------------------
// SVD Line: 21727

//  <item> SFDITEM_FIELD__usbc_HCCHAR0_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x40180500) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR0 >> 22) & 0x7F), ((usbc_HCCHAR0 = (usbc_HCCHAR0 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR0_OddFrm  --------------------------------
// SVD Line: 21733

//  <item> SFDITEM_FIELD__usbc_HCCHAR0_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180500) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR0 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR0_ChDis  ---------------------------------
// SVD Line: 21739

//  <item> SFDITEM_FIELD__usbc_HCCHAR0_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180500) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR0 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR0_ChEna  ---------------------------------
// SVD Line: 21745

//  <item> SFDITEM_FIELD__usbc_HCCHAR0_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180500) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR0 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR0  ----------------------------------
// SVD Line: 21676

//  <rtree> SFDITEM_REG__usbc_HCCHAR0
//    <name> HCCHAR0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180500) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR0 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR0 = (usbc_HCCHAR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR0_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR0_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR0_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR0_HCCHAR0_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR0_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR0_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR0_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR0_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR0_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR0_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR0_ChEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCSPLT0  ------------------------------
// SVD Line: 21753

unsigned int usbc_HCSPLT0 __AT (0x40180504);



// ----------------------------  Field Item: usbc_HCSPLT0_PrtAddr  --------------------------------
// SVD Line: 21762

//  <item> SFDITEM_FIELD__usbc_HCSPLT0_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40180504) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT0 >> 0) & 0x7F), ((usbc_HCSPLT0 = (usbc_HCSPLT0 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT0_HubAddr  --------------------------------
// SVD Line: 21768

//  <item> SFDITEM_FIELD__usbc_HCSPLT0_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40180504) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT0 >> 7) & 0x7F), ((usbc_HCSPLT0 = (usbc_HCSPLT0 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT0_XactPos  --------------------------------
// SVD Line: 21774

//  <item> SFDITEM_FIELD__usbc_HCSPLT0_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40180504) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT0 >> 14) & 0x3), ((usbc_HCSPLT0 = (usbc_HCSPLT0 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT0_CompSplt  -------------------------------
// SVD Line: 21780

//  <item> SFDITEM_FIELD__usbc_HCSPLT0_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180504) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT0 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCSPLT0_HCSPLT0_reserved_0  --------------------------
// SVD Line: 21786

//  <item> SFDITEM_FIELD__usbc_HCSPLT0_HCSPLT0_reserved_0
//    <name> HCSPLT0_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x40180504) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT0 >> 17) & 0x3FFF), ((usbc_HCSPLT0 = (usbc_HCSPLT0 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT0_SpltEna  --------------------------------
// SVD Line: 21792

//  <item> SFDITEM_FIELD__usbc_HCSPLT0_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180504) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT0 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT0  ----------------------------------
// SVD Line: 21753

//  <rtree> SFDITEM_REG__usbc_HCSPLT0
//    <name> HCSPLT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180504) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT0 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT0 = (usbc_HCSPLT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT0_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT0_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT0_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT0_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT0_HCSPLT0_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT0_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT0  -------------------------------
// SVD Line: 21800

unsigned int usbc_HCINT0 __AT (0x40180508);



// ----------------------------  Field Item: usbc_HCINT0_XferCompl  -------------------------------
// SVD Line: 21809

//  <item> SFDITEM_FIELD__usbc_HCINT0_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT0_ChHltd  ---------------------------------
// SVD Line: 21815

//  <item> SFDITEM_FIELD__usbc_HCINT0_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT0_AHBErr  ---------------------------------
// SVD Line: 21821

//  <item> SFDITEM_FIELD__usbc_HCINT0_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT0_STALL  ---------------------------------
// SVD Line: 21827

//  <item> SFDITEM_FIELD__usbc_HCINT0_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT0_NAK  ----------------------------------
// SVD Line: 21833

//  <item> SFDITEM_FIELD__usbc_HCINT0_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT0_ACK  ----------------------------------
// SVD Line: 21839

//  <item> SFDITEM_FIELD__usbc_HCINT0_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT0_NYET  ----------------------------------
// SVD Line: 21845

//  <item> SFDITEM_FIELD__usbc_HCINT0_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT0_XactErr  --------------------------------
// SVD Line: 21851

//  <item> SFDITEM_FIELD__usbc_HCINT0_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT0_BblErr  ---------------------------------
// SVD Line: 21857

//  <item> SFDITEM_FIELD__usbc_HCINT0_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT0_FrmOvrun  --------------------------------
// SVD Line: 21863

//  <item> SFDITEM_FIELD__usbc_HCINT0_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT0_DataTglErr  -------------------------------
// SVD Line: 21869

//  <item> SFDITEM_FIELD__usbc_HCINT0_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT0_BNAIntr  --------------------------------
// SVD Line: 21875

//  <item> SFDITEM_FIELD__usbc_HCINT0_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT0_XCS_XACT_ERR  ------------------------------
// SVD Line: 21881

//  <item> SFDITEM_FIELD__usbc_HCINT0_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT0_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 21887

//  <item> SFDITEM_FIELD__usbc_HCINT0_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180508) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT0 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT0_HCINT0_reserved_0  ---------------------------
// SVD Line: 21893

//  <item> SFDITEM_FIELD__usbc_HCINT0_HCINT0_reserved_0
//    <name> HCINT0_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x40180508) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT0 >> 14) & 0x3FFFF), ((usbc_HCINT0 = (usbc_HCINT0 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCINT0  ----------------------------------
// SVD Line: 21800

//  <rtree> SFDITEM_REG__usbc_HCINT0
//    <name> HCINT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180508) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT0 >> 0) & 0xFFFFFFFF), ((usbc_HCINT0 = (usbc_HCINT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT0_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT0_HCINT0_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCINTMSK0  -----------------------------
// SVD Line: 21901

unsigned int usbc_HCINTMSK0 __AT (0x4018050C);



// -------------------------  Field Item: usbc_HCINTMSK0_XferComplMsk  ----------------------------
// SVD Line: 21910

//  <item> SFDITEM_FIELD__usbc_HCINTMSK0_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4018050C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK0 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK0_ChHltdMsk  ------------------------------
// SVD Line: 21916

//  <item> SFDITEM_FIELD__usbc_HCINTMSK0_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4018050C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK0 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK0_AHBErrMsk  ------------------------------
// SVD Line: 21922

//  <item> SFDITEM_FIELD__usbc_HCINTMSK0_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4018050C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK0 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK0_HCINTMSK0_reserved_0  ------------------------
// SVD Line: 21928

//  <item> SFDITEM_FIELD__usbc_HCINTMSK0_HCINTMSK0_reserved_0
//    <name> HCINTMSK0_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x4018050C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK0 >> 3) & 0xFF), ((usbc_HCINTMSK0 = (usbc_HCINTMSK0 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK0_BNAIntrMsk  -----------------------------
// SVD Line: 21934

//  <item> SFDITEM_FIELD__usbc_HCINTMSK0_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4018050C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK0 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK0_HCINTMSK0_reserved_1  ------------------------
// SVD Line: 21940

//  <item> SFDITEM_FIELD__usbc_HCINTMSK0_HCINTMSK0_reserved_1
//    <name> HCINTMSK0_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4018050C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK0 ) </loc>
//      <o.12..12> HCINTMSK0_reserved_1
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK0_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 21946

//  <item> SFDITEM_FIELD__usbc_HCINTMSK0_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4018050C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK0 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK0_HCINTMSK0_reserved_2  ------------------------
// SVD Line: 21952

//  <item> SFDITEM_FIELD__usbc_HCINTMSK0_HCINTMSK0_reserved_2
//    <name> HCINTMSK0_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x4018050C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK0 >> 14) & 0x3FFFF), ((usbc_HCINTMSK0 = (usbc_HCINTMSK0 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK0  ---------------------------------
// SVD Line: 21901

//  <rtree> SFDITEM_REG__usbc_HCINTMSK0
//    <name> HCINTMSK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018050C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK0 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK0 = (usbc_HCINTMSK0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK0_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK0_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK0_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK0_HCINTMSK0_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK0_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK0_HCINTMSK0_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK0_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK0_HCINTMSK0_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCTSIZ0  ------------------------------
// SVD Line: 21960

unsigned int usbc_HCTSIZ0 __AT (0x40180510);



// ----------------------------  Field Item: usbc_HCTSIZ0_XferSize  -------------------------------
// SVD Line: 21969

//  <item> SFDITEM_FIELD__usbc_HCTSIZ0_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180510) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ0 >> 0) & 0x7FFFF), ((usbc_HCTSIZ0 = (usbc_HCTSIZ0 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ0_PktCnt  --------------------------------
// SVD Line: 21975

//  <item> SFDITEM_FIELD__usbc_HCTSIZ0_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180510) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ0 >> 19) & 0x3FF), ((usbc_HCTSIZ0 = (usbc_HCTSIZ0 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ0_Pid  ----------------------------------
// SVD Line: 21981

//  <item> SFDITEM_FIELD__usbc_HCTSIZ0_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180510) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ0 >> 29) & 0x3), ((usbc_HCTSIZ0 = (usbc_HCTSIZ0 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ0_DoPng  ---------------------------------
// SVD Line: 21987

//  <item> SFDITEM_FIELD__usbc_HCTSIZ0_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180510) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ0 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ0  ----------------------------------
// SVD Line: 21960

//  <rtree> SFDITEM_REG__usbc_HCTSIZ0
//    <name> HCTSIZ0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180510) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ0 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ0 = (usbc_HCTSIZ0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ0_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ0_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ0_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ0_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA0  -------------------------------
// SVD Line: 21995

unsigned int usbc_HCDMA0 __AT (0x40180514);



// -----------------------------  Field Item: usbc_HCDMA0_DMAAddr  --------------------------------
// SVD Line: 22004

//  <item> SFDITEM_FIELD__usbc_HCDMA0_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180514) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA0 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA0 = (usbc_HCDMA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCDMA0  ----------------------------------
// SVD Line: 21995

//  <rtree> SFDITEM_REG__usbc_HCDMA0
//    <name> HCDMA0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180514) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA0 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA0 = (usbc_HCDMA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA0_DMAAddr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMAB0  ------------------------------
// SVD Line: 22012

unsigned int usbc_HCDMAB0 __AT (0x4018051C);



// -----------------------------  Field Item: usbc_HCDMAB0_HCDMAB  --------------------------------
// SVD Line: 22021

//  <item> SFDITEM_FIELD__usbc_HCDMAB0_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018051C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB0 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB0 = (usbc_HCDMAB0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB0  ----------------------------------
// SVD Line: 22012

//  <rtree> SFDITEM_REG__usbc_HCDMAB0
//    <name> HCDMAB0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018051C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB0 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB0 = (usbc_HCDMAB0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB0_HCDMAB </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCCHAR1  ------------------------------
// SVD Line: 22029

unsigned int usbc_HCCHAR1 __AT (0x40180520);



// ------------------------------  Field Item: usbc_HCCHAR1_MPS  ----------------------------------
// SVD Line: 22038

//  <item> SFDITEM_FIELD__usbc_HCCHAR1_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180520) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR1 >> 0) & 0x7FF), ((usbc_HCCHAR1 = (usbc_HCCHAR1 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR1_EPNum  ---------------------------------
// SVD Line: 22044

//  <item> SFDITEM_FIELD__usbc_HCCHAR1_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180520) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR1 >> 11) & 0xF), ((usbc_HCCHAR1 = (usbc_HCCHAR1 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR1_EPDir  ---------------------------------
// SVD Line: 22050

//  <item> SFDITEM_FIELD__usbc_HCCHAR1_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180520) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR1 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCCHAR1_HCCHAR1_reserved_0  --------------------------
// SVD Line: 22056

//  <item> SFDITEM_FIELD__usbc_HCCHAR1_HCCHAR1_reserved_0
//    <name> HCCHAR1_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180520) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR1 ) </loc>
//      <o.16..16> HCCHAR1_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR1_LSpdDev  --------------------------------
// SVD Line: 22062

//  <item> SFDITEM_FIELD__usbc_HCCHAR1_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180520) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR1 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR1_EPType  --------------------------------
// SVD Line: 22068

//  <item> SFDITEM_FIELD__usbc_HCCHAR1_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180520) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR1 >> 18) & 0x3), ((usbc_HCCHAR1 = (usbc_HCCHAR1 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCCHAR1_EC  ----------------------------------
// SVD Line: 22074

//  <item> SFDITEM_FIELD__usbc_HCCHAR1_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40180520) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR1 >> 20) & 0x3), ((usbc_HCCHAR1 = (usbc_HCCHAR1 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR1_DevAddr  --------------------------------
// SVD Line: 22080

//  <item> SFDITEM_FIELD__usbc_HCCHAR1_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x40180520) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR1 >> 22) & 0x7F), ((usbc_HCCHAR1 = (usbc_HCCHAR1 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR1_OddFrm  --------------------------------
// SVD Line: 22086

//  <item> SFDITEM_FIELD__usbc_HCCHAR1_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180520) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR1 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR1_ChDis  ---------------------------------
// SVD Line: 22092

//  <item> SFDITEM_FIELD__usbc_HCCHAR1_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180520) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR1 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR1_ChEna  ---------------------------------
// SVD Line: 22098

//  <item> SFDITEM_FIELD__usbc_HCCHAR1_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180520) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR1 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR1  ----------------------------------
// SVD Line: 22029

//  <rtree> SFDITEM_REG__usbc_HCCHAR1
//    <name> HCCHAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180520) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR1 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR1 = (usbc_HCCHAR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR1_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR1_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR1_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR1_HCCHAR1_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR1_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR1_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR1_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR1_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR1_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR1_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR1_ChEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCSPLT1  ------------------------------
// SVD Line: 22106

unsigned int usbc_HCSPLT1 __AT (0x40180524);



// ----------------------------  Field Item: usbc_HCSPLT1_PrtAddr  --------------------------------
// SVD Line: 22115

//  <item> SFDITEM_FIELD__usbc_HCSPLT1_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40180524) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT1 >> 0) & 0x7F), ((usbc_HCSPLT1 = (usbc_HCSPLT1 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT1_HubAddr  --------------------------------
// SVD Line: 22121

//  <item> SFDITEM_FIELD__usbc_HCSPLT1_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40180524) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT1 >> 7) & 0x7F), ((usbc_HCSPLT1 = (usbc_HCSPLT1 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT1_XactPos  --------------------------------
// SVD Line: 22127

//  <item> SFDITEM_FIELD__usbc_HCSPLT1_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40180524) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT1 >> 14) & 0x3), ((usbc_HCSPLT1 = (usbc_HCSPLT1 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT1_CompSplt  -------------------------------
// SVD Line: 22133

//  <item> SFDITEM_FIELD__usbc_HCSPLT1_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180524) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT1 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCSPLT1_HCSPLT1_reserved_0  --------------------------
// SVD Line: 22139

//  <item> SFDITEM_FIELD__usbc_HCSPLT1_HCSPLT1_reserved_0
//    <name> HCSPLT1_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x40180524) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT1 >> 17) & 0x3FFF), ((usbc_HCSPLT1 = (usbc_HCSPLT1 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT1_SpltEna  --------------------------------
// SVD Line: 22145

//  <item> SFDITEM_FIELD__usbc_HCSPLT1_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180524) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT1 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT1  ----------------------------------
// SVD Line: 22106

//  <rtree> SFDITEM_REG__usbc_HCSPLT1
//    <name> HCSPLT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180524) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT1 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT1 = (usbc_HCSPLT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT1_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT1_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT1_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT1_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT1_HCSPLT1_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT1_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT1  -------------------------------
// SVD Line: 22153

unsigned int usbc_HCINT1 __AT (0x40180528);



// ----------------------------  Field Item: usbc_HCINT1_XferCompl  -------------------------------
// SVD Line: 22162

//  <item> SFDITEM_FIELD__usbc_HCINT1_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT1_ChHltd  ---------------------------------
// SVD Line: 22168

//  <item> SFDITEM_FIELD__usbc_HCINT1_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT1_AHBErr  ---------------------------------
// SVD Line: 22174

//  <item> SFDITEM_FIELD__usbc_HCINT1_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT1_STALL  ---------------------------------
// SVD Line: 22180

//  <item> SFDITEM_FIELD__usbc_HCINT1_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT1_NAK  ----------------------------------
// SVD Line: 22186

//  <item> SFDITEM_FIELD__usbc_HCINT1_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT1_ACK  ----------------------------------
// SVD Line: 22192

//  <item> SFDITEM_FIELD__usbc_HCINT1_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT1_NYET  ----------------------------------
// SVD Line: 22198

//  <item> SFDITEM_FIELD__usbc_HCINT1_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT1_XactErr  --------------------------------
// SVD Line: 22204

//  <item> SFDITEM_FIELD__usbc_HCINT1_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT1_BblErr  ---------------------------------
// SVD Line: 22210

//  <item> SFDITEM_FIELD__usbc_HCINT1_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT1_FrmOvrun  --------------------------------
// SVD Line: 22216

//  <item> SFDITEM_FIELD__usbc_HCINT1_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT1_DataTglErr  -------------------------------
// SVD Line: 22222

//  <item> SFDITEM_FIELD__usbc_HCINT1_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT1_BNAIntr  --------------------------------
// SVD Line: 22228

//  <item> SFDITEM_FIELD__usbc_HCINT1_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT1_XCS_XACT_ERR  ------------------------------
// SVD Line: 22234

//  <item> SFDITEM_FIELD__usbc_HCINT1_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT1_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 22240

//  <item> SFDITEM_FIELD__usbc_HCINT1_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180528) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT1 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT1_HCINT1_reserved_0  ---------------------------
// SVD Line: 22246

//  <item> SFDITEM_FIELD__usbc_HCINT1_HCINT1_reserved_0
//    <name> HCINT1_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x40180528) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT1 >> 14) & 0x3FFFF), ((usbc_HCINT1 = (usbc_HCINT1 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCINT1  ----------------------------------
// SVD Line: 22153

//  <rtree> SFDITEM_REG__usbc_HCINT1
//    <name> HCINT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180528) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT1 >> 0) & 0xFFFFFFFF), ((usbc_HCINT1 = (usbc_HCINT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT1_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT1_HCINT1_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCINTMSK1  -----------------------------
// SVD Line: 22254

unsigned int usbc_HCINTMSK1 __AT (0x4018052C);



// -------------------------  Field Item: usbc_HCINTMSK1_XferComplMsk  ----------------------------
// SVD Line: 22263

//  <item> SFDITEM_FIELD__usbc_HCINTMSK1_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4018052C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK1 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK1_ChHltdMsk  ------------------------------
// SVD Line: 22269

//  <item> SFDITEM_FIELD__usbc_HCINTMSK1_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4018052C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK1 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK1_AHBErrMsk  ------------------------------
// SVD Line: 22275

//  <item> SFDITEM_FIELD__usbc_HCINTMSK1_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4018052C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK1 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK1_HCINTMSK1_reserved_0  ------------------------
// SVD Line: 22281

//  <item> SFDITEM_FIELD__usbc_HCINTMSK1_HCINTMSK1_reserved_0
//    <name> HCINTMSK1_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x4018052C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK1 >> 3) & 0xFF), ((usbc_HCINTMSK1 = (usbc_HCINTMSK1 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK1_BNAIntrMsk  -----------------------------
// SVD Line: 22287

//  <item> SFDITEM_FIELD__usbc_HCINTMSK1_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4018052C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK1 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK1_HCINTMSK1_reserved_1  ------------------------
// SVD Line: 22293

//  <item> SFDITEM_FIELD__usbc_HCINTMSK1_HCINTMSK1_reserved_1
//    <name> HCINTMSK1_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4018052C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK1 ) </loc>
//      <o.12..12> HCINTMSK1_reserved_1
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK1_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 22299

//  <item> SFDITEM_FIELD__usbc_HCINTMSK1_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4018052C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK1 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK1_HCINTMSK1_reserved_2  ------------------------
// SVD Line: 22305

//  <item> SFDITEM_FIELD__usbc_HCINTMSK1_HCINTMSK1_reserved_2
//    <name> HCINTMSK1_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x4018052C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK1 >> 14) & 0x3FFFF), ((usbc_HCINTMSK1 = (usbc_HCINTMSK1 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK1  ---------------------------------
// SVD Line: 22254

//  <rtree> SFDITEM_REG__usbc_HCINTMSK1
//    <name> HCINTMSK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018052C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK1 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK1 = (usbc_HCINTMSK1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK1_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK1_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK1_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK1_HCINTMSK1_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK1_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK1_HCINTMSK1_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK1_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK1_HCINTMSK1_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCTSIZ1  ------------------------------
// SVD Line: 22313

unsigned int usbc_HCTSIZ1 __AT (0x40180530);



// ----------------------------  Field Item: usbc_HCTSIZ1_XferSize  -------------------------------
// SVD Line: 22322

//  <item> SFDITEM_FIELD__usbc_HCTSIZ1_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180530) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ1 >> 0) & 0x7FFFF), ((usbc_HCTSIZ1 = (usbc_HCTSIZ1 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ1_PktCnt  --------------------------------
// SVD Line: 22328

//  <item> SFDITEM_FIELD__usbc_HCTSIZ1_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180530) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ1 >> 19) & 0x3FF), ((usbc_HCTSIZ1 = (usbc_HCTSIZ1 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ1_Pid  ----------------------------------
// SVD Line: 22334

//  <item> SFDITEM_FIELD__usbc_HCTSIZ1_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180530) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ1 >> 29) & 0x3), ((usbc_HCTSIZ1 = (usbc_HCTSIZ1 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ1_DoPng  ---------------------------------
// SVD Line: 22340

//  <item> SFDITEM_FIELD__usbc_HCTSIZ1_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180530) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ1 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ1  ----------------------------------
// SVD Line: 22313

//  <rtree> SFDITEM_REG__usbc_HCTSIZ1
//    <name> HCTSIZ1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180530) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ1 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ1 = (usbc_HCTSIZ1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ1_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ1_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ1_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ1_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA1  -------------------------------
// SVD Line: 22348

unsigned int usbc_HCDMA1 __AT (0x40180534);



// -----------------------------  Field Item: usbc_HCDMA1_DMAAddr  --------------------------------
// SVD Line: 22357

//  <item> SFDITEM_FIELD__usbc_HCDMA1_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180534) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA1 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA1 = (usbc_HCDMA1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCDMA1  ----------------------------------
// SVD Line: 22348

//  <rtree> SFDITEM_REG__usbc_HCDMA1
//    <name> HCDMA1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180534) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA1 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA1 = (usbc_HCDMA1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA1_DMAAddr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMAB1  ------------------------------
// SVD Line: 22365

unsigned int usbc_HCDMAB1 __AT (0x4018053C);



// -----------------------------  Field Item: usbc_HCDMAB1_HCDMAB  --------------------------------
// SVD Line: 22374

//  <item> SFDITEM_FIELD__usbc_HCDMAB1_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018053C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB1 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB1 = (usbc_HCDMAB1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB1  ----------------------------------
// SVD Line: 22365

//  <rtree> SFDITEM_REG__usbc_HCDMAB1
//    <name> HCDMAB1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018053C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB1 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB1 = (usbc_HCDMAB1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB1_HCDMAB </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCCHAR2  ------------------------------
// SVD Line: 22382

unsigned int usbc_HCCHAR2 __AT (0x40180540);



// ------------------------------  Field Item: usbc_HCCHAR2_MPS  ----------------------------------
// SVD Line: 22391

//  <item> SFDITEM_FIELD__usbc_HCCHAR2_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180540) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR2 >> 0) & 0x7FF), ((usbc_HCCHAR2 = (usbc_HCCHAR2 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR2_EPNum  ---------------------------------
// SVD Line: 22397

//  <item> SFDITEM_FIELD__usbc_HCCHAR2_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180540) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR2 >> 11) & 0xF), ((usbc_HCCHAR2 = (usbc_HCCHAR2 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR2_EPDir  ---------------------------------
// SVD Line: 22403

//  <item> SFDITEM_FIELD__usbc_HCCHAR2_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180540) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR2 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCCHAR2_HCCHAR2_reserved_0  --------------------------
// SVD Line: 22409

//  <item> SFDITEM_FIELD__usbc_HCCHAR2_HCCHAR2_reserved_0
//    <name> HCCHAR2_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180540) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR2 ) </loc>
//      <o.16..16> HCCHAR2_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR2_LSpdDev  --------------------------------
// SVD Line: 22415

//  <item> SFDITEM_FIELD__usbc_HCCHAR2_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180540) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR2 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR2_EPType  --------------------------------
// SVD Line: 22421

//  <item> SFDITEM_FIELD__usbc_HCCHAR2_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180540) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR2 >> 18) & 0x3), ((usbc_HCCHAR2 = (usbc_HCCHAR2 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCCHAR2_EC  ----------------------------------
// SVD Line: 22427

//  <item> SFDITEM_FIELD__usbc_HCCHAR2_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40180540) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR2 >> 20) & 0x3), ((usbc_HCCHAR2 = (usbc_HCCHAR2 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR2_DevAddr  --------------------------------
// SVD Line: 22433

//  <item> SFDITEM_FIELD__usbc_HCCHAR2_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x40180540) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR2 >> 22) & 0x7F), ((usbc_HCCHAR2 = (usbc_HCCHAR2 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR2_OddFrm  --------------------------------
// SVD Line: 22439

//  <item> SFDITEM_FIELD__usbc_HCCHAR2_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180540) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR2 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR2_ChDis  ---------------------------------
// SVD Line: 22445

//  <item> SFDITEM_FIELD__usbc_HCCHAR2_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180540) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR2 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR2_ChEna  ---------------------------------
// SVD Line: 22451

//  <item> SFDITEM_FIELD__usbc_HCCHAR2_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180540) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR2 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR2  ----------------------------------
// SVD Line: 22382

//  <rtree> SFDITEM_REG__usbc_HCCHAR2
//    <name> HCCHAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180540) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR2 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR2 = (usbc_HCCHAR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR2_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR2_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR2_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR2_HCCHAR2_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR2_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR2_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR2_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR2_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR2_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR2_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR2_ChEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCSPLT2  ------------------------------
// SVD Line: 22459

unsigned int usbc_HCSPLT2 __AT (0x40180544);



// ----------------------------  Field Item: usbc_HCSPLT2_PrtAddr  --------------------------------
// SVD Line: 22468

//  <item> SFDITEM_FIELD__usbc_HCSPLT2_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40180544) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT2 >> 0) & 0x7F), ((usbc_HCSPLT2 = (usbc_HCSPLT2 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT2_HubAddr  --------------------------------
// SVD Line: 22474

//  <item> SFDITEM_FIELD__usbc_HCSPLT2_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40180544) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT2 >> 7) & 0x7F), ((usbc_HCSPLT2 = (usbc_HCSPLT2 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT2_XactPos  --------------------------------
// SVD Line: 22480

//  <item> SFDITEM_FIELD__usbc_HCSPLT2_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40180544) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT2 >> 14) & 0x3), ((usbc_HCSPLT2 = (usbc_HCSPLT2 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT2_CompSplt  -------------------------------
// SVD Line: 22486

//  <item> SFDITEM_FIELD__usbc_HCSPLT2_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180544) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT2 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCSPLT2_HCSPLT2_reserved_0  --------------------------
// SVD Line: 22492

//  <item> SFDITEM_FIELD__usbc_HCSPLT2_HCSPLT2_reserved_0
//    <name> HCSPLT2_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x40180544) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT2 >> 17) & 0x3FFF), ((usbc_HCSPLT2 = (usbc_HCSPLT2 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT2_SpltEna  --------------------------------
// SVD Line: 22498

//  <item> SFDITEM_FIELD__usbc_HCSPLT2_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180544) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT2 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT2  ----------------------------------
// SVD Line: 22459

//  <rtree> SFDITEM_REG__usbc_HCSPLT2
//    <name> HCSPLT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180544) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT2 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT2 = (usbc_HCSPLT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT2_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT2_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT2_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT2_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT2_HCSPLT2_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT2_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT2  -------------------------------
// SVD Line: 22506

unsigned int usbc_HCINT2 __AT (0x40180548);



// ----------------------------  Field Item: usbc_HCINT2_XferCompl  -------------------------------
// SVD Line: 22515

//  <item> SFDITEM_FIELD__usbc_HCINT2_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT2_ChHltd  ---------------------------------
// SVD Line: 22521

//  <item> SFDITEM_FIELD__usbc_HCINT2_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT2_AHBErr  ---------------------------------
// SVD Line: 22527

//  <item> SFDITEM_FIELD__usbc_HCINT2_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT2_STALL  ---------------------------------
// SVD Line: 22533

//  <item> SFDITEM_FIELD__usbc_HCINT2_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT2_NAK  ----------------------------------
// SVD Line: 22539

//  <item> SFDITEM_FIELD__usbc_HCINT2_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT2_ACK  ----------------------------------
// SVD Line: 22545

//  <item> SFDITEM_FIELD__usbc_HCINT2_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT2_NYET  ----------------------------------
// SVD Line: 22551

//  <item> SFDITEM_FIELD__usbc_HCINT2_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT2_XactErr  --------------------------------
// SVD Line: 22557

//  <item> SFDITEM_FIELD__usbc_HCINT2_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT2_BblErr  ---------------------------------
// SVD Line: 22563

//  <item> SFDITEM_FIELD__usbc_HCINT2_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT2_FrmOvrun  --------------------------------
// SVD Line: 22569

//  <item> SFDITEM_FIELD__usbc_HCINT2_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT2_DataTglErr  -------------------------------
// SVD Line: 22575

//  <item> SFDITEM_FIELD__usbc_HCINT2_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT2_BNAIntr  --------------------------------
// SVD Line: 22581

//  <item> SFDITEM_FIELD__usbc_HCINT2_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT2_XCS_XACT_ERR  ------------------------------
// SVD Line: 22587

//  <item> SFDITEM_FIELD__usbc_HCINT2_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT2_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 22593

//  <item> SFDITEM_FIELD__usbc_HCINT2_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180548) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT2 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT2_HCINT2_reserved_0  ---------------------------
// SVD Line: 22599

//  <item> SFDITEM_FIELD__usbc_HCINT2_HCINT2_reserved_0
//    <name> HCINT2_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x40180548) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT2 >> 14) & 0x3FFFF), ((usbc_HCINT2 = (usbc_HCINT2 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCINT2  ----------------------------------
// SVD Line: 22506

//  <rtree> SFDITEM_REG__usbc_HCINT2
//    <name> HCINT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180548) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT2 >> 0) & 0xFFFFFFFF), ((usbc_HCINT2 = (usbc_HCINT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT2_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT2_HCINT2_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCINTMSK2  -----------------------------
// SVD Line: 22607

unsigned int usbc_HCINTMSK2 __AT (0x4018054C);



// -------------------------  Field Item: usbc_HCINTMSK2_XferComplMsk  ----------------------------
// SVD Line: 22616

//  <item> SFDITEM_FIELD__usbc_HCINTMSK2_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4018054C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK2 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK2_ChHltdMsk  ------------------------------
// SVD Line: 22622

//  <item> SFDITEM_FIELD__usbc_HCINTMSK2_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4018054C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK2 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK2_AHBErrMsk  ------------------------------
// SVD Line: 22628

//  <item> SFDITEM_FIELD__usbc_HCINTMSK2_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4018054C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK2 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK2_HCINTMSK2_reserved_0  ------------------------
// SVD Line: 22634

//  <item> SFDITEM_FIELD__usbc_HCINTMSK2_HCINTMSK2_reserved_0
//    <name> HCINTMSK2_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x4018054C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK2 >> 3) & 0xFF), ((usbc_HCINTMSK2 = (usbc_HCINTMSK2 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK2_BNAIntrMsk  -----------------------------
// SVD Line: 22640

//  <item> SFDITEM_FIELD__usbc_HCINTMSK2_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4018054C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK2 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK2_HCINTMSK2_reserved_1  ------------------------
// SVD Line: 22646

//  <item> SFDITEM_FIELD__usbc_HCINTMSK2_HCINTMSK2_reserved_1
//    <name> HCINTMSK2_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4018054C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK2 ) </loc>
//      <o.12..12> HCINTMSK2_reserved_1
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK2_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 22652

//  <item> SFDITEM_FIELD__usbc_HCINTMSK2_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4018054C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK2 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK2_HCINTMSK2_reserved_2  ------------------------
// SVD Line: 22658

//  <item> SFDITEM_FIELD__usbc_HCINTMSK2_HCINTMSK2_reserved_2
//    <name> HCINTMSK2_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x4018054C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK2 >> 14) & 0x3FFFF), ((usbc_HCINTMSK2 = (usbc_HCINTMSK2 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK2  ---------------------------------
// SVD Line: 22607

//  <rtree> SFDITEM_REG__usbc_HCINTMSK2
//    <name> HCINTMSK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018054C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK2 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK2 = (usbc_HCINTMSK2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK2_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK2_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK2_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK2_HCINTMSK2_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK2_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK2_HCINTMSK2_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK2_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK2_HCINTMSK2_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCTSIZ2  ------------------------------
// SVD Line: 22666

unsigned int usbc_HCTSIZ2 __AT (0x40180550);



// ----------------------------  Field Item: usbc_HCTSIZ2_XferSize  -------------------------------
// SVD Line: 22675

//  <item> SFDITEM_FIELD__usbc_HCTSIZ2_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180550) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ2 >> 0) & 0x7FFFF), ((usbc_HCTSIZ2 = (usbc_HCTSIZ2 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ2_PktCnt  --------------------------------
// SVD Line: 22681

//  <item> SFDITEM_FIELD__usbc_HCTSIZ2_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180550) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ2 >> 19) & 0x3FF), ((usbc_HCTSIZ2 = (usbc_HCTSIZ2 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ2_Pid  ----------------------------------
// SVD Line: 22687

//  <item> SFDITEM_FIELD__usbc_HCTSIZ2_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180550) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ2 >> 29) & 0x3), ((usbc_HCTSIZ2 = (usbc_HCTSIZ2 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ2_DoPng  ---------------------------------
// SVD Line: 22693

//  <item> SFDITEM_FIELD__usbc_HCTSIZ2_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180550) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ2 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ2  ----------------------------------
// SVD Line: 22666

//  <rtree> SFDITEM_REG__usbc_HCTSIZ2
//    <name> HCTSIZ2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180550) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ2 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ2 = (usbc_HCTSIZ2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ2_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ2_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ2_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ2_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA2  -------------------------------
// SVD Line: 22701

unsigned int usbc_HCDMA2 __AT (0x40180554);



// -----------------------------  Field Item: usbc_HCDMA2_DMAAddr  --------------------------------
// SVD Line: 22710

//  <item> SFDITEM_FIELD__usbc_HCDMA2_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180554) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA2 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA2 = (usbc_HCDMA2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCDMA2  ----------------------------------
// SVD Line: 22701

//  <rtree> SFDITEM_REG__usbc_HCDMA2
//    <name> HCDMA2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180554) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA2 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA2 = (usbc_HCDMA2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA2_DMAAddr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMAB2  ------------------------------
// SVD Line: 22718

unsigned int usbc_HCDMAB2 __AT (0x4018055C);



// -----------------------------  Field Item: usbc_HCDMAB2_HCDMAB  --------------------------------
// SVD Line: 22727

//  <item> SFDITEM_FIELD__usbc_HCDMAB2_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018055C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB2 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB2 = (usbc_HCDMAB2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB2  ----------------------------------
// SVD Line: 22718

//  <rtree> SFDITEM_REG__usbc_HCDMAB2
//    <name> HCDMAB2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018055C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB2 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB2 = (usbc_HCDMAB2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB2_HCDMAB </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCCHAR3  ------------------------------
// SVD Line: 22735

unsigned int usbc_HCCHAR3 __AT (0x40180560);



// ------------------------------  Field Item: usbc_HCCHAR3_MPS  ----------------------------------
// SVD Line: 22744

//  <item> SFDITEM_FIELD__usbc_HCCHAR3_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180560) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR3 >> 0) & 0x7FF), ((usbc_HCCHAR3 = (usbc_HCCHAR3 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR3_EPNum  ---------------------------------
// SVD Line: 22750

//  <item> SFDITEM_FIELD__usbc_HCCHAR3_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180560) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR3 >> 11) & 0xF), ((usbc_HCCHAR3 = (usbc_HCCHAR3 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR3_EPDir  ---------------------------------
// SVD Line: 22756

//  <item> SFDITEM_FIELD__usbc_HCCHAR3_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180560) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR3 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCCHAR3_HCCHAR3_reserved_0  --------------------------
// SVD Line: 22762

//  <item> SFDITEM_FIELD__usbc_HCCHAR3_HCCHAR3_reserved_0
//    <name> HCCHAR3_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180560) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR3 ) </loc>
//      <o.16..16> HCCHAR3_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR3_LSpdDev  --------------------------------
// SVD Line: 22768

//  <item> SFDITEM_FIELD__usbc_HCCHAR3_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180560) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR3 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR3_EPType  --------------------------------
// SVD Line: 22774

//  <item> SFDITEM_FIELD__usbc_HCCHAR3_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180560) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR3 >> 18) & 0x3), ((usbc_HCCHAR3 = (usbc_HCCHAR3 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCCHAR3_EC  ----------------------------------
// SVD Line: 22780

//  <item> SFDITEM_FIELD__usbc_HCCHAR3_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40180560) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR3 >> 20) & 0x3), ((usbc_HCCHAR3 = (usbc_HCCHAR3 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR3_DevAddr  --------------------------------
// SVD Line: 22786

//  <item> SFDITEM_FIELD__usbc_HCCHAR3_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x40180560) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR3 >> 22) & 0x7F), ((usbc_HCCHAR3 = (usbc_HCCHAR3 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR3_OddFrm  --------------------------------
// SVD Line: 22792

//  <item> SFDITEM_FIELD__usbc_HCCHAR3_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180560) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR3 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR3_ChDis  ---------------------------------
// SVD Line: 22798

//  <item> SFDITEM_FIELD__usbc_HCCHAR3_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180560) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR3 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR3_ChEna  ---------------------------------
// SVD Line: 22804

//  <item> SFDITEM_FIELD__usbc_HCCHAR3_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180560) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR3 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR3  ----------------------------------
// SVD Line: 22735

//  <rtree> SFDITEM_REG__usbc_HCCHAR3
//    <name> HCCHAR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180560) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR3 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR3 = (usbc_HCCHAR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR3_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR3_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR3_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR3_HCCHAR3_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR3_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR3_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR3_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR3_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR3_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR3_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR3_ChEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCSPLT3  ------------------------------
// SVD Line: 22812

unsigned int usbc_HCSPLT3 __AT (0x40180564);



// ----------------------------  Field Item: usbc_HCSPLT3_PrtAddr  --------------------------------
// SVD Line: 22821

//  <item> SFDITEM_FIELD__usbc_HCSPLT3_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40180564) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT3 >> 0) & 0x7F), ((usbc_HCSPLT3 = (usbc_HCSPLT3 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT3_HubAddr  --------------------------------
// SVD Line: 22827

//  <item> SFDITEM_FIELD__usbc_HCSPLT3_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40180564) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT3 >> 7) & 0x7F), ((usbc_HCSPLT3 = (usbc_HCSPLT3 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT3_XactPos  --------------------------------
// SVD Line: 22833

//  <item> SFDITEM_FIELD__usbc_HCSPLT3_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40180564) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT3 >> 14) & 0x3), ((usbc_HCSPLT3 = (usbc_HCSPLT3 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT3_CompSplt  -------------------------------
// SVD Line: 22839

//  <item> SFDITEM_FIELD__usbc_HCSPLT3_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180564) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT3 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCSPLT3_HCSPLT3_reserved_0  --------------------------
// SVD Line: 22845

//  <item> SFDITEM_FIELD__usbc_HCSPLT3_HCSPLT3_reserved_0
//    <name> HCSPLT3_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x40180564) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT3 >> 17) & 0x3FFF), ((usbc_HCSPLT3 = (usbc_HCSPLT3 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT3_SpltEna  --------------------------------
// SVD Line: 22851

//  <item> SFDITEM_FIELD__usbc_HCSPLT3_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180564) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT3 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT3  ----------------------------------
// SVD Line: 22812

//  <rtree> SFDITEM_REG__usbc_HCSPLT3
//    <name> HCSPLT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180564) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT3 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT3 = (usbc_HCSPLT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT3_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT3_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT3_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT3_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT3_HCSPLT3_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT3_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT3  -------------------------------
// SVD Line: 22859

unsigned int usbc_HCINT3 __AT (0x40180568);



// ----------------------------  Field Item: usbc_HCINT3_XferCompl  -------------------------------
// SVD Line: 22868

//  <item> SFDITEM_FIELD__usbc_HCINT3_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT3_ChHltd  ---------------------------------
// SVD Line: 22874

//  <item> SFDITEM_FIELD__usbc_HCINT3_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT3_AHBErr  ---------------------------------
// SVD Line: 22880

//  <item> SFDITEM_FIELD__usbc_HCINT3_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT3_STALL  ---------------------------------
// SVD Line: 22886

//  <item> SFDITEM_FIELD__usbc_HCINT3_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT3_NAK  ----------------------------------
// SVD Line: 22892

//  <item> SFDITEM_FIELD__usbc_HCINT3_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT3_ACK  ----------------------------------
// SVD Line: 22898

//  <item> SFDITEM_FIELD__usbc_HCINT3_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT3_NYET  ----------------------------------
// SVD Line: 22904

//  <item> SFDITEM_FIELD__usbc_HCINT3_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT3_XactErr  --------------------------------
// SVD Line: 22910

//  <item> SFDITEM_FIELD__usbc_HCINT3_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT3_BblErr  ---------------------------------
// SVD Line: 22916

//  <item> SFDITEM_FIELD__usbc_HCINT3_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT3_FrmOvrun  --------------------------------
// SVD Line: 22922

//  <item> SFDITEM_FIELD__usbc_HCINT3_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT3_DataTglErr  -------------------------------
// SVD Line: 22928

//  <item> SFDITEM_FIELD__usbc_HCINT3_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT3_BNAIntr  --------------------------------
// SVD Line: 22934

//  <item> SFDITEM_FIELD__usbc_HCINT3_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT3_XCS_XACT_ERR  ------------------------------
// SVD Line: 22940

//  <item> SFDITEM_FIELD__usbc_HCINT3_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT3_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 22946

//  <item> SFDITEM_FIELD__usbc_HCINT3_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180568) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT3 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT3_HCINT3_reserved_0  ---------------------------
// SVD Line: 22952

//  <item> SFDITEM_FIELD__usbc_HCINT3_HCINT3_reserved_0
//    <name> HCINT3_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x40180568) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT3 >> 14) & 0x3FFFF), ((usbc_HCINT3 = (usbc_HCINT3 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCINT3  ----------------------------------
// SVD Line: 22859

//  <rtree> SFDITEM_REG__usbc_HCINT3
//    <name> HCINT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180568) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT3 >> 0) & 0xFFFFFFFF), ((usbc_HCINT3 = (usbc_HCINT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT3_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT3_HCINT3_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCINTMSK3  -----------------------------
// SVD Line: 22960

unsigned int usbc_HCINTMSK3 __AT (0x4018056C);



// -------------------------  Field Item: usbc_HCINTMSK3_XferComplMsk  ----------------------------
// SVD Line: 22969

//  <item> SFDITEM_FIELD__usbc_HCINTMSK3_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4018056C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK3 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK3_ChHltdMsk  ------------------------------
// SVD Line: 22975

//  <item> SFDITEM_FIELD__usbc_HCINTMSK3_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4018056C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK3 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK3_AHBErrMsk  ------------------------------
// SVD Line: 22981

//  <item> SFDITEM_FIELD__usbc_HCINTMSK3_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4018056C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK3 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK3_HCINTMSK3_reserved_0  ------------------------
// SVD Line: 22987

//  <item> SFDITEM_FIELD__usbc_HCINTMSK3_HCINTMSK3_reserved_0
//    <name> HCINTMSK3_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x4018056C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK3 >> 3) & 0xFF), ((usbc_HCINTMSK3 = (usbc_HCINTMSK3 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK3_BNAIntrMsk  -----------------------------
// SVD Line: 22993

//  <item> SFDITEM_FIELD__usbc_HCINTMSK3_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4018056C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK3 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK3_HCINTMSK3_reserved_1  ------------------------
// SVD Line: 22999

//  <item> SFDITEM_FIELD__usbc_HCINTMSK3_HCINTMSK3_reserved_1
//    <name> HCINTMSK3_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4018056C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK3 ) </loc>
//      <o.12..12> HCINTMSK3_reserved_1
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK3_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 23005

//  <item> SFDITEM_FIELD__usbc_HCINTMSK3_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4018056C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK3 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK3_HCINTMSK3_reserved_2  ------------------------
// SVD Line: 23011

//  <item> SFDITEM_FIELD__usbc_HCINTMSK3_HCINTMSK3_reserved_2
//    <name> HCINTMSK3_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x4018056C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK3 >> 14) & 0x3FFFF), ((usbc_HCINTMSK3 = (usbc_HCINTMSK3 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK3  ---------------------------------
// SVD Line: 22960

//  <rtree> SFDITEM_REG__usbc_HCINTMSK3
//    <name> HCINTMSK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018056C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK3 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK3 = (usbc_HCINTMSK3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK3_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK3_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK3_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK3_HCINTMSK3_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK3_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK3_HCINTMSK3_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK3_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK3_HCINTMSK3_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCTSIZ3  ------------------------------
// SVD Line: 23019

unsigned int usbc_HCTSIZ3 __AT (0x40180570);



// ----------------------------  Field Item: usbc_HCTSIZ3_XferSize  -------------------------------
// SVD Line: 23028

//  <item> SFDITEM_FIELD__usbc_HCTSIZ3_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180570) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ3 >> 0) & 0x7FFFF), ((usbc_HCTSIZ3 = (usbc_HCTSIZ3 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ3_PktCnt  --------------------------------
// SVD Line: 23034

//  <item> SFDITEM_FIELD__usbc_HCTSIZ3_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180570) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ3 >> 19) & 0x3FF), ((usbc_HCTSIZ3 = (usbc_HCTSIZ3 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ3_Pid  ----------------------------------
// SVD Line: 23040

//  <item> SFDITEM_FIELD__usbc_HCTSIZ3_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180570) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ3 >> 29) & 0x3), ((usbc_HCTSIZ3 = (usbc_HCTSIZ3 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ3_DoPng  ---------------------------------
// SVD Line: 23046

//  <item> SFDITEM_FIELD__usbc_HCTSIZ3_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180570) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ3 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ3  ----------------------------------
// SVD Line: 23019

//  <rtree> SFDITEM_REG__usbc_HCTSIZ3
//    <name> HCTSIZ3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180570) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ3 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ3 = (usbc_HCTSIZ3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ3_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ3_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ3_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ3_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA3  -------------------------------
// SVD Line: 23054

unsigned int usbc_HCDMA3 __AT (0x40180574);



// -----------------------------  Field Item: usbc_HCDMA3_DMAAddr  --------------------------------
// SVD Line: 23063

//  <item> SFDITEM_FIELD__usbc_HCDMA3_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180574) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA3 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA3 = (usbc_HCDMA3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCDMA3  ----------------------------------
// SVD Line: 23054

//  <rtree> SFDITEM_REG__usbc_HCDMA3
//    <name> HCDMA3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180574) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA3 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA3 = (usbc_HCDMA3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA3_DMAAddr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMAB3  ------------------------------
// SVD Line: 23071

unsigned int usbc_HCDMAB3 __AT (0x4018057C);



// -----------------------------  Field Item: usbc_HCDMAB3_HCDMAB  --------------------------------
// SVD Line: 23080

//  <item> SFDITEM_FIELD__usbc_HCDMAB3_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018057C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB3 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB3 = (usbc_HCDMAB3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB3  ----------------------------------
// SVD Line: 23071

//  <rtree> SFDITEM_REG__usbc_HCDMAB3
//    <name> HCDMAB3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018057C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB3 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB3 = (usbc_HCDMAB3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB3_HCDMAB </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCCHAR4  ------------------------------
// SVD Line: 23088

unsigned int usbc_HCCHAR4 __AT (0x40180580);



// ------------------------------  Field Item: usbc_HCCHAR4_MPS  ----------------------------------
// SVD Line: 23097

//  <item> SFDITEM_FIELD__usbc_HCCHAR4_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180580) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR4 >> 0) & 0x7FF), ((usbc_HCCHAR4 = (usbc_HCCHAR4 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR4_EPNum  ---------------------------------
// SVD Line: 23103

//  <item> SFDITEM_FIELD__usbc_HCCHAR4_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180580) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR4 >> 11) & 0xF), ((usbc_HCCHAR4 = (usbc_HCCHAR4 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR4_EPDir  ---------------------------------
// SVD Line: 23109

//  <item> SFDITEM_FIELD__usbc_HCCHAR4_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180580) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR4 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCCHAR4_HCCHAR4_reserved_0  --------------------------
// SVD Line: 23115

//  <item> SFDITEM_FIELD__usbc_HCCHAR4_HCCHAR4_reserved_0
//    <name> HCCHAR4_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180580) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR4 ) </loc>
//      <o.16..16> HCCHAR4_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR4_LSpdDev  --------------------------------
// SVD Line: 23121

//  <item> SFDITEM_FIELD__usbc_HCCHAR4_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180580) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR4 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR4_EPType  --------------------------------
// SVD Line: 23127

//  <item> SFDITEM_FIELD__usbc_HCCHAR4_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180580) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR4 >> 18) & 0x3), ((usbc_HCCHAR4 = (usbc_HCCHAR4 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCCHAR4_EC  ----------------------------------
// SVD Line: 23133

//  <item> SFDITEM_FIELD__usbc_HCCHAR4_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40180580) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR4 >> 20) & 0x3), ((usbc_HCCHAR4 = (usbc_HCCHAR4 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR4_DevAddr  --------------------------------
// SVD Line: 23139

//  <item> SFDITEM_FIELD__usbc_HCCHAR4_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x40180580) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR4 >> 22) & 0x7F), ((usbc_HCCHAR4 = (usbc_HCCHAR4 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR4_OddFrm  --------------------------------
// SVD Line: 23145

//  <item> SFDITEM_FIELD__usbc_HCCHAR4_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180580) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR4 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR4_ChDis  ---------------------------------
// SVD Line: 23151

//  <item> SFDITEM_FIELD__usbc_HCCHAR4_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180580) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR4 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR4_ChEna  ---------------------------------
// SVD Line: 23157

//  <item> SFDITEM_FIELD__usbc_HCCHAR4_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180580) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR4 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR4  ----------------------------------
// SVD Line: 23088

//  <rtree> SFDITEM_REG__usbc_HCCHAR4
//    <name> HCCHAR4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180580) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR4 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR4 = (usbc_HCCHAR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR4_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR4_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR4_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR4_HCCHAR4_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR4_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR4_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR4_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR4_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR4_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR4_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR4_ChEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCSPLT4  ------------------------------
// SVD Line: 23165

unsigned int usbc_HCSPLT4 __AT (0x40180584);



// ----------------------------  Field Item: usbc_HCSPLT4_PrtAddr  --------------------------------
// SVD Line: 23174

//  <item> SFDITEM_FIELD__usbc_HCSPLT4_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40180584) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT4 >> 0) & 0x7F), ((usbc_HCSPLT4 = (usbc_HCSPLT4 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT4_HubAddr  --------------------------------
// SVD Line: 23180

//  <item> SFDITEM_FIELD__usbc_HCSPLT4_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40180584) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT4 >> 7) & 0x7F), ((usbc_HCSPLT4 = (usbc_HCSPLT4 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT4_XactPos  --------------------------------
// SVD Line: 23186

//  <item> SFDITEM_FIELD__usbc_HCSPLT4_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40180584) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT4 >> 14) & 0x3), ((usbc_HCSPLT4 = (usbc_HCSPLT4 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT4_CompSplt  -------------------------------
// SVD Line: 23192

//  <item> SFDITEM_FIELD__usbc_HCSPLT4_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180584) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT4 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCSPLT4_HCSPLT4_reserved_0  --------------------------
// SVD Line: 23198

//  <item> SFDITEM_FIELD__usbc_HCSPLT4_HCSPLT4_reserved_0
//    <name> HCSPLT4_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x40180584) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT4 >> 17) & 0x3FFF), ((usbc_HCSPLT4 = (usbc_HCSPLT4 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT4_SpltEna  --------------------------------
// SVD Line: 23204

//  <item> SFDITEM_FIELD__usbc_HCSPLT4_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180584) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT4 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT4  ----------------------------------
// SVD Line: 23165

//  <rtree> SFDITEM_REG__usbc_HCSPLT4
//    <name> HCSPLT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180584) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT4 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT4 = (usbc_HCSPLT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT4_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT4_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT4_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT4_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT4_HCSPLT4_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT4_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT4  -------------------------------
// SVD Line: 23212

unsigned int usbc_HCINT4 __AT (0x40180588);



// ----------------------------  Field Item: usbc_HCINT4_XferCompl  -------------------------------
// SVD Line: 23221

//  <item> SFDITEM_FIELD__usbc_HCINT4_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT4_ChHltd  ---------------------------------
// SVD Line: 23227

//  <item> SFDITEM_FIELD__usbc_HCINT4_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT4_AHBErr  ---------------------------------
// SVD Line: 23233

//  <item> SFDITEM_FIELD__usbc_HCINT4_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT4_STALL  ---------------------------------
// SVD Line: 23239

//  <item> SFDITEM_FIELD__usbc_HCINT4_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT4_NAK  ----------------------------------
// SVD Line: 23245

//  <item> SFDITEM_FIELD__usbc_HCINT4_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT4_ACK  ----------------------------------
// SVD Line: 23251

//  <item> SFDITEM_FIELD__usbc_HCINT4_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT4_NYET  ----------------------------------
// SVD Line: 23257

//  <item> SFDITEM_FIELD__usbc_HCINT4_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT4_XactErr  --------------------------------
// SVD Line: 23263

//  <item> SFDITEM_FIELD__usbc_HCINT4_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT4_BblErr  ---------------------------------
// SVD Line: 23269

//  <item> SFDITEM_FIELD__usbc_HCINT4_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT4_FrmOvrun  --------------------------------
// SVD Line: 23275

//  <item> SFDITEM_FIELD__usbc_HCINT4_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT4_DataTglErr  -------------------------------
// SVD Line: 23281

//  <item> SFDITEM_FIELD__usbc_HCINT4_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT4_BNAIntr  --------------------------------
// SVD Line: 23287

//  <item> SFDITEM_FIELD__usbc_HCINT4_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT4_XCS_XACT_ERR  ------------------------------
// SVD Line: 23293

//  <item> SFDITEM_FIELD__usbc_HCINT4_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT4_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 23299

//  <item> SFDITEM_FIELD__usbc_HCINT4_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180588) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT4 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT4_HCINT4_reserved_0  ---------------------------
// SVD Line: 23305

//  <item> SFDITEM_FIELD__usbc_HCINT4_HCINT4_reserved_0
//    <name> HCINT4_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x40180588) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT4 >> 14) & 0x3FFFF), ((usbc_HCINT4 = (usbc_HCINT4 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCINT4  ----------------------------------
// SVD Line: 23212

//  <rtree> SFDITEM_REG__usbc_HCINT4
//    <name> HCINT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180588) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT4 >> 0) & 0xFFFFFFFF), ((usbc_HCINT4 = (usbc_HCINT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT4_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT4_HCINT4_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCINTMSK4  -----------------------------
// SVD Line: 23313

unsigned int usbc_HCINTMSK4 __AT (0x4018058C);



// -------------------------  Field Item: usbc_HCINTMSK4_XferComplMsk  ----------------------------
// SVD Line: 23322

//  <item> SFDITEM_FIELD__usbc_HCINTMSK4_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4018058C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK4 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK4_ChHltdMsk  ------------------------------
// SVD Line: 23328

//  <item> SFDITEM_FIELD__usbc_HCINTMSK4_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4018058C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK4 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK4_AHBErrMsk  ------------------------------
// SVD Line: 23334

//  <item> SFDITEM_FIELD__usbc_HCINTMSK4_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4018058C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK4 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK4_HCINTMSK4_reserved_0  ------------------------
// SVD Line: 23340

//  <item> SFDITEM_FIELD__usbc_HCINTMSK4_HCINTMSK4_reserved_0
//    <name> HCINTMSK4_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x4018058C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK4 >> 3) & 0xFF), ((usbc_HCINTMSK4 = (usbc_HCINTMSK4 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK4_BNAIntrMsk  -----------------------------
// SVD Line: 23346

//  <item> SFDITEM_FIELD__usbc_HCINTMSK4_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4018058C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK4 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK4_HCINTMSK4_reserved_1  ------------------------
// SVD Line: 23352

//  <item> SFDITEM_FIELD__usbc_HCINTMSK4_HCINTMSK4_reserved_1
//    <name> HCINTMSK4_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4018058C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK4 ) </loc>
//      <o.12..12> HCINTMSK4_reserved_1
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK4_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 23358

//  <item> SFDITEM_FIELD__usbc_HCINTMSK4_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4018058C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK4 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK4_HCINTMSK4_reserved_2  ------------------------
// SVD Line: 23364

//  <item> SFDITEM_FIELD__usbc_HCINTMSK4_HCINTMSK4_reserved_2
//    <name> HCINTMSK4_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x4018058C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK4 >> 14) & 0x3FFFF), ((usbc_HCINTMSK4 = (usbc_HCINTMSK4 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK4  ---------------------------------
// SVD Line: 23313

//  <rtree> SFDITEM_REG__usbc_HCINTMSK4
//    <name> HCINTMSK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018058C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK4 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK4 = (usbc_HCINTMSK4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK4_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK4_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK4_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK4_HCINTMSK4_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK4_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK4_HCINTMSK4_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK4_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK4_HCINTMSK4_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCTSIZ4  ------------------------------
// SVD Line: 23372

unsigned int usbc_HCTSIZ4 __AT (0x40180590);



// ----------------------------  Field Item: usbc_HCTSIZ4_XferSize  -------------------------------
// SVD Line: 23381

//  <item> SFDITEM_FIELD__usbc_HCTSIZ4_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180590) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ4 >> 0) & 0x7FFFF), ((usbc_HCTSIZ4 = (usbc_HCTSIZ4 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ4_PktCnt  --------------------------------
// SVD Line: 23387

//  <item> SFDITEM_FIELD__usbc_HCTSIZ4_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180590) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ4 >> 19) & 0x3FF), ((usbc_HCTSIZ4 = (usbc_HCTSIZ4 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ4_Pid  ----------------------------------
// SVD Line: 23393

//  <item> SFDITEM_FIELD__usbc_HCTSIZ4_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180590) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ4 >> 29) & 0x3), ((usbc_HCTSIZ4 = (usbc_HCTSIZ4 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ4_DoPng  ---------------------------------
// SVD Line: 23399

//  <item> SFDITEM_FIELD__usbc_HCTSIZ4_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180590) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ4 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ4  ----------------------------------
// SVD Line: 23372

//  <rtree> SFDITEM_REG__usbc_HCTSIZ4
//    <name> HCTSIZ4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180590) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ4 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ4 = (usbc_HCTSIZ4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ4_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ4_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ4_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ4_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA4  -------------------------------
// SVD Line: 23407

unsigned int usbc_HCDMA4 __AT (0x40180594);



// -----------------------------  Field Item: usbc_HCDMA4_DMAAddr  --------------------------------
// SVD Line: 23416

//  <item> SFDITEM_FIELD__usbc_HCDMA4_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180594) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA4 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA4 = (usbc_HCDMA4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCDMA4  ----------------------------------
// SVD Line: 23407

//  <rtree> SFDITEM_REG__usbc_HCDMA4
//    <name> HCDMA4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180594) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA4 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA4 = (usbc_HCDMA4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA4_DMAAddr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMAB4  ------------------------------
// SVD Line: 23424

unsigned int usbc_HCDMAB4 __AT (0x4018059C);



// -----------------------------  Field Item: usbc_HCDMAB4_HCDMAB  --------------------------------
// SVD Line: 23433

//  <item> SFDITEM_FIELD__usbc_HCDMAB4_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018059C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB4 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB4 = (usbc_HCDMAB4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB4  ----------------------------------
// SVD Line: 23424

//  <rtree> SFDITEM_REG__usbc_HCDMAB4
//    <name> HCDMAB4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018059C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB4 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB4 = (usbc_HCDMAB4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB4_HCDMAB </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCCHAR5  ------------------------------
// SVD Line: 23441

unsigned int usbc_HCCHAR5 __AT (0x401805A0);



// ------------------------------  Field Item: usbc_HCCHAR5_MPS  ----------------------------------
// SVD Line: 23450

//  <item> SFDITEM_FIELD__usbc_HCCHAR5_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x401805A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR5 >> 0) & 0x7FF), ((usbc_HCCHAR5 = (usbc_HCCHAR5 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR5_EPNum  ---------------------------------
// SVD Line: 23456

//  <item> SFDITEM_FIELD__usbc_HCCHAR5_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x401805A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR5 >> 11) & 0xF), ((usbc_HCCHAR5 = (usbc_HCCHAR5 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR5_EPDir  ---------------------------------
// SVD Line: 23462

//  <item> SFDITEM_FIELD__usbc_HCCHAR5_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x401805A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR5 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCCHAR5_HCCHAR5_reserved_0  --------------------------
// SVD Line: 23468

//  <item> SFDITEM_FIELD__usbc_HCCHAR5_HCCHAR5_reserved_0
//    <name> HCCHAR5_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x401805A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR5 ) </loc>
//      <o.16..16> HCCHAR5_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR5_LSpdDev  --------------------------------
// SVD Line: 23474

//  <item> SFDITEM_FIELD__usbc_HCCHAR5_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x401805A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR5 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR5_EPType  --------------------------------
// SVD Line: 23480

//  <item> SFDITEM_FIELD__usbc_HCCHAR5_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x401805A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR5 >> 18) & 0x3), ((usbc_HCCHAR5 = (usbc_HCCHAR5 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCCHAR5_EC  ----------------------------------
// SVD Line: 23486

//  <item> SFDITEM_FIELD__usbc_HCCHAR5_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x401805A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR5 >> 20) & 0x3), ((usbc_HCCHAR5 = (usbc_HCCHAR5 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR5_DevAddr  --------------------------------
// SVD Line: 23492

//  <item> SFDITEM_FIELD__usbc_HCCHAR5_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x401805A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR5 >> 22) & 0x7F), ((usbc_HCCHAR5 = (usbc_HCCHAR5 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR5_OddFrm  --------------------------------
// SVD Line: 23498

//  <item> SFDITEM_FIELD__usbc_HCCHAR5_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x401805A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR5 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR5_ChDis  ---------------------------------
// SVD Line: 23504

//  <item> SFDITEM_FIELD__usbc_HCCHAR5_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x401805A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR5 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR5_ChEna  ---------------------------------
// SVD Line: 23510

//  <item> SFDITEM_FIELD__usbc_HCCHAR5_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x401805A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR5 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR5  ----------------------------------
// SVD Line: 23441

//  <rtree> SFDITEM_REG__usbc_HCCHAR5
//    <name> HCCHAR5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805A0) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR5 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR5 = (usbc_HCCHAR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR5_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR5_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR5_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR5_HCCHAR5_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR5_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR5_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR5_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR5_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR5_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR5_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR5_ChEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCSPLT5  ------------------------------
// SVD Line: 23518

unsigned int usbc_HCSPLT5 __AT (0x401805A4);



// ----------------------------  Field Item: usbc_HCSPLT5_PrtAddr  --------------------------------
// SVD Line: 23527

//  <item> SFDITEM_FIELD__usbc_HCSPLT5_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x401805A4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT5 >> 0) & 0x7F), ((usbc_HCSPLT5 = (usbc_HCSPLT5 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT5_HubAddr  --------------------------------
// SVD Line: 23533

//  <item> SFDITEM_FIELD__usbc_HCSPLT5_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x401805A4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT5 >> 7) & 0x7F), ((usbc_HCSPLT5 = (usbc_HCSPLT5 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT5_XactPos  --------------------------------
// SVD Line: 23539

//  <item> SFDITEM_FIELD__usbc_HCSPLT5_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x401805A4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT5 >> 14) & 0x3), ((usbc_HCSPLT5 = (usbc_HCSPLT5 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT5_CompSplt  -------------------------------
// SVD Line: 23545

//  <item> SFDITEM_FIELD__usbc_HCSPLT5_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x401805A4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT5 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCSPLT5_HCSPLT5_reserved_0  --------------------------
// SVD Line: 23551

//  <item> SFDITEM_FIELD__usbc_HCSPLT5_HCSPLT5_reserved_0
//    <name> HCSPLT5_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x401805A4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT5 >> 17) & 0x3FFF), ((usbc_HCSPLT5 = (usbc_HCSPLT5 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT5_SpltEna  --------------------------------
// SVD Line: 23557

//  <item> SFDITEM_FIELD__usbc_HCSPLT5_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x401805A4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT5 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT5  ----------------------------------
// SVD Line: 23518

//  <rtree> SFDITEM_REG__usbc_HCSPLT5
//    <name> HCSPLT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805A4) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT5 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT5 = (usbc_HCSPLT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT5_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT5_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT5_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT5_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT5_HCSPLT5_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT5_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT5  -------------------------------
// SVD Line: 23565

unsigned int usbc_HCINT5 __AT (0x401805A8);



// ----------------------------  Field Item: usbc_HCINT5_XferCompl  -------------------------------
// SVD Line: 23574

//  <item> SFDITEM_FIELD__usbc_HCINT5_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT5_ChHltd  ---------------------------------
// SVD Line: 23580

//  <item> SFDITEM_FIELD__usbc_HCINT5_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT5_AHBErr  ---------------------------------
// SVD Line: 23586

//  <item> SFDITEM_FIELD__usbc_HCINT5_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT5_STALL  ---------------------------------
// SVD Line: 23592

//  <item> SFDITEM_FIELD__usbc_HCINT5_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT5_NAK  ----------------------------------
// SVD Line: 23598

//  <item> SFDITEM_FIELD__usbc_HCINT5_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT5_ACK  ----------------------------------
// SVD Line: 23604

//  <item> SFDITEM_FIELD__usbc_HCINT5_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT5_NYET  ----------------------------------
// SVD Line: 23610

//  <item> SFDITEM_FIELD__usbc_HCINT5_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT5_XactErr  --------------------------------
// SVD Line: 23616

//  <item> SFDITEM_FIELD__usbc_HCINT5_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT5_BblErr  ---------------------------------
// SVD Line: 23622

//  <item> SFDITEM_FIELD__usbc_HCINT5_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT5_FrmOvrun  --------------------------------
// SVD Line: 23628

//  <item> SFDITEM_FIELD__usbc_HCINT5_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT5_DataTglErr  -------------------------------
// SVD Line: 23634

//  <item> SFDITEM_FIELD__usbc_HCINT5_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT5_BNAIntr  --------------------------------
// SVD Line: 23640

//  <item> SFDITEM_FIELD__usbc_HCINT5_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT5_XCS_XACT_ERR  ------------------------------
// SVD Line: 23646

//  <item> SFDITEM_FIELD__usbc_HCINT5_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT5_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 23652

//  <item> SFDITEM_FIELD__usbc_HCINT5_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x401805A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT5 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT5_HCINT5_reserved_0  ---------------------------
// SVD Line: 23658

//  <item> SFDITEM_FIELD__usbc_HCINT5_HCINT5_reserved_0
//    <name> HCINT5_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x401805A8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT5 >> 14) & 0x3FFFF), ((usbc_HCINT5 = (usbc_HCINT5 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCINT5  ----------------------------------
// SVD Line: 23565

//  <rtree> SFDITEM_REG__usbc_HCINT5
//    <name> HCINT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805A8) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT5 >> 0) & 0xFFFFFFFF), ((usbc_HCINT5 = (usbc_HCINT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT5_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT5_HCINT5_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCINTMSK5  -----------------------------
// SVD Line: 23666

unsigned int usbc_HCINTMSK5 __AT (0x401805AC);



// -------------------------  Field Item: usbc_HCINTMSK5_XferComplMsk  ----------------------------
// SVD Line: 23675

//  <item> SFDITEM_FIELD__usbc_HCINTMSK5_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x401805AC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK5 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK5_ChHltdMsk  ------------------------------
// SVD Line: 23681

//  <item> SFDITEM_FIELD__usbc_HCINTMSK5_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x401805AC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK5 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK5_AHBErrMsk  ------------------------------
// SVD Line: 23687

//  <item> SFDITEM_FIELD__usbc_HCINTMSK5_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x401805AC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK5 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK5_HCINTMSK5_reserved_0  ------------------------
// SVD Line: 23693

//  <item> SFDITEM_FIELD__usbc_HCINTMSK5_HCINTMSK5_reserved_0
//    <name> HCINTMSK5_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x401805AC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK5 >> 3) & 0xFF), ((usbc_HCINTMSK5 = (usbc_HCINTMSK5 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK5_BNAIntrMsk  -----------------------------
// SVD Line: 23699

//  <item> SFDITEM_FIELD__usbc_HCINTMSK5_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x401805AC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK5 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK5_HCINTMSK5_reserved_1  ------------------------
// SVD Line: 23705

//  <item> SFDITEM_FIELD__usbc_HCINTMSK5_HCINTMSK5_reserved_1
//    <name> HCINTMSK5_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x401805AC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK5 ) </loc>
//      <o.12..12> HCINTMSK5_reserved_1
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK5_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 23711

//  <item> SFDITEM_FIELD__usbc_HCINTMSK5_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x401805AC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK5 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK5_HCINTMSK5_reserved_2  ------------------------
// SVD Line: 23717

//  <item> SFDITEM_FIELD__usbc_HCINTMSK5_HCINTMSK5_reserved_2
//    <name> HCINTMSK5_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x401805AC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK5 >> 14) & 0x3FFFF), ((usbc_HCINTMSK5 = (usbc_HCINTMSK5 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK5  ---------------------------------
// SVD Line: 23666

//  <rtree> SFDITEM_REG__usbc_HCINTMSK5
//    <name> HCINTMSK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805AC) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK5 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK5 = (usbc_HCINTMSK5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK5_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK5_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK5_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK5_HCINTMSK5_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK5_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK5_HCINTMSK5_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK5_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK5_HCINTMSK5_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCTSIZ5  ------------------------------
// SVD Line: 23725

unsigned int usbc_HCTSIZ5 __AT (0x401805B0);



// ----------------------------  Field Item: usbc_HCTSIZ5_XferSize  -------------------------------
// SVD Line: 23734

//  <item> SFDITEM_FIELD__usbc_HCTSIZ5_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x401805B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ5 >> 0) & 0x7FFFF), ((usbc_HCTSIZ5 = (usbc_HCTSIZ5 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ5_PktCnt  --------------------------------
// SVD Line: 23740

//  <item> SFDITEM_FIELD__usbc_HCTSIZ5_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x401805B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ5 >> 19) & 0x3FF), ((usbc_HCTSIZ5 = (usbc_HCTSIZ5 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ5_Pid  ----------------------------------
// SVD Line: 23746

//  <item> SFDITEM_FIELD__usbc_HCTSIZ5_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x401805B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ5 >> 29) & 0x3), ((usbc_HCTSIZ5 = (usbc_HCTSIZ5 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ5_DoPng  ---------------------------------
// SVD Line: 23752

//  <item> SFDITEM_FIELD__usbc_HCTSIZ5_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x401805B0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ5 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ5  ----------------------------------
// SVD Line: 23725

//  <rtree> SFDITEM_REG__usbc_HCTSIZ5
//    <name> HCTSIZ5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805B0) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ5 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ5 = (usbc_HCTSIZ5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ5_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ5_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ5_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ5_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA5  -------------------------------
// SVD Line: 23760

unsigned int usbc_HCDMA5 __AT (0x401805B4);



// -----------------------------  Field Item: usbc_HCDMA5_DMAAddr  --------------------------------
// SVD Line: 23769

//  <item> SFDITEM_FIELD__usbc_HCDMA5_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805B4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA5 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA5 = (usbc_HCDMA5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCDMA5  ----------------------------------
// SVD Line: 23760

//  <rtree> SFDITEM_REG__usbc_HCDMA5
//    <name> HCDMA5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805B4) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA5 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA5 = (usbc_HCDMA5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA5_DMAAddr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMAB5  ------------------------------
// SVD Line: 23777

unsigned int usbc_HCDMAB5 __AT (0x401805BC);



// -----------------------------  Field Item: usbc_HCDMAB5_HCDMAB  --------------------------------
// SVD Line: 23786

//  <item> SFDITEM_FIELD__usbc_HCDMAB5_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805BC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB5 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB5 = (usbc_HCDMAB5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB5  ----------------------------------
// SVD Line: 23777

//  <rtree> SFDITEM_REG__usbc_HCDMAB5
//    <name> HCDMAB5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805BC) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB5 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB5 = (usbc_HCDMAB5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB5_HCDMAB </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCCHAR6  ------------------------------
// SVD Line: 23794

unsigned int usbc_HCCHAR6 __AT (0x401805C0);



// ------------------------------  Field Item: usbc_HCCHAR6_MPS  ----------------------------------
// SVD Line: 23803

//  <item> SFDITEM_FIELD__usbc_HCCHAR6_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x401805C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR6 >> 0) & 0x7FF), ((usbc_HCCHAR6 = (usbc_HCCHAR6 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR6_EPNum  ---------------------------------
// SVD Line: 23809

//  <item> SFDITEM_FIELD__usbc_HCCHAR6_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x401805C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR6 >> 11) & 0xF), ((usbc_HCCHAR6 = (usbc_HCCHAR6 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR6_EPDir  ---------------------------------
// SVD Line: 23815

//  <item> SFDITEM_FIELD__usbc_HCCHAR6_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x401805C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR6 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCCHAR6_HCCHAR6_reserved_0  --------------------------
// SVD Line: 23821

//  <item> SFDITEM_FIELD__usbc_HCCHAR6_HCCHAR6_reserved_0
//    <name> HCCHAR6_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x401805C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR6 ) </loc>
//      <o.16..16> HCCHAR6_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR6_LSpdDev  --------------------------------
// SVD Line: 23827

//  <item> SFDITEM_FIELD__usbc_HCCHAR6_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x401805C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR6 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR6_EPType  --------------------------------
// SVD Line: 23833

//  <item> SFDITEM_FIELD__usbc_HCCHAR6_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x401805C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR6 >> 18) & 0x3), ((usbc_HCCHAR6 = (usbc_HCCHAR6 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCCHAR6_EC  ----------------------------------
// SVD Line: 23839

//  <item> SFDITEM_FIELD__usbc_HCCHAR6_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x401805C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR6 >> 20) & 0x3), ((usbc_HCCHAR6 = (usbc_HCCHAR6 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR6_DevAddr  --------------------------------
// SVD Line: 23845

//  <item> SFDITEM_FIELD__usbc_HCCHAR6_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x401805C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR6 >> 22) & 0x7F), ((usbc_HCCHAR6 = (usbc_HCCHAR6 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR6_OddFrm  --------------------------------
// SVD Line: 23851

//  <item> SFDITEM_FIELD__usbc_HCCHAR6_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x401805C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR6 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR6_ChDis  ---------------------------------
// SVD Line: 23857

//  <item> SFDITEM_FIELD__usbc_HCCHAR6_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x401805C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR6 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR6_ChEna  ---------------------------------
// SVD Line: 23863

//  <item> SFDITEM_FIELD__usbc_HCCHAR6_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x401805C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR6 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR6  ----------------------------------
// SVD Line: 23794

//  <rtree> SFDITEM_REG__usbc_HCCHAR6
//    <name> HCCHAR6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805C0) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR6 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR6 = (usbc_HCCHAR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR6_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR6_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR6_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR6_HCCHAR6_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR6_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR6_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR6_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR6_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR6_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR6_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR6_ChEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCSPLT6  ------------------------------
// SVD Line: 23871

unsigned int usbc_HCSPLT6 __AT (0x401805C4);



// ----------------------------  Field Item: usbc_HCSPLT6_PrtAddr  --------------------------------
// SVD Line: 23880

//  <item> SFDITEM_FIELD__usbc_HCSPLT6_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x401805C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT6 >> 0) & 0x7F), ((usbc_HCSPLT6 = (usbc_HCSPLT6 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT6_HubAddr  --------------------------------
// SVD Line: 23886

//  <item> SFDITEM_FIELD__usbc_HCSPLT6_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x401805C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT6 >> 7) & 0x7F), ((usbc_HCSPLT6 = (usbc_HCSPLT6 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT6_XactPos  --------------------------------
// SVD Line: 23892

//  <item> SFDITEM_FIELD__usbc_HCSPLT6_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x401805C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT6 >> 14) & 0x3), ((usbc_HCSPLT6 = (usbc_HCSPLT6 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT6_CompSplt  -------------------------------
// SVD Line: 23898

//  <item> SFDITEM_FIELD__usbc_HCSPLT6_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x401805C4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT6 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCSPLT6_HCSPLT6_reserved_0  --------------------------
// SVD Line: 23904

//  <item> SFDITEM_FIELD__usbc_HCSPLT6_HCSPLT6_reserved_0
//    <name> HCSPLT6_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x401805C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT6 >> 17) & 0x3FFF), ((usbc_HCSPLT6 = (usbc_HCSPLT6 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT6_SpltEna  --------------------------------
// SVD Line: 23910

//  <item> SFDITEM_FIELD__usbc_HCSPLT6_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x401805C4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT6 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT6  ----------------------------------
// SVD Line: 23871

//  <rtree> SFDITEM_REG__usbc_HCSPLT6
//    <name> HCSPLT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805C4) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT6 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT6 = (usbc_HCSPLT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT6_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT6_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT6_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT6_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT6_HCSPLT6_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT6_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT6  -------------------------------
// SVD Line: 23918

unsigned int usbc_HCINT6 __AT (0x401805C8);



// ----------------------------  Field Item: usbc_HCINT6_XferCompl  -------------------------------
// SVD Line: 23927

//  <item> SFDITEM_FIELD__usbc_HCINT6_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT6_ChHltd  ---------------------------------
// SVD Line: 23933

//  <item> SFDITEM_FIELD__usbc_HCINT6_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT6_AHBErr  ---------------------------------
// SVD Line: 23939

//  <item> SFDITEM_FIELD__usbc_HCINT6_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT6_STALL  ---------------------------------
// SVD Line: 23945

//  <item> SFDITEM_FIELD__usbc_HCINT6_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT6_NAK  ----------------------------------
// SVD Line: 23951

//  <item> SFDITEM_FIELD__usbc_HCINT6_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT6_ACK  ----------------------------------
// SVD Line: 23957

//  <item> SFDITEM_FIELD__usbc_HCINT6_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT6_NYET  ----------------------------------
// SVD Line: 23963

//  <item> SFDITEM_FIELD__usbc_HCINT6_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT6_XactErr  --------------------------------
// SVD Line: 23969

//  <item> SFDITEM_FIELD__usbc_HCINT6_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT6_BblErr  ---------------------------------
// SVD Line: 23975

//  <item> SFDITEM_FIELD__usbc_HCINT6_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT6_FrmOvrun  --------------------------------
// SVD Line: 23981

//  <item> SFDITEM_FIELD__usbc_HCINT6_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT6_DataTglErr  -------------------------------
// SVD Line: 23987

//  <item> SFDITEM_FIELD__usbc_HCINT6_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT6_BNAIntr  --------------------------------
// SVD Line: 23993

//  <item> SFDITEM_FIELD__usbc_HCINT6_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT6_XCS_XACT_ERR  ------------------------------
// SVD Line: 23999

//  <item> SFDITEM_FIELD__usbc_HCINT6_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT6_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 24005

//  <item> SFDITEM_FIELD__usbc_HCINT6_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x401805C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT6 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT6_HCINT6_reserved_0  ---------------------------
// SVD Line: 24011

//  <item> SFDITEM_FIELD__usbc_HCINT6_HCINT6_reserved_0
//    <name> HCINT6_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x401805C8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT6 >> 14) & 0x3FFFF), ((usbc_HCINT6 = (usbc_HCINT6 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCINT6  ----------------------------------
// SVD Line: 23918

//  <rtree> SFDITEM_REG__usbc_HCINT6
//    <name> HCINT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805C8) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT6 >> 0) & 0xFFFFFFFF), ((usbc_HCINT6 = (usbc_HCINT6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT6_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT6_HCINT6_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCINTMSK6  -----------------------------
// SVD Line: 24019

unsigned int usbc_HCINTMSK6 __AT (0x401805CC);



// -------------------------  Field Item: usbc_HCINTMSK6_XferComplMsk  ----------------------------
// SVD Line: 24028

//  <item> SFDITEM_FIELD__usbc_HCINTMSK6_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x401805CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK6 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK6_ChHltdMsk  ------------------------------
// SVD Line: 24034

//  <item> SFDITEM_FIELD__usbc_HCINTMSK6_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x401805CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK6 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK6_AHBErrMsk  ------------------------------
// SVD Line: 24040

//  <item> SFDITEM_FIELD__usbc_HCINTMSK6_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x401805CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK6 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK6_HCINTMSK6_reserved_0  ------------------------
// SVD Line: 24046

//  <item> SFDITEM_FIELD__usbc_HCINTMSK6_HCINTMSK6_reserved_0
//    <name> HCINTMSK6_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x401805CC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK6 >> 3) & 0xFF), ((usbc_HCINTMSK6 = (usbc_HCINTMSK6 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK6_BNAIntrMsk  -----------------------------
// SVD Line: 24052

//  <item> SFDITEM_FIELD__usbc_HCINTMSK6_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x401805CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK6 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK6_HCINTMSK6_reserved_1  ------------------------
// SVD Line: 24058

//  <item> SFDITEM_FIELD__usbc_HCINTMSK6_HCINTMSK6_reserved_1
//    <name> HCINTMSK6_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x401805CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK6 ) </loc>
//      <o.12..12> HCINTMSK6_reserved_1
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK6_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 24064

//  <item> SFDITEM_FIELD__usbc_HCINTMSK6_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x401805CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK6 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK6_HCINTMSK6_reserved_2  ------------------------
// SVD Line: 24070

//  <item> SFDITEM_FIELD__usbc_HCINTMSK6_HCINTMSK6_reserved_2
//    <name> HCINTMSK6_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x401805CC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK6 >> 14) & 0x3FFFF), ((usbc_HCINTMSK6 = (usbc_HCINTMSK6 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK6  ---------------------------------
// SVD Line: 24019

//  <rtree> SFDITEM_REG__usbc_HCINTMSK6
//    <name> HCINTMSK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805CC) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK6 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK6 = (usbc_HCINTMSK6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK6_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK6_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK6_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK6_HCINTMSK6_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK6_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK6_HCINTMSK6_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK6_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK6_HCINTMSK6_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCTSIZ6  ------------------------------
// SVD Line: 24078

unsigned int usbc_HCTSIZ6 __AT (0x401805D0);



// ----------------------------  Field Item: usbc_HCTSIZ6_XferSize  -------------------------------
// SVD Line: 24087

//  <item> SFDITEM_FIELD__usbc_HCTSIZ6_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x401805D0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ6 >> 0) & 0x7FFFF), ((usbc_HCTSIZ6 = (usbc_HCTSIZ6 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ6_PktCnt  --------------------------------
// SVD Line: 24093

//  <item> SFDITEM_FIELD__usbc_HCTSIZ6_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x401805D0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ6 >> 19) & 0x3FF), ((usbc_HCTSIZ6 = (usbc_HCTSIZ6 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ6_Pid  ----------------------------------
// SVD Line: 24099

//  <item> SFDITEM_FIELD__usbc_HCTSIZ6_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x401805D0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ6 >> 29) & 0x3), ((usbc_HCTSIZ6 = (usbc_HCTSIZ6 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ6_DoPng  ---------------------------------
// SVD Line: 24105

//  <item> SFDITEM_FIELD__usbc_HCTSIZ6_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x401805D0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ6 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ6  ----------------------------------
// SVD Line: 24078

//  <rtree> SFDITEM_REG__usbc_HCTSIZ6
//    <name> HCTSIZ6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805D0) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ6 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ6 = (usbc_HCTSIZ6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ6_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ6_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ6_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ6_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA6  -------------------------------
// SVD Line: 24113

unsigned int usbc_HCDMA6 __AT (0x401805D4);



// -----------------------------  Field Item: usbc_HCDMA6_DMAAddr  --------------------------------
// SVD Line: 24122

//  <item> SFDITEM_FIELD__usbc_HCDMA6_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805D4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA6 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA6 = (usbc_HCDMA6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCDMA6  ----------------------------------
// SVD Line: 24113

//  <rtree> SFDITEM_REG__usbc_HCDMA6
//    <name> HCDMA6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805D4) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA6 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA6 = (usbc_HCDMA6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA6_DMAAddr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMAB6  ------------------------------
// SVD Line: 24130

unsigned int usbc_HCDMAB6 __AT (0x401805DC);



// -----------------------------  Field Item: usbc_HCDMAB6_HCDMAB  --------------------------------
// SVD Line: 24139

//  <item> SFDITEM_FIELD__usbc_HCDMAB6_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805DC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB6 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB6 = (usbc_HCDMAB6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB6  ----------------------------------
// SVD Line: 24130

//  <rtree> SFDITEM_REG__usbc_HCDMAB6
//    <name> HCDMAB6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805DC) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB6 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB6 = (usbc_HCDMAB6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB6_HCDMAB </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCCHAR7  ------------------------------
// SVD Line: 24147

unsigned int usbc_HCCHAR7 __AT (0x401805E0);



// ------------------------------  Field Item: usbc_HCCHAR7_MPS  ----------------------------------
// SVD Line: 24156

//  <item> SFDITEM_FIELD__usbc_HCCHAR7_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x401805E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR7 >> 0) & 0x7FF), ((usbc_HCCHAR7 = (usbc_HCCHAR7 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR7_EPNum  ---------------------------------
// SVD Line: 24162

//  <item> SFDITEM_FIELD__usbc_HCCHAR7_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x401805E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR7 >> 11) & 0xF), ((usbc_HCCHAR7 = (usbc_HCCHAR7 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR7_EPDir  ---------------------------------
// SVD Line: 24168

//  <item> SFDITEM_FIELD__usbc_HCCHAR7_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x401805E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR7 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCCHAR7_HCCHAR7_reserved_0  --------------------------
// SVD Line: 24174

//  <item> SFDITEM_FIELD__usbc_HCCHAR7_HCCHAR7_reserved_0
//    <name> HCCHAR7_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x401805E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR7 ) </loc>
//      <o.16..16> HCCHAR7_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR7_LSpdDev  --------------------------------
// SVD Line: 24180

//  <item> SFDITEM_FIELD__usbc_HCCHAR7_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x401805E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR7 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR7_EPType  --------------------------------
// SVD Line: 24186

//  <item> SFDITEM_FIELD__usbc_HCCHAR7_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x401805E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR7 >> 18) & 0x3), ((usbc_HCCHAR7 = (usbc_HCCHAR7 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCCHAR7_EC  ----------------------------------
// SVD Line: 24192

//  <item> SFDITEM_FIELD__usbc_HCCHAR7_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x401805E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR7 >> 20) & 0x3), ((usbc_HCCHAR7 = (usbc_HCCHAR7 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR7_DevAddr  --------------------------------
// SVD Line: 24198

//  <item> SFDITEM_FIELD__usbc_HCCHAR7_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x401805E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR7 >> 22) & 0x7F), ((usbc_HCCHAR7 = (usbc_HCCHAR7 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR7_OddFrm  --------------------------------
// SVD Line: 24204

//  <item> SFDITEM_FIELD__usbc_HCCHAR7_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x401805E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR7 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR7_ChDis  ---------------------------------
// SVD Line: 24210

//  <item> SFDITEM_FIELD__usbc_HCCHAR7_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x401805E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR7 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR7_ChEna  ---------------------------------
// SVD Line: 24216

//  <item> SFDITEM_FIELD__usbc_HCCHAR7_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x401805E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR7 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR7  ----------------------------------
// SVD Line: 24147

//  <rtree> SFDITEM_REG__usbc_HCCHAR7
//    <name> HCCHAR7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805E0) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR7 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR7 = (usbc_HCCHAR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR7_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR7_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR7_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR7_HCCHAR7_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR7_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR7_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR7_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR7_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR7_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR7_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR7_ChEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCSPLT7  ------------------------------
// SVD Line: 24224

unsigned int usbc_HCSPLT7 __AT (0x401805E4);



// ----------------------------  Field Item: usbc_HCSPLT7_PrtAddr  --------------------------------
// SVD Line: 24233

//  <item> SFDITEM_FIELD__usbc_HCSPLT7_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x401805E4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT7 >> 0) & 0x7F), ((usbc_HCSPLT7 = (usbc_HCSPLT7 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT7_HubAddr  --------------------------------
// SVD Line: 24239

//  <item> SFDITEM_FIELD__usbc_HCSPLT7_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x401805E4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT7 >> 7) & 0x7F), ((usbc_HCSPLT7 = (usbc_HCSPLT7 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT7_XactPos  --------------------------------
// SVD Line: 24245

//  <item> SFDITEM_FIELD__usbc_HCSPLT7_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x401805E4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT7 >> 14) & 0x3), ((usbc_HCSPLT7 = (usbc_HCSPLT7 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT7_CompSplt  -------------------------------
// SVD Line: 24251

//  <item> SFDITEM_FIELD__usbc_HCSPLT7_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x401805E4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT7 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCSPLT7_HCSPLT7_reserved_0  --------------------------
// SVD Line: 24257

//  <item> SFDITEM_FIELD__usbc_HCSPLT7_HCSPLT7_reserved_0
//    <name> HCSPLT7_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x401805E4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT7 >> 17) & 0x3FFF), ((usbc_HCSPLT7 = (usbc_HCSPLT7 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT7_SpltEna  --------------------------------
// SVD Line: 24263

//  <item> SFDITEM_FIELD__usbc_HCSPLT7_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x401805E4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT7 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT7  ----------------------------------
// SVD Line: 24224

//  <rtree> SFDITEM_REG__usbc_HCSPLT7
//    <name> HCSPLT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805E4) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT7 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT7 = (usbc_HCSPLT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT7_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT7_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT7_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT7_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT7_HCSPLT7_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT7_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT7  -------------------------------
// SVD Line: 24271

unsigned int usbc_HCINT7 __AT (0x401805E8);



// ----------------------------  Field Item: usbc_HCINT7_XferCompl  -------------------------------
// SVD Line: 24280

//  <item> SFDITEM_FIELD__usbc_HCINT7_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT7_ChHltd  ---------------------------------
// SVD Line: 24286

//  <item> SFDITEM_FIELD__usbc_HCINT7_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT7_AHBErr  ---------------------------------
// SVD Line: 24292

//  <item> SFDITEM_FIELD__usbc_HCINT7_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT7_STALL  ---------------------------------
// SVD Line: 24298

//  <item> SFDITEM_FIELD__usbc_HCINT7_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT7_NAK  ----------------------------------
// SVD Line: 24304

//  <item> SFDITEM_FIELD__usbc_HCINT7_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT7_ACK  ----------------------------------
// SVD Line: 24310

//  <item> SFDITEM_FIELD__usbc_HCINT7_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT7_NYET  ----------------------------------
// SVD Line: 24316

//  <item> SFDITEM_FIELD__usbc_HCINT7_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT7_XactErr  --------------------------------
// SVD Line: 24322

//  <item> SFDITEM_FIELD__usbc_HCINT7_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT7_BblErr  ---------------------------------
// SVD Line: 24328

//  <item> SFDITEM_FIELD__usbc_HCINT7_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT7_FrmOvrun  --------------------------------
// SVD Line: 24334

//  <item> SFDITEM_FIELD__usbc_HCINT7_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT7_DataTglErr  -------------------------------
// SVD Line: 24340

//  <item> SFDITEM_FIELD__usbc_HCINT7_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT7_BNAIntr  --------------------------------
// SVD Line: 24346

//  <item> SFDITEM_FIELD__usbc_HCINT7_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT7_XCS_XACT_ERR  ------------------------------
// SVD Line: 24352

//  <item> SFDITEM_FIELD__usbc_HCINT7_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT7_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 24358

//  <item> SFDITEM_FIELD__usbc_HCINT7_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x401805E8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT7 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT7_HCINT7_reserved_0  ---------------------------
// SVD Line: 24364

//  <item> SFDITEM_FIELD__usbc_HCINT7_HCINT7_reserved_0
//    <name> HCINT7_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x401805E8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT7 >> 14) & 0x3FFFF), ((usbc_HCINT7 = (usbc_HCINT7 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCINT7  ----------------------------------
// SVD Line: 24271

//  <rtree> SFDITEM_REG__usbc_HCINT7
//    <name> HCINT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805E8) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT7 >> 0) & 0xFFFFFFFF), ((usbc_HCINT7 = (usbc_HCINT7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT7_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT7_HCINT7_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCINTMSK7  -----------------------------
// SVD Line: 24372

unsigned int usbc_HCINTMSK7 __AT (0x401805EC);



// -------------------------  Field Item: usbc_HCINTMSK7_XferComplMsk  ----------------------------
// SVD Line: 24381

//  <item> SFDITEM_FIELD__usbc_HCINTMSK7_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x401805EC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK7 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK7_ChHltdMsk  ------------------------------
// SVD Line: 24387

//  <item> SFDITEM_FIELD__usbc_HCINTMSK7_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x401805EC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK7 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK7_AHBErrMsk  ------------------------------
// SVD Line: 24393

//  <item> SFDITEM_FIELD__usbc_HCINTMSK7_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x401805EC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK7 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK7_HCINTMSK7_reserved_0  ------------------------
// SVD Line: 24399

//  <item> SFDITEM_FIELD__usbc_HCINTMSK7_HCINTMSK7_reserved_0
//    <name> HCINTMSK7_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x401805EC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK7 >> 3) & 0xFF), ((usbc_HCINTMSK7 = (usbc_HCINTMSK7 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK7_BNAIntrMsk  -----------------------------
// SVD Line: 24405

//  <item> SFDITEM_FIELD__usbc_HCINTMSK7_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x401805EC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK7 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK7_HCINTMSK7_reserved_1  ------------------------
// SVD Line: 24411

//  <item> SFDITEM_FIELD__usbc_HCINTMSK7_HCINTMSK7_reserved_1
//    <name> HCINTMSK7_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x401805EC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK7 ) </loc>
//      <o.12..12> HCINTMSK7_reserved_1
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK7_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 24417

//  <item> SFDITEM_FIELD__usbc_HCINTMSK7_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x401805EC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK7 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK7_HCINTMSK7_reserved_2  ------------------------
// SVD Line: 24423

//  <item> SFDITEM_FIELD__usbc_HCINTMSK7_HCINTMSK7_reserved_2
//    <name> HCINTMSK7_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x401805EC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK7 >> 14) & 0x3FFFF), ((usbc_HCINTMSK7 = (usbc_HCINTMSK7 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK7  ---------------------------------
// SVD Line: 24372

//  <rtree> SFDITEM_REG__usbc_HCINTMSK7
//    <name> HCINTMSK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805EC) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK7 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK7 = (usbc_HCINTMSK7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK7_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK7_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK7_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK7_HCINTMSK7_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK7_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK7_HCINTMSK7_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK7_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK7_HCINTMSK7_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCTSIZ7  ------------------------------
// SVD Line: 24431

unsigned int usbc_HCTSIZ7 __AT (0x401805F0);



// ----------------------------  Field Item: usbc_HCTSIZ7_XferSize  -------------------------------
// SVD Line: 24440

//  <item> SFDITEM_FIELD__usbc_HCTSIZ7_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x401805F0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ7 >> 0) & 0x7FFFF), ((usbc_HCTSIZ7 = (usbc_HCTSIZ7 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ7_PktCnt  --------------------------------
// SVD Line: 24446

//  <item> SFDITEM_FIELD__usbc_HCTSIZ7_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x401805F0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ7 >> 19) & 0x3FF), ((usbc_HCTSIZ7 = (usbc_HCTSIZ7 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ7_Pid  ----------------------------------
// SVD Line: 24452

//  <item> SFDITEM_FIELD__usbc_HCTSIZ7_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x401805F0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ7 >> 29) & 0x3), ((usbc_HCTSIZ7 = (usbc_HCTSIZ7 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ7_DoPng  ---------------------------------
// SVD Line: 24458

//  <item> SFDITEM_FIELD__usbc_HCTSIZ7_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x401805F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ7 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ7  ----------------------------------
// SVD Line: 24431

//  <rtree> SFDITEM_REG__usbc_HCTSIZ7
//    <name> HCTSIZ7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805F0) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ7 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ7 = (usbc_HCTSIZ7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ7_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ7_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ7_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ7_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA7  -------------------------------
// SVD Line: 24466

unsigned int usbc_HCDMA7 __AT (0x401805F4);



// -----------------------------  Field Item: usbc_HCDMA7_DMAAddr  --------------------------------
// SVD Line: 24475

//  <item> SFDITEM_FIELD__usbc_HCDMA7_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805F4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA7 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA7 = (usbc_HCDMA7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCDMA7  ----------------------------------
// SVD Line: 24466

//  <rtree> SFDITEM_REG__usbc_HCDMA7
//    <name> HCDMA7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805F4) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA7 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA7 = (usbc_HCDMA7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA7_DMAAddr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMAB7  ------------------------------
// SVD Line: 24483

unsigned int usbc_HCDMAB7 __AT (0x401805FC);



// -----------------------------  Field Item: usbc_HCDMAB7_HCDMAB  --------------------------------
// SVD Line: 24492

//  <item> SFDITEM_FIELD__usbc_HCDMAB7_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805FC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB7 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB7 = (usbc_HCDMAB7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB7  ----------------------------------
// SVD Line: 24483

//  <rtree> SFDITEM_REG__usbc_HCDMAB7
//    <name> HCDMAB7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401805FC) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB7 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB7 = (usbc_HCDMAB7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB7_HCDMAB </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCCHAR8  ------------------------------
// SVD Line: 24500

unsigned int usbc_HCCHAR8 __AT (0x40180600);



// ------------------------------  Field Item: usbc_HCCHAR8_MPS  ----------------------------------
// SVD Line: 24509

//  <item> SFDITEM_FIELD__usbc_HCCHAR8_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180600) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR8 >> 0) & 0x7FF), ((usbc_HCCHAR8 = (usbc_HCCHAR8 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR8_EPNum  ---------------------------------
// SVD Line: 24515

//  <item> SFDITEM_FIELD__usbc_HCCHAR8_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180600) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR8 >> 11) & 0xF), ((usbc_HCCHAR8 = (usbc_HCCHAR8 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR8_EPDir  ---------------------------------
// SVD Line: 24521

//  <item> SFDITEM_FIELD__usbc_HCCHAR8_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180600) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR8 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCCHAR8_HCCHAR8_reserved_0  --------------------------
// SVD Line: 24527

//  <item> SFDITEM_FIELD__usbc_HCCHAR8_HCCHAR8_reserved_0
//    <name> HCCHAR8_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180600) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR8 ) </loc>
//      <o.16..16> HCCHAR8_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR8_LSpdDev  --------------------------------
// SVD Line: 24533

//  <item> SFDITEM_FIELD__usbc_HCCHAR8_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180600) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR8 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR8_EPType  --------------------------------
// SVD Line: 24539

//  <item> SFDITEM_FIELD__usbc_HCCHAR8_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180600) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR8 >> 18) & 0x3), ((usbc_HCCHAR8 = (usbc_HCCHAR8 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCCHAR8_EC  ----------------------------------
// SVD Line: 24545

//  <item> SFDITEM_FIELD__usbc_HCCHAR8_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40180600) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR8 >> 20) & 0x3), ((usbc_HCCHAR8 = (usbc_HCCHAR8 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR8_DevAddr  --------------------------------
// SVD Line: 24551

//  <item> SFDITEM_FIELD__usbc_HCCHAR8_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x40180600) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR8 >> 22) & 0x7F), ((usbc_HCCHAR8 = (usbc_HCCHAR8 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR8_OddFrm  --------------------------------
// SVD Line: 24557

//  <item> SFDITEM_FIELD__usbc_HCCHAR8_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180600) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR8 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR8_ChDis  ---------------------------------
// SVD Line: 24563

//  <item> SFDITEM_FIELD__usbc_HCCHAR8_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180600) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR8 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR8_ChEna  ---------------------------------
// SVD Line: 24569

//  <item> SFDITEM_FIELD__usbc_HCCHAR8_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180600) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR8 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR8  ----------------------------------
// SVD Line: 24500

//  <rtree> SFDITEM_REG__usbc_HCCHAR8
//    <name> HCCHAR8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180600) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR8 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR8 = (usbc_HCCHAR8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR8_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR8_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR8_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR8_HCCHAR8_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR8_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR8_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR8_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR8_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR8_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR8_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR8_ChEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCSPLT8  ------------------------------
// SVD Line: 24577

unsigned int usbc_HCSPLT8 __AT (0x40180604);



// ----------------------------  Field Item: usbc_HCSPLT8_PrtAddr  --------------------------------
// SVD Line: 24586

//  <item> SFDITEM_FIELD__usbc_HCSPLT8_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40180604) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT8 >> 0) & 0x7F), ((usbc_HCSPLT8 = (usbc_HCSPLT8 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT8_HubAddr  --------------------------------
// SVD Line: 24592

//  <item> SFDITEM_FIELD__usbc_HCSPLT8_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40180604) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT8 >> 7) & 0x7F), ((usbc_HCSPLT8 = (usbc_HCSPLT8 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT8_XactPos  --------------------------------
// SVD Line: 24598

//  <item> SFDITEM_FIELD__usbc_HCSPLT8_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40180604) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT8 >> 14) & 0x3), ((usbc_HCSPLT8 = (usbc_HCSPLT8 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT8_CompSplt  -------------------------------
// SVD Line: 24604

//  <item> SFDITEM_FIELD__usbc_HCSPLT8_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180604) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT8 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCSPLT8_HCSPLT8_reserved_0  --------------------------
// SVD Line: 24610

//  <item> SFDITEM_FIELD__usbc_HCSPLT8_HCSPLT8_reserved_0
//    <name> HCSPLT8_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x40180604) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT8 >> 17) & 0x3FFF), ((usbc_HCSPLT8 = (usbc_HCSPLT8 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT8_SpltEna  --------------------------------
// SVD Line: 24616

//  <item> SFDITEM_FIELD__usbc_HCSPLT8_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180604) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT8 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT8  ----------------------------------
// SVD Line: 24577

//  <rtree> SFDITEM_REG__usbc_HCSPLT8
//    <name> HCSPLT8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180604) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT8 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT8 = (usbc_HCSPLT8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT8_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT8_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT8_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT8_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT8_HCSPLT8_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT8_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT8  -------------------------------
// SVD Line: 24624

unsigned int usbc_HCINT8 __AT (0x40180608);



// ----------------------------  Field Item: usbc_HCINT8_XferCompl  -------------------------------
// SVD Line: 24633

//  <item> SFDITEM_FIELD__usbc_HCINT8_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT8_ChHltd  ---------------------------------
// SVD Line: 24639

//  <item> SFDITEM_FIELD__usbc_HCINT8_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT8_AHBErr  ---------------------------------
// SVD Line: 24645

//  <item> SFDITEM_FIELD__usbc_HCINT8_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT8_STALL  ---------------------------------
// SVD Line: 24651

//  <item> SFDITEM_FIELD__usbc_HCINT8_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT8_NAK  ----------------------------------
// SVD Line: 24657

//  <item> SFDITEM_FIELD__usbc_HCINT8_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT8_ACK  ----------------------------------
// SVD Line: 24663

//  <item> SFDITEM_FIELD__usbc_HCINT8_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT8_NYET  ----------------------------------
// SVD Line: 24669

//  <item> SFDITEM_FIELD__usbc_HCINT8_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT8_XactErr  --------------------------------
// SVD Line: 24675

//  <item> SFDITEM_FIELD__usbc_HCINT8_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT8_BblErr  ---------------------------------
// SVD Line: 24681

//  <item> SFDITEM_FIELD__usbc_HCINT8_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT8_FrmOvrun  --------------------------------
// SVD Line: 24687

//  <item> SFDITEM_FIELD__usbc_HCINT8_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT8_DataTglErr  -------------------------------
// SVD Line: 24693

//  <item> SFDITEM_FIELD__usbc_HCINT8_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT8_BNAIntr  --------------------------------
// SVD Line: 24699

//  <item> SFDITEM_FIELD__usbc_HCINT8_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT8_XCS_XACT_ERR  ------------------------------
// SVD Line: 24705

//  <item> SFDITEM_FIELD__usbc_HCINT8_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT8_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 24711

//  <item> SFDITEM_FIELD__usbc_HCINT8_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180608) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT8 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT8_HCINT8_reserved_0  ---------------------------
// SVD Line: 24717

//  <item> SFDITEM_FIELD__usbc_HCINT8_HCINT8_reserved_0
//    <name> HCINT8_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x40180608) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT8 >> 14) & 0x3FFFF), ((usbc_HCINT8 = (usbc_HCINT8 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCINT8  ----------------------------------
// SVD Line: 24624

//  <rtree> SFDITEM_REG__usbc_HCINT8
//    <name> HCINT8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180608) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT8 >> 0) & 0xFFFFFFFF), ((usbc_HCINT8 = (usbc_HCINT8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT8_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT8_HCINT8_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCINTMSK8  -----------------------------
// SVD Line: 24725

unsigned int usbc_HCINTMSK8 __AT (0x4018060C);



// -------------------------  Field Item: usbc_HCINTMSK8_XferComplMsk  ----------------------------
// SVD Line: 24734

//  <item> SFDITEM_FIELD__usbc_HCINTMSK8_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4018060C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK8 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK8_ChHltdMsk  ------------------------------
// SVD Line: 24740

//  <item> SFDITEM_FIELD__usbc_HCINTMSK8_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4018060C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK8 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK8_AHBErrMsk  ------------------------------
// SVD Line: 24746

//  <item> SFDITEM_FIELD__usbc_HCINTMSK8_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4018060C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK8 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK8_HCINTMSK8_reserved_0  ------------------------
// SVD Line: 24752

//  <item> SFDITEM_FIELD__usbc_HCINTMSK8_HCINTMSK8_reserved_0
//    <name> HCINTMSK8_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x4018060C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK8 >> 3) & 0xFF), ((usbc_HCINTMSK8 = (usbc_HCINTMSK8 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK8_BNAIntrMsk  -----------------------------
// SVD Line: 24758

//  <item> SFDITEM_FIELD__usbc_HCINTMSK8_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4018060C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK8 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK8_HCINTMSK8_reserved_1  ------------------------
// SVD Line: 24764

//  <item> SFDITEM_FIELD__usbc_HCINTMSK8_HCINTMSK8_reserved_1
//    <name> HCINTMSK8_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4018060C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK8 ) </loc>
//      <o.12..12> HCINTMSK8_reserved_1
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK8_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 24770

//  <item> SFDITEM_FIELD__usbc_HCINTMSK8_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4018060C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK8 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK8_HCINTMSK8_reserved_2  ------------------------
// SVD Line: 24776

//  <item> SFDITEM_FIELD__usbc_HCINTMSK8_HCINTMSK8_reserved_2
//    <name> HCINTMSK8_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x4018060C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK8 >> 14) & 0x3FFFF), ((usbc_HCINTMSK8 = (usbc_HCINTMSK8 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK8  ---------------------------------
// SVD Line: 24725

//  <rtree> SFDITEM_REG__usbc_HCINTMSK8
//    <name> HCINTMSK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018060C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK8 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK8 = (usbc_HCINTMSK8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK8_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK8_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK8_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK8_HCINTMSK8_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK8_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK8_HCINTMSK8_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK8_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK8_HCINTMSK8_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCTSIZ8  ------------------------------
// SVD Line: 24784

unsigned int usbc_HCTSIZ8 __AT (0x40180610);



// ----------------------------  Field Item: usbc_HCTSIZ8_XferSize  -------------------------------
// SVD Line: 24793

//  <item> SFDITEM_FIELD__usbc_HCTSIZ8_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180610) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ8 >> 0) & 0x7FFFF), ((usbc_HCTSIZ8 = (usbc_HCTSIZ8 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ8_PktCnt  --------------------------------
// SVD Line: 24799

//  <item> SFDITEM_FIELD__usbc_HCTSIZ8_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180610) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ8 >> 19) & 0x3FF), ((usbc_HCTSIZ8 = (usbc_HCTSIZ8 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ8_Pid  ----------------------------------
// SVD Line: 24805

//  <item> SFDITEM_FIELD__usbc_HCTSIZ8_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180610) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ8 >> 29) & 0x3), ((usbc_HCTSIZ8 = (usbc_HCTSIZ8 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ8_DoPng  ---------------------------------
// SVD Line: 24811

//  <item> SFDITEM_FIELD__usbc_HCTSIZ8_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180610) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ8 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ8  ----------------------------------
// SVD Line: 24784

//  <rtree> SFDITEM_REG__usbc_HCTSIZ8
//    <name> HCTSIZ8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180610) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ8 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ8 = (usbc_HCTSIZ8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ8_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ8_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ8_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ8_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA8  -------------------------------
// SVD Line: 24819

unsigned int usbc_HCDMA8 __AT (0x40180614);



// -----------------------------  Field Item: usbc_HCDMA8_DMAAddr  --------------------------------
// SVD Line: 24828

//  <item> SFDITEM_FIELD__usbc_HCDMA8_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180614) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA8 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA8 = (usbc_HCDMA8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCDMA8  ----------------------------------
// SVD Line: 24819

//  <rtree> SFDITEM_REG__usbc_HCDMA8
//    <name> HCDMA8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180614) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA8 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA8 = (usbc_HCDMA8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA8_DMAAddr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMAB8  ------------------------------
// SVD Line: 24836

unsigned int usbc_HCDMAB8 __AT (0x4018061C);



// -----------------------------  Field Item: usbc_HCDMAB8_HCDMAB  --------------------------------
// SVD Line: 24845

//  <item> SFDITEM_FIELD__usbc_HCDMAB8_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018061C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB8 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB8 = (usbc_HCDMAB8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB8  ----------------------------------
// SVD Line: 24836

//  <rtree> SFDITEM_REG__usbc_HCDMAB8
//    <name> HCDMAB8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018061C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB8 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB8 = (usbc_HCDMAB8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB8_HCDMAB </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCCHAR9  ------------------------------
// SVD Line: 24853

unsigned int usbc_HCCHAR9 __AT (0x40180620);



// ------------------------------  Field Item: usbc_HCCHAR9_MPS  ----------------------------------
// SVD Line: 24862

//  <item> SFDITEM_FIELD__usbc_HCCHAR9_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180620) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR9 >> 0) & 0x7FF), ((usbc_HCCHAR9 = (usbc_HCCHAR9 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR9_EPNum  ---------------------------------
// SVD Line: 24868

//  <item> SFDITEM_FIELD__usbc_HCCHAR9_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180620) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR9 >> 11) & 0xF), ((usbc_HCCHAR9 = (usbc_HCCHAR9 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR9_EPDir  ---------------------------------
// SVD Line: 24874

//  <item> SFDITEM_FIELD__usbc_HCCHAR9_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180620) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR9 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCCHAR9_HCCHAR9_reserved_0  --------------------------
// SVD Line: 24880

//  <item> SFDITEM_FIELD__usbc_HCCHAR9_HCCHAR9_reserved_0
//    <name> HCCHAR9_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180620) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR9 ) </loc>
//      <o.16..16> HCCHAR9_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR9_LSpdDev  --------------------------------
// SVD Line: 24886

//  <item> SFDITEM_FIELD__usbc_HCCHAR9_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180620) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR9 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR9_EPType  --------------------------------
// SVD Line: 24892

//  <item> SFDITEM_FIELD__usbc_HCCHAR9_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180620) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR9 >> 18) & 0x3), ((usbc_HCCHAR9 = (usbc_HCCHAR9 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCCHAR9_EC  ----------------------------------
// SVD Line: 24898

//  <item> SFDITEM_FIELD__usbc_HCCHAR9_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40180620) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR9 >> 20) & 0x3), ((usbc_HCCHAR9 = (usbc_HCCHAR9 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR9_DevAddr  --------------------------------
// SVD Line: 24904

//  <item> SFDITEM_FIELD__usbc_HCCHAR9_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x40180620) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR9 >> 22) & 0x7F), ((usbc_HCCHAR9 = (usbc_HCCHAR9 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR9_OddFrm  --------------------------------
// SVD Line: 24910

//  <item> SFDITEM_FIELD__usbc_HCCHAR9_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180620) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR9 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR9_ChDis  ---------------------------------
// SVD Line: 24916

//  <item> SFDITEM_FIELD__usbc_HCCHAR9_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180620) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR9 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR9_ChEna  ---------------------------------
// SVD Line: 24922

//  <item> SFDITEM_FIELD__usbc_HCCHAR9_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180620) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR9 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR9  ----------------------------------
// SVD Line: 24853

//  <rtree> SFDITEM_REG__usbc_HCCHAR9
//    <name> HCCHAR9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180620) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR9 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR9 = (usbc_HCCHAR9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR9_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR9_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR9_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR9_HCCHAR9_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR9_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR9_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR9_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR9_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR9_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR9_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR9_ChEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCSPLT9  ------------------------------
// SVD Line: 24930

unsigned int usbc_HCSPLT9 __AT (0x40180624);



// ----------------------------  Field Item: usbc_HCSPLT9_PrtAddr  --------------------------------
// SVD Line: 24939

//  <item> SFDITEM_FIELD__usbc_HCSPLT9_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40180624) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT9 >> 0) & 0x7F), ((usbc_HCSPLT9 = (usbc_HCSPLT9 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT9_HubAddr  --------------------------------
// SVD Line: 24945

//  <item> SFDITEM_FIELD__usbc_HCSPLT9_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40180624) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT9 >> 7) & 0x7F), ((usbc_HCSPLT9 = (usbc_HCSPLT9 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT9_XactPos  --------------------------------
// SVD Line: 24951

//  <item> SFDITEM_FIELD__usbc_HCSPLT9_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40180624) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT9 >> 14) & 0x3), ((usbc_HCSPLT9 = (usbc_HCSPLT9 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT9_CompSplt  -------------------------------
// SVD Line: 24957

//  <item> SFDITEM_FIELD__usbc_HCSPLT9_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180624) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT9 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCSPLT9_HCSPLT9_reserved_0  --------------------------
// SVD Line: 24963

//  <item> SFDITEM_FIELD__usbc_HCSPLT9_HCSPLT9_reserved_0
//    <name> HCSPLT9_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x40180624) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT9 >> 17) & 0x3FFF), ((usbc_HCSPLT9 = (usbc_HCSPLT9 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT9_SpltEna  --------------------------------
// SVD Line: 24969

//  <item> SFDITEM_FIELD__usbc_HCSPLT9_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180624) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT9 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT9  ----------------------------------
// SVD Line: 24930

//  <rtree> SFDITEM_REG__usbc_HCSPLT9
//    <name> HCSPLT9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180624) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT9 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT9 = (usbc_HCSPLT9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT9_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT9_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT9_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT9_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT9_HCSPLT9_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT9_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT9  -------------------------------
// SVD Line: 24977

unsigned int usbc_HCINT9 __AT (0x40180628);



// ----------------------------  Field Item: usbc_HCINT9_XferCompl  -------------------------------
// SVD Line: 24986

//  <item> SFDITEM_FIELD__usbc_HCINT9_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT9_ChHltd  ---------------------------------
// SVD Line: 24992

//  <item> SFDITEM_FIELD__usbc_HCINT9_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT9_AHBErr  ---------------------------------
// SVD Line: 24998

//  <item> SFDITEM_FIELD__usbc_HCINT9_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT9_STALL  ---------------------------------
// SVD Line: 25004

//  <item> SFDITEM_FIELD__usbc_HCINT9_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT9_NAK  ----------------------------------
// SVD Line: 25010

//  <item> SFDITEM_FIELD__usbc_HCINT9_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// -------------------------------  Field Item: usbc_HCINT9_ACK  ----------------------------------
// SVD Line: 25016

//  <item> SFDITEM_FIELD__usbc_HCINT9_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT9_NYET  ----------------------------------
// SVD Line: 25022

//  <item> SFDITEM_FIELD__usbc_HCINT9_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT9_XactErr  --------------------------------
// SVD Line: 25028

//  <item> SFDITEM_FIELD__usbc_HCINT9_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT9_BblErr  ---------------------------------
// SVD Line: 25034

//  <item> SFDITEM_FIELD__usbc_HCINT9_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT9_FrmOvrun  --------------------------------
// SVD Line: 25040

//  <item> SFDITEM_FIELD__usbc_HCINT9_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT9_DataTglErr  -------------------------------
// SVD Line: 25046

//  <item> SFDITEM_FIELD__usbc_HCINT9_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT9_BNAIntr  --------------------------------
// SVD Line: 25052

//  <item> SFDITEM_FIELD__usbc_HCINT9_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT9_XCS_XACT_ERR  ------------------------------
// SVD Line: 25058

//  <item> SFDITEM_FIELD__usbc_HCINT9_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT9_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 25064

//  <item> SFDITEM_FIELD__usbc_HCINT9_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180628) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT9 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_HCINT9_HCINT9_reserved_0  ---------------------------
// SVD Line: 25070

//  <item> SFDITEM_FIELD__usbc_HCINT9_HCINT9_reserved_0
//    <name> HCINT9_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x40180628) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT9 >> 14) & 0x3FFFF), ((usbc_HCINT9 = (usbc_HCINT9 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCINT9  ----------------------------------
// SVD Line: 24977

//  <rtree> SFDITEM_REG__usbc_HCINT9
//    <name> HCINT9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180628) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT9 >> 0) & 0xFFFFFFFF), ((usbc_HCINT9 = (usbc_HCINT9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT9_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT9_HCINT9_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCINTMSK9  -----------------------------
// SVD Line: 25078

unsigned int usbc_HCINTMSK9 __AT (0x4018062C);



// -------------------------  Field Item: usbc_HCINTMSK9_XferComplMsk  ----------------------------
// SVD Line: 25087

//  <item> SFDITEM_FIELD__usbc_HCINTMSK9_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4018062C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK9 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK9_ChHltdMsk  ------------------------------
// SVD Line: 25093

//  <item> SFDITEM_FIELD__usbc_HCINTMSK9_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4018062C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK9 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK9_AHBErrMsk  ------------------------------
// SVD Line: 25099

//  <item> SFDITEM_FIELD__usbc_HCINTMSK9_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4018062C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK9 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK9_HCINTMSK9_reserved_0  ------------------------
// SVD Line: 25105

//  <item> SFDITEM_FIELD__usbc_HCINTMSK9_HCINTMSK9_reserved_0
//    <name> HCINTMSK9_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x4018062C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK9 >> 3) & 0xFF), ((usbc_HCINTMSK9 = (usbc_HCINTMSK9 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK9_BNAIntrMsk  -----------------------------
// SVD Line: 25111

//  <item> SFDITEM_FIELD__usbc_HCINTMSK9_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4018062C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK9 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK9_HCINTMSK9_reserved_1  ------------------------
// SVD Line: 25117

//  <item> SFDITEM_FIELD__usbc_HCINTMSK9_HCINTMSK9_reserved_1
//    <name> HCINTMSK9_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4018062C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK9 ) </loc>
//      <o.12..12> HCINTMSK9_reserved_1
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK9_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 25123

//  <item> SFDITEM_FIELD__usbc_HCINTMSK9_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4018062C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK9 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_HCINTMSK9_HCINTMSK9_reserved_2  ------------------------
// SVD Line: 25129

//  <item> SFDITEM_FIELD__usbc_HCINTMSK9_HCINTMSK9_reserved_2
//    <name> HCINTMSK9_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x4018062C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK9 >> 14) & 0x3FFFF), ((usbc_HCINTMSK9 = (usbc_HCINTMSK9 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK9  ---------------------------------
// SVD Line: 25078

//  <rtree> SFDITEM_REG__usbc_HCINTMSK9
//    <name> HCINTMSK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018062C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK9 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK9 = (usbc_HCINTMSK9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK9_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK9_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK9_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK9_HCINTMSK9_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK9_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK9_HCINTMSK9_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK9_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK9_HCINTMSK9_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCTSIZ9  ------------------------------
// SVD Line: 25137

unsigned int usbc_HCTSIZ9 __AT (0x40180630);



// ----------------------------  Field Item: usbc_HCTSIZ9_XferSize  -------------------------------
// SVD Line: 25146

//  <item> SFDITEM_FIELD__usbc_HCTSIZ9_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180630) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ9 >> 0) & 0x7FFFF), ((usbc_HCTSIZ9 = (usbc_HCTSIZ9 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ9_PktCnt  --------------------------------
// SVD Line: 25152

//  <item> SFDITEM_FIELD__usbc_HCTSIZ9_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180630) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ9 >> 19) & 0x3FF), ((usbc_HCTSIZ9 = (usbc_HCTSIZ9 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ9_Pid  ----------------------------------
// SVD Line: 25158

//  <item> SFDITEM_FIELD__usbc_HCTSIZ9_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180630) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ9 >> 29) & 0x3), ((usbc_HCTSIZ9 = (usbc_HCTSIZ9 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ9_DoPng  ---------------------------------
// SVD Line: 25164

//  <item> SFDITEM_FIELD__usbc_HCTSIZ9_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180630) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ9 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ9  ----------------------------------
// SVD Line: 25137

//  <rtree> SFDITEM_REG__usbc_HCTSIZ9
//    <name> HCTSIZ9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180630) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ9 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ9 = (usbc_HCTSIZ9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ9_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ9_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ9_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ9_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA9  -------------------------------
// SVD Line: 25172

unsigned int usbc_HCDMA9 __AT (0x40180634);



// -----------------------------  Field Item: usbc_HCDMA9_DMAAddr  --------------------------------
// SVD Line: 25181

//  <item> SFDITEM_FIELD__usbc_HCDMA9_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180634) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA9 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA9 = (usbc_HCDMA9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_HCDMA9  ----------------------------------
// SVD Line: 25172

//  <rtree> SFDITEM_REG__usbc_HCDMA9
//    <name> HCDMA9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180634) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA9 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA9 = (usbc_HCDMA9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA9_DMAAddr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMAB9  ------------------------------
// SVD Line: 25189

unsigned int usbc_HCDMAB9 __AT (0x4018063C);



// -----------------------------  Field Item: usbc_HCDMAB9_HCDMAB  --------------------------------
// SVD Line: 25198

//  <item> SFDITEM_FIELD__usbc_HCDMAB9_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018063C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB9 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB9 = (usbc_HCDMAB9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB9  ----------------------------------
// SVD Line: 25189

//  <rtree> SFDITEM_REG__usbc_HCDMAB9
//    <name> HCDMAB9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018063C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB9 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB9 = (usbc_HCDMAB9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB9_HCDMAB </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCCHAR10  ------------------------------
// SVD Line: 25206

unsigned int usbc_HCCHAR10 __AT (0x40180640);



// ------------------------------  Field Item: usbc_HCCHAR10_MPS  ---------------------------------
// SVD Line: 25215

//  <item> SFDITEM_FIELD__usbc_HCCHAR10_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180640) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR10 >> 0) & 0x7FF), ((usbc_HCCHAR10 = (usbc_HCCHAR10 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR10_EPNum  --------------------------------
// SVD Line: 25221

//  <item> SFDITEM_FIELD__usbc_HCCHAR10_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180640) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR10 >> 11) & 0xF), ((usbc_HCCHAR10 = (usbc_HCCHAR10 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR10_EPDir  --------------------------------
// SVD Line: 25227

//  <item> SFDITEM_FIELD__usbc_HCCHAR10_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180640) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR10 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_HCCHAR10_HCCHAR10_reserved_0  -------------------------
// SVD Line: 25233

//  <item> SFDITEM_FIELD__usbc_HCCHAR10_HCCHAR10_reserved_0
//    <name> HCCHAR10_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180640) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR10 ) </loc>
//      <o.16..16> HCCHAR10_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR10_LSpdDev  -------------------------------
// SVD Line: 25239

//  <item> SFDITEM_FIELD__usbc_HCCHAR10_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180640) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR10 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR10_EPType  --------------------------------
// SVD Line: 25245

//  <item> SFDITEM_FIELD__usbc_HCCHAR10_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180640) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR10 >> 18) & 0x3), ((usbc_HCCHAR10 = (usbc_HCCHAR10 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCCHAR10_EC  ----------------------------------
// SVD Line: 25251

//  <item> SFDITEM_FIELD__usbc_HCCHAR10_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40180640) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR10 >> 20) & 0x3), ((usbc_HCCHAR10 = (usbc_HCCHAR10 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR10_DevAddr  -------------------------------
// SVD Line: 25257

//  <item> SFDITEM_FIELD__usbc_HCCHAR10_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x40180640) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR10 >> 22) & 0x7F), ((usbc_HCCHAR10 = (usbc_HCCHAR10 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR10_OddFrm  --------------------------------
// SVD Line: 25263

//  <item> SFDITEM_FIELD__usbc_HCCHAR10_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180640) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR10 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR10_ChDis  --------------------------------
// SVD Line: 25269

//  <item> SFDITEM_FIELD__usbc_HCCHAR10_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180640) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR10 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR10_ChEna  --------------------------------
// SVD Line: 25275

//  <item> SFDITEM_FIELD__usbc_HCCHAR10_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180640) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR10 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR10  ---------------------------------
// SVD Line: 25206

//  <rtree> SFDITEM_REG__usbc_HCCHAR10
//    <name> HCCHAR10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180640) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR10 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR10 = (usbc_HCCHAR10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR10_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR10_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR10_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR10_HCCHAR10_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR10_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR10_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR10_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR10_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR10_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR10_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR10_ChEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCSPLT10  ------------------------------
// SVD Line: 25283

unsigned int usbc_HCSPLT10 __AT (0x40180644);



// ----------------------------  Field Item: usbc_HCSPLT10_PrtAddr  -------------------------------
// SVD Line: 25292

//  <item> SFDITEM_FIELD__usbc_HCSPLT10_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40180644) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT10 >> 0) & 0x7F), ((usbc_HCSPLT10 = (usbc_HCSPLT10 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT10_HubAddr  -------------------------------
// SVD Line: 25298

//  <item> SFDITEM_FIELD__usbc_HCSPLT10_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40180644) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT10 >> 7) & 0x7F), ((usbc_HCSPLT10 = (usbc_HCSPLT10 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT10_XactPos  -------------------------------
// SVD Line: 25304

//  <item> SFDITEM_FIELD__usbc_HCSPLT10_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40180644) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT10 >> 14) & 0x3), ((usbc_HCSPLT10 = (usbc_HCSPLT10 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCSPLT10_CompSplt  -------------------------------
// SVD Line: 25310

//  <item> SFDITEM_FIELD__usbc_HCSPLT10_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180644) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT10 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_HCSPLT10_HCSPLT10_reserved_0  -------------------------
// SVD Line: 25316

//  <item> SFDITEM_FIELD__usbc_HCSPLT10_HCSPLT10_reserved_0
//    <name> HCSPLT10_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x40180644) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT10 >> 17) & 0x3FFF), ((usbc_HCSPLT10 = (usbc_HCSPLT10 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT10_SpltEna  -------------------------------
// SVD Line: 25322

//  <item> SFDITEM_FIELD__usbc_HCSPLT10_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180644) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT10 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT10  ---------------------------------
// SVD Line: 25283

//  <rtree> SFDITEM_REG__usbc_HCSPLT10
//    <name> HCSPLT10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180644) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT10 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT10 = (usbc_HCSPLT10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT10_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT10_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT10_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT10_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT10_HCSPLT10_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT10_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT10  ------------------------------
// SVD Line: 25330

unsigned int usbc_HCINT10 __AT (0x40180648);



// ---------------------------  Field Item: usbc_HCINT10_XferCompl  -------------------------------
// SVD Line: 25339

//  <item> SFDITEM_FIELD__usbc_HCINT10_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT10_ChHltd  --------------------------------
// SVD Line: 25345

//  <item> SFDITEM_FIELD__usbc_HCINT10_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT10_AHBErr  --------------------------------
// SVD Line: 25351

//  <item> SFDITEM_FIELD__usbc_HCINT10_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT10_STALL  ---------------------------------
// SVD Line: 25357

//  <item> SFDITEM_FIELD__usbc_HCINT10_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT10_NAK  ----------------------------------
// SVD Line: 25363

//  <item> SFDITEM_FIELD__usbc_HCINT10_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT10_ACK  ----------------------------------
// SVD Line: 25369

//  <item> SFDITEM_FIELD__usbc_HCINT10_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT10_NYET  ---------------------------------
// SVD Line: 25375

//  <item> SFDITEM_FIELD__usbc_HCINT10_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT10_XactErr  --------------------------------
// SVD Line: 25381

//  <item> SFDITEM_FIELD__usbc_HCINT10_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT10_BblErr  --------------------------------
// SVD Line: 25387

//  <item> SFDITEM_FIELD__usbc_HCINT10_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT10_FrmOvrun  -------------------------------
// SVD Line: 25393

//  <item> SFDITEM_FIELD__usbc_HCINT10_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT10_DataTglErr  ------------------------------
// SVD Line: 25399

//  <item> SFDITEM_FIELD__usbc_HCINT10_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT10_BNAIntr  --------------------------------
// SVD Line: 25405

//  <item> SFDITEM_FIELD__usbc_HCINT10_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT10_XCS_XACT_ERR  -----------------------------
// SVD Line: 25411

//  <item> SFDITEM_FIELD__usbc_HCINT10_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCINT10_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 25417

//  <item> SFDITEM_FIELD__usbc_HCINT10_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180648) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT10 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCINT10_HCINT10_reserved_0  --------------------------
// SVD Line: 25423

//  <item> SFDITEM_FIELD__usbc_HCINT10_HCINT10_reserved_0
//    <name> HCINT10_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x40180648) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT10 >> 14) & 0x3FFFF), ((usbc_HCINT10 = (usbc_HCINT10 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCINT10  ----------------------------------
// SVD Line: 25330

//  <rtree> SFDITEM_REG__usbc_HCINT10
//    <name> HCINT10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180648) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT10 >> 0) & 0xFFFFFFFF), ((usbc_HCINT10 = (usbc_HCINT10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT10_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT10_HCINT10_reserved_0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: usbc_HCINTMSK10  -----------------------------
// SVD Line: 25431

unsigned int usbc_HCINTMSK10 __AT (0x4018064C);



// ------------------------  Field Item: usbc_HCINTMSK10_XferComplMsk  ----------------------------
// SVD Line: 25440

//  <item> SFDITEM_FIELD__usbc_HCINTMSK10_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4018064C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK10 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK10_ChHltdMsk  -----------------------------
// SVD Line: 25446

//  <item> SFDITEM_FIELD__usbc_HCINTMSK10_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4018064C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK10 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK10_AHBErrMsk  -----------------------------
// SVD Line: 25452

//  <item> SFDITEM_FIELD__usbc_HCINTMSK10_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4018064C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK10 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// --------------------  Field Item: usbc_HCINTMSK10_HCINTMSK10_reserved_0  -----------------------
// SVD Line: 25458

//  <item> SFDITEM_FIELD__usbc_HCINTMSK10_HCINTMSK10_reserved_0
//    <name> HCINTMSK10_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x4018064C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK10 >> 3) & 0xFF), ((usbc_HCINTMSK10 = (usbc_HCINTMSK10 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: usbc_HCINTMSK10_BNAIntrMsk  -----------------------------
// SVD Line: 25464

//  <item> SFDITEM_FIELD__usbc_HCINTMSK10_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4018064C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK10 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// --------------------  Field Item: usbc_HCINTMSK10_HCINTMSK10_reserved_1  -----------------------
// SVD Line: 25470

//  <item> SFDITEM_FIELD__usbc_HCINTMSK10_HCINTMSK10_reserved_1
//    <name> HCINTMSK10_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4018064C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK10 ) </loc>
//      <o.12..12> HCINTMSK10_reserved_1
//    </check>
//  </item>
//  


// --------------------  Field Item: usbc_HCINTMSK10_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 25476

//  <item> SFDITEM_FIELD__usbc_HCINTMSK10_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4018064C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK10 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// --------------------  Field Item: usbc_HCINTMSK10_HCINTMSK10_reserved_2  -----------------------
// SVD Line: 25482

//  <item> SFDITEM_FIELD__usbc_HCINTMSK10_HCINTMSK10_reserved_2
//    <name> HCINTMSK10_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x4018064C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK10 >> 14) & 0x3FFFF), ((usbc_HCINTMSK10 = (usbc_HCINTMSK10 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK10  --------------------------------
// SVD Line: 25431

//  <rtree> SFDITEM_REG__usbc_HCINTMSK10
//    <name> HCINTMSK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018064C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK10 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK10 = (usbc_HCINTMSK10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK10_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK10_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK10_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK10_HCINTMSK10_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK10_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK10_HCINTMSK10_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK10_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK10_HCINTMSK10_reserved_2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCTSIZ10  ------------------------------
// SVD Line: 25490

unsigned int usbc_HCTSIZ10 __AT (0x40180650);



// ---------------------------  Field Item: usbc_HCTSIZ10_XferSize  -------------------------------
// SVD Line: 25499

//  <item> SFDITEM_FIELD__usbc_HCTSIZ10_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180650) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ10 >> 0) & 0x7FFFF), ((usbc_HCTSIZ10 = (usbc_HCTSIZ10 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCTSIZ10_PktCnt  --------------------------------
// SVD Line: 25505

//  <item> SFDITEM_FIELD__usbc_HCTSIZ10_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180650) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ10 >> 19) & 0x3FF), ((usbc_HCTSIZ10 = (usbc_HCTSIZ10 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ10_Pid  ---------------------------------
// SVD Line: 25511

//  <item> SFDITEM_FIELD__usbc_HCTSIZ10_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180650) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ10 >> 29) & 0x3), ((usbc_HCTSIZ10 = (usbc_HCTSIZ10 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ10_DoPng  --------------------------------
// SVD Line: 25517

//  <item> SFDITEM_FIELD__usbc_HCTSIZ10_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180650) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ10 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ10  ---------------------------------
// SVD Line: 25490

//  <rtree> SFDITEM_REG__usbc_HCTSIZ10
//    <name> HCTSIZ10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180650) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ10 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ10 = (usbc_HCTSIZ10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ10_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ10_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ10_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ10_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA10  ------------------------------
// SVD Line: 25525

unsigned int usbc_HCDMA10 __AT (0x40180654);



// ----------------------------  Field Item: usbc_HCDMA10_DMAAddr  --------------------------------
// SVD Line: 25534

//  <item> SFDITEM_FIELD__usbc_HCDMA10_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180654) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA10 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA10 = (usbc_HCDMA10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMA10  ----------------------------------
// SVD Line: 25525

//  <rtree> SFDITEM_REG__usbc_HCDMA10
//    <name> HCDMA10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180654) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA10 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA10 = (usbc_HCDMA10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA10_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCDMAB10  ------------------------------
// SVD Line: 25542

unsigned int usbc_HCDMAB10 __AT (0x4018065C);



// ----------------------------  Field Item: usbc_HCDMAB10_HCDMAB  --------------------------------
// SVD Line: 25551

//  <item> SFDITEM_FIELD__usbc_HCDMAB10_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018065C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB10 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB10 = (usbc_HCDMAB10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB10  ---------------------------------
// SVD Line: 25542

//  <rtree> SFDITEM_REG__usbc_HCDMAB10
//    <name> HCDMAB10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018065C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB10 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB10 = (usbc_HCDMAB10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB10_HCDMAB </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCCHAR11  ------------------------------
// SVD Line: 25559

unsigned int usbc_HCCHAR11 __AT (0x40180660);



// ------------------------------  Field Item: usbc_HCCHAR11_MPS  ---------------------------------
// SVD Line: 25568

//  <item> SFDITEM_FIELD__usbc_HCCHAR11_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180660) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCCHAR11 >> 0) & 0x7FF), ((usbc_HCCHAR11 = (usbc_HCCHAR11 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR11_EPNum  --------------------------------
// SVD Line: 25574

//  <item> SFDITEM_FIELD__usbc_HCCHAR11_EPNum
//    <name> EPNum </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180660) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR11 >> 11) & 0xF), ((usbc_HCCHAR11 = (usbc_HCCHAR11 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR11_EPDir  --------------------------------
// SVD Line: 25580

//  <item> SFDITEM_FIELD__usbc_HCCHAR11_EPDir
//    <name> EPDir </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180660) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR11 ) </loc>
//      <o.15..15> EPDir
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_HCCHAR11_HCCHAR11_reserved_0  -------------------------
// SVD Line: 25586

//  <item> SFDITEM_FIELD__usbc_HCCHAR11_HCCHAR11_reserved_0
//    <name> HCCHAR11_reserved_0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180660) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR11 ) </loc>
//      <o.16..16> HCCHAR11_reserved_0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR11_LSpdDev  -------------------------------
// SVD Line: 25592

//  <item> SFDITEM_FIELD__usbc_HCCHAR11_LSpdDev
//    <name> LSpdDev </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180660) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR11 ) </loc>
//      <o.17..17> LSpdDev
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR11_EPType  --------------------------------
// SVD Line: 25598

//  <item> SFDITEM_FIELD__usbc_HCCHAR11_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180660) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR11 >> 18) & 0x3), ((usbc_HCCHAR11 = (usbc_HCCHAR11 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCCHAR11_EC  ----------------------------------
// SVD Line: 25604

//  <item> SFDITEM_FIELD__usbc_HCCHAR11_EC
//    <name> EC </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40180660) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR11 >> 20) & 0x3), ((usbc_HCCHAR11 = (usbc_HCCHAR11 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR11_DevAddr  -------------------------------
// SVD Line: 25610

//  <item> SFDITEM_FIELD__usbc_HCCHAR11_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 28..22] RW (@ 0x40180660) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCCHAR11 >> 22) & 0x7F), ((usbc_HCCHAR11 = (usbc_HCCHAR11 & ~(0x7FUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCCHAR11_OddFrm  --------------------------------
// SVD Line: 25616

//  <item> SFDITEM_FIELD__usbc_HCCHAR11_OddFrm
//    <name> OddFrm </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180660) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR11 ) </loc>
//      <o.29..29> OddFrm
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR11_ChDis  --------------------------------
// SVD Line: 25622

//  <item> SFDITEM_FIELD__usbc_HCCHAR11_ChDis
//    <name> ChDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180660) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR11 ) </loc>
//      <o.30..30> ChDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCCHAR11_ChEna  --------------------------------
// SVD Line: 25628

//  <item> SFDITEM_FIELD__usbc_HCCHAR11_ChEna
//    <name> ChEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180660) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCCHAR11 ) </loc>
//      <o.31..31> ChEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCCHAR11  ---------------------------------
// SVD Line: 25559

//  <rtree> SFDITEM_REG__usbc_HCCHAR11
//    <name> HCCHAR11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180660) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCCHAR11 >> 0) & 0xFFFFFFFF), ((usbc_HCCHAR11 = (usbc_HCCHAR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCCHAR11_MPS </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR11_EPNum </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR11_EPDir </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR11_HCCHAR11_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR11_LSpdDev </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR11_EPType </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR11_EC </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR11_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR11_OddFrm </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR11_ChDis </item>
//    <item> SFDITEM_FIELD__usbc_HCCHAR11_ChEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCSPLT11  ------------------------------
// SVD Line: 25636

unsigned int usbc_HCSPLT11 __AT (0x40180664);



// ----------------------------  Field Item: usbc_HCSPLT11_PrtAddr  -------------------------------
// SVD Line: 25645

//  <item> SFDITEM_FIELD__usbc_HCSPLT11_PrtAddr
//    <name> PrtAddr </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40180664) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT11 >> 0) & 0x7F), ((usbc_HCSPLT11 = (usbc_HCSPLT11 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT11_HubAddr  -------------------------------
// SVD Line: 25651

//  <item> SFDITEM_FIELD__usbc_HCSPLT11_HubAddr
//    <name> HubAddr </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40180664) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT11 >> 7) & 0x7F), ((usbc_HCSPLT11 = (usbc_HCSPLT11 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT11_XactPos  -------------------------------
// SVD Line: 25657

//  <item> SFDITEM_FIELD__usbc_HCSPLT11_XactPos
//    <name> XactPos </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40180664) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCSPLT11 >> 14) & 0x3), ((usbc_HCSPLT11 = (usbc_HCSPLT11 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCSPLT11_CompSplt  -------------------------------
// SVD Line: 25663

//  <item> SFDITEM_FIELD__usbc_HCSPLT11_CompSplt
//    <name> CompSplt </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180664) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT11 ) </loc>
//      <o.16..16> CompSplt
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_HCSPLT11_HCSPLT11_reserved_0  -------------------------
// SVD Line: 25669

//  <item> SFDITEM_FIELD__usbc_HCSPLT11_HCSPLT11_reserved_0
//    <name> HCSPLT11_reserved_0 </name>
//    <rw> 
//    <i> [Bits 30..17] RW (@ 0x40180664) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCSPLT11 >> 17) & 0x3FFF), ((usbc_HCSPLT11 = (usbc_HCSPLT11 & ~(0x3FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCSPLT11_SpltEna  -------------------------------
// SVD Line: 25675

//  <item> SFDITEM_FIELD__usbc_HCSPLT11_SpltEna
//    <name> SpltEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180664) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCSPLT11 ) </loc>
//      <o.31..31> SpltEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCSPLT11  ---------------------------------
// SVD Line: 25636

//  <rtree> SFDITEM_REG__usbc_HCSPLT11
//    <name> HCSPLT11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180664) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCSPLT11 >> 0) & 0xFFFFFFFF), ((usbc_HCSPLT11 = (usbc_HCSPLT11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCSPLT11_PrtAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT11_HubAddr </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT11_XactPos </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT11_CompSplt </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT11_HCSPLT11_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCSPLT11_SpltEna </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCINT11  ------------------------------
// SVD Line: 25683

unsigned int usbc_HCINT11 __AT (0x40180668);



// ---------------------------  Field Item: usbc_HCINT11_XferCompl  -------------------------------
// SVD Line: 25692

//  <item> SFDITEM_FIELD__usbc_HCINT11_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT11_ChHltd  --------------------------------
// SVD Line: 25698

//  <item> SFDITEM_FIELD__usbc_HCINT11_ChHltd
//    <name> ChHltd </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.1..1> ChHltd
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT11_AHBErr  --------------------------------
// SVD Line: 25704

//  <item> SFDITEM_FIELD__usbc_HCINT11_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT11_STALL  ---------------------------------
// SVD Line: 25710

//  <item> SFDITEM_FIELD__usbc_HCINT11_STALL
//    <name> STALL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.3..3> STALL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT11_NAK  ----------------------------------
// SVD Line: 25716

//  <item> SFDITEM_FIELD__usbc_HCINT11_NAK
//    <name> NAK </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.4..4> NAK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT11_ACK  ----------------------------------
// SVD Line: 25722

//  <item> SFDITEM_FIELD__usbc_HCINT11_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.5..5> ACK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCINT11_NYET  ---------------------------------
// SVD Line: 25728

//  <item> SFDITEM_FIELD__usbc_HCINT11_NYET
//    <name> NYET </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.6..6> NYET
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT11_XactErr  --------------------------------
// SVD Line: 25734

//  <item> SFDITEM_FIELD__usbc_HCINT11_XactErr
//    <name> XactErr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.7..7> XactErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCINT11_BblErr  --------------------------------
// SVD Line: 25740

//  <item> SFDITEM_FIELD__usbc_HCINT11_BblErr
//    <name> BblErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.8..8> BblErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT11_FrmOvrun  -------------------------------
// SVD Line: 25746

//  <item> SFDITEM_FIELD__usbc_HCINT11_FrmOvrun
//    <name> FrmOvrun </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.9..9> FrmOvrun
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_HCINT11_DataTglErr  ------------------------------
// SVD Line: 25752

//  <item> SFDITEM_FIELD__usbc_HCINT11_DataTglErr
//    <name> DataTglErr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.10..10> DataTglErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCINT11_BNAIntr  --------------------------------
// SVD Line: 25758

//  <item> SFDITEM_FIELD__usbc_HCINT11_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.11..11> BNAIntr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINT11_XCS_XACT_ERR  -----------------------------
// SVD Line: 25764

//  <item> SFDITEM_FIELD__usbc_HCINT11_XCS_XACT_ERR
//    <name> XCS_XACT_ERR </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.12..12> XCS_XACT_ERR
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCINT11_DESC_LST_ROLLIntr  ---------------------------
// SVD Line: 25770

//  <item> SFDITEM_FIELD__usbc_HCINT11_DESC_LST_ROLLIntr
//    <name> DESC_LST_ROLLIntr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180668) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINT11 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntr
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_HCINT11_HCINT11_reserved_0  --------------------------
// SVD Line: 25776

//  <item> SFDITEM_FIELD__usbc_HCINT11_HCINT11_reserved_0
//    <name> HCINT11_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x40180668) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINT11 >> 14) & 0x3FFFF), ((usbc_HCINT11 = (usbc_HCINT11 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCINT11  ----------------------------------
// SVD Line: 25683

//  <rtree> SFDITEM_REG__usbc_HCINT11
//    <name> HCINT11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180668) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINT11 >> 0) & 0xFFFFFFFF), ((usbc_HCINT11 = (usbc_HCINT11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINT11_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_ChHltd </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_STALL </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_NAK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_ACK </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_NYET </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_XactErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_BblErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_FrmOvrun </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_DataTglErr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_XCS_XACT_ERR </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_DESC_LST_ROLLIntr </item>
//    <item> SFDITEM_FIELD__usbc_HCINT11_HCINT11_reserved_0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: usbc_HCINTMSK11  -----------------------------
// SVD Line: 25784

unsigned int usbc_HCINTMSK11 __AT (0x4018066C);



// ------------------------  Field Item: usbc_HCINTMSK11_XferComplMsk  ----------------------------
// SVD Line: 25793

//  <item> SFDITEM_FIELD__usbc_HCINTMSK11_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4018066C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK11 ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK11_ChHltdMsk  -----------------------------
// SVD Line: 25799

//  <item> SFDITEM_FIELD__usbc_HCINTMSK11_ChHltdMsk
//    <name> ChHltdMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4018066C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK11 ) </loc>
//      <o.1..1> ChHltdMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_HCINTMSK11_AHBErrMsk  -----------------------------
// SVD Line: 25805

//  <item> SFDITEM_FIELD__usbc_HCINTMSK11_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4018066C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK11 ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// --------------------  Field Item: usbc_HCINTMSK11_HCINTMSK11_reserved_0  -----------------------
// SVD Line: 25811

//  <item> SFDITEM_FIELD__usbc_HCINTMSK11_HCINTMSK11_reserved_0
//    <name> HCINTMSK11_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..3] RW (@ 0x4018066C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCINTMSK11 >> 3) & 0xFF), ((usbc_HCINTMSK11 = (usbc_HCINTMSK11 & ~(0xFFUL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: usbc_HCINTMSK11_BNAIntrMsk  -----------------------------
// SVD Line: 25817

//  <item> SFDITEM_FIELD__usbc_HCINTMSK11_BNAIntrMsk
//    <name> BNAIntrMsk </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4018066C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK11 ) </loc>
//      <o.11..11> BNAIntrMsk
//    </check>
//  </item>
//  


// --------------------  Field Item: usbc_HCINTMSK11_HCINTMSK11_reserved_1  -----------------------
// SVD Line: 25823

//  <item> SFDITEM_FIELD__usbc_HCINTMSK11_HCINTMSK11_reserved_1
//    <name> HCINTMSK11_reserved_1 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4018066C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK11 ) </loc>
//      <o.12..12> HCINTMSK11_reserved_1
//    </check>
//  </item>
//  


// --------------------  Field Item: usbc_HCINTMSK11_DESC_LST_ROLLIntrMsk  ------------------------
// SVD Line: 25829

//  <item> SFDITEM_FIELD__usbc_HCINTMSK11_DESC_LST_ROLLIntrMsk
//    <name> DESC_LST_ROLLIntrMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4018066C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCINTMSK11 ) </loc>
//      <o.13..13> DESC_LST_ROLLIntrMsk
//    </check>
//  </item>
//  


// --------------------  Field Item: usbc_HCINTMSK11_HCINTMSK11_reserved_2  -----------------------
// SVD Line: 25835

//  <item> SFDITEM_FIELD__usbc_HCINTMSK11_HCINTMSK11_reserved_2
//    <name> HCINTMSK11_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x4018066C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCINTMSK11 >> 14) & 0x3FFFF), ((usbc_HCINTMSK11 = (usbc_HCINTMSK11 & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_HCINTMSK11  --------------------------------
// SVD Line: 25784

//  <rtree> SFDITEM_REG__usbc_HCINTMSK11
//    <name> HCINTMSK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018066C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCINTMSK11 >> 0) & 0xFFFFFFFF), ((usbc_HCINTMSK11 = (usbc_HCINTMSK11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK11_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK11_ChHltdMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK11_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK11_HCINTMSK11_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK11_BNAIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK11_HCINTMSK11_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK11_DESC_LST_ROLLIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_HCINTMSK11_HCINTMSK11_reserved_2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCTSIZ11  ------------------------------
// SVD Line: 25843

unsigned int usbc_HCTSIZ11 __AT (0x40180670);



// ---------------------------  Field Item: usbc_HCTSIZ11_XferSize  -------------------------------
// SVD Line: 25852

//  <item> SFDITEM_FIELD__usbc_HCTSIZ11_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180670) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCTSIZ11 >> 0) & 0x7FFFF), ((usbc_HCTSIZ11 = (usbc_HCTSIZ11 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_HCTSIZ11_PktCnt  --------------------------------
// SVD Line: 25858

//  <item> SFDITEM_FIELD__usbc_HCTSIZ11_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180670) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_HCTSIZ11 >> 19) & 0x3FF), ((usbc_HCTSIZ11 = (usbc_HCTSIZ11 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_HCTSIZ11_Pid  ---------------------------------
// SVD Line: 25864

//  <item> SFDITEM_FIELD__usbc_HCTSIZ11_Pid
//    <name> Pid </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180670) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_HCTSIZ11 >> 29) & 0x3), ((usbc_HCTSIZ11 = (usbc_HCTSIZ11 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_HCTSIZ11_DoPng  --------------------------------
// SVD Line: 25870

//  <item> SFDITEM_FIELD__usbc_HCTSIZ11_DoPng
//    <name> DoPng </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180670) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_HCTSIZ11 ) </loc>
//      <o.31..31> DoPng
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCTSIZ11  ---------------------------------
// SVD Line: 25843

//  <rtree> SFDITEM_REG__usbc_HCTSIZ11
//    <name> HCTSIZ11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180670) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCTSIZ11 >> 0) & 0xFFFFFFFF), ((usbc_HCTSIZ11 = (usbc_HCTSIZ11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ11_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ11_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ11_Pid </item>
//    <item> SFDITEM_FIELD__usbc_HCTSIZ11_DoPng </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_HCDMA11  ------------------------------
// SVD Line: 25878

unsigned int usbc_HCDMA11 __AT (0x40180674);



// ----------------------------  Field Item: usbc_HCDMA11_DMAAddr  --------------------------------
// SVD Line: 25887

//  <item> SFDITEM_FIELD__usbc_HCDMA11_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180674) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMA11 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA11 = (usbc_HCDMA11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMA11  ----------------------------------
// SVD Line: 25878

//  <rtree> SFDITEM_REG__usbc_HCDMA11
//    <name> HCDMA11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180674) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMA11 >> 0) & 0xFFFFFFFF), ((usbc_HCDMA11 = (usbc_HCDMA11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMA11_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_HCDMAB11  ------------------------------
// SVD Line: 25895

unsigned int usbc_HCDMAB11 __AT (0x4018067C);



// ----------------------------  Field Item: usbc_HCDMAB11_HCDMAB  --------------------------------
// SVD Line: 25904

//  <item> SFDITEM_FIELD__usbc_HCDMAB11_HCDMAB
//    <name> HCDMAB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018067C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_HCDMAB11 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB11 = (usbc_HCDMAB11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_HCDMAB11  ---------------------------------
// SVD Line: 25895

//  <rtree> SFDITEM_REG__usbc_HCDMAB11
//    <name> HCDMAB11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018067C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_HCDMAB11 >> 0) & 0xFFFFFFFF), ((usbc_HCDMAB11 = (usbc_HCDMAB11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_HCDMAB11_HCDMAB </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: usbc_DCFG  --------------------------------
// SVD Line: 25912

unsigned int usbc_DCFG __AT (0x40180800);



// ------------------------------  Field Item: usbc_DCFG_DevSpd  ----------------------------------
// SVD Line: 25921

//  <item> SFDITEM_FIELD__usbc_DCFG_DevSpd
//    <name> DevSpd </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40180800) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DCFG >> 0) & 0x3), ((usbc_DCFG = (usbc_DCFG & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DCFG_NZStsOUTHShk  -------------------------------
// SVD Line: 25927

//  <item> SFDITEM_FIELD__usbc_DCFG_NZStsOUTHShk
//    <name> NZStsOUTHShk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180800) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCFG ) </loc>
//      <o.2..2> NZStsOUTHShk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DCFG_Ena32KHzSusp  -------------------------------
// SVD Line: 25933

//  <item> SFDITEM_FIELD__usbc_DCFG_Ena32KHzSusp
//    <name> Ena32KHzSusp </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180800) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCFG ) </loc>
//      <o.3..3> Ena32KHzSusp
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_DCFG_DevAddr  ---------------------------------
// SVD Line: 25939

//  <item> SFDITEM_FIELD__usbc_DCFG_DevAddr
//    <name> DevAddr </name>
//    <rw> 
//    <i> [Bits 10..4] RW (@ 0x40180800) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DCFG >> 4) & 0x7F), ((usbc_DCFG = (usbc_DCFG & ~(0x7FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DCFG_PerFrInt  ---------------------------------
// SVD Line: 25945

//  <item> SFDITEM_FIELD__usbc_DCFG_PerFrInt
//    <name> PerFrInt </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40180800) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DCFG >> 11) & 0x3), ((usbc_DCFG = (usbc_DCFG & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DCFG_EnDevOutNak  -------------------------------
// SVD Line: 25951

//  <item> SFDITEM_FIELD__usbc_DCFG_EnDevOutNak
//    <name> EnDevOutNak </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180800) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCFG ) </loc>
//      <o.13..13> EnDevOutNak
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_DCFG_XCVRDLY  ---------------------------------
// SVD Line: 25957

//  <item> SFDITEM_FIELD__usbc_DCFG_XCVRDLY
//    <name> XCVRDLY </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180800) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCFG ) </loc>
//      <o.14..14> XCVRDLY
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DCFG_ErraticIntMsk  ------------------------------
// SVD Line: 25963

//  <item> SFDITEM_FIELD__usbc_DCFG_ErraticIntMsk
//    <name> ErraticIntMsk </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180800) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCFG ) </loc>
//      <o.15..15> ErraticIntMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DCFG_DCFG_reserved_0  -----------------------------
// SVD Line: 25969

//  <item> SFDITEM_FIELD__usbc_DCFG_DCFG_reserved_0
//    <name> DCFG_reserved_0 </name>
//    <rw> 
//    <i> [Bits 22..16] RW (@ 0x40180800) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DCFG >> 16) & 0x7F), ((usbc_DCFG = (usbc_DCFG & ~(0x7FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DCFG_DescDMA  ---------------------------------
// SVD Line: 25975

//  <item> SFDITEM_FIELD__usbc_DCFG_DescDMA
//    <name> DescDMA </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40180800) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCFG ) </loc>
//      <o.23..23> DescDMA
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DCFG_PerSchIntvl  -------------------------------
// SVD Line: 25981

//  <item> SFDITEM_FIELD__usbc_DCFG_PerSchIntvl
//    <name> PerSchIntvl </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40180800) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DCFG >> 24) & 0x3), ((usbc_DCFG = (usbc_DCFG & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DCFG_ResValid  ---------------------------------
// SVD Line: 25987

//  <item> SFDITEM_FIELD__usbc_DCFG_ResValid
//    <name> ResValid </name>
//    <rw> 
//    <i> [Bits 31..26] RW (@ 0x40180800) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DCFG >> 26) & 0x3F), ((usbc_DCFG = (usbc_DCFG & ~(0x3FUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: usbc_DCFG  -----------------------------------
// SVD Line: 25912

//  <rtree> SFDITEM_REG__usbc_DCFG
//    <name> DCFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180800) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DCFG >> 0) & 0xFFFFFFFF), ((usbc_DCFG = (usbc_DCFG & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DCFG_DevSpd </item>
//    <item> SFDITEM_FIELD__usbc_DCFG_NZStsOUTHShk </item>
//    <item> SFDITEM_FIELD__usbc_DCFG_Ena32KHzSusp </item>
//    <item> SFDITEM_FIELD__usbc_DCFG_DevAddr </item>
//    <item> SFDITEM_FIELD__usbc_DCFG_PerFrInt </item>
//    <item> SFDITEM_FIELD__usbc_DCFG_EnDevOutNak </item>
//    <item> SFDITEM_FIELD__usbc_DCFG_XCVRDLY </item>
//    <item> SFDITEM_FIELD__usbc_DCFG_ErraticIntMsk </item>
//    <item> SFDITEM_FIELD__usbc_DCFG_DCFG_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DCFG_DescDMA </item>
//    <item> SFDITEM_FIELD__usbc_DCFG_PerSchIntvl </item>
//    <item> SFDITEM_FIELD__usbc_DCFG_ResValid </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: usbc_DCTL  --------------------------------
// SVD Line: 25995

unsigned int usbc_DCTL __AT (0x40180804);



// ----------------------------  Field Item: usbc_DCTL_RmtWkUpSig  --------------------------------
// SVD Line: 26004

//  <item> SFDITEM_FIELD__usbc_DCTL_RmtWkUpSig
//    <name> RmtWkUpSig </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.0..0> RmtWkUpSig
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DCTL_SftDiscon  --------------------------------
// SVD Line: 26010

//  <item> SFDITEM_FIELD__usbc_DCTL_SftDiscon
//    <name> SftDiscon </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.1..1> SftDiscon
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DCTL_GNPINNakSts  -------------------------------
// SVD Line: 26016

//  <item> SFDITEM_FIELD__usbc_DCTL_GNPINNakSts
//    <name> GNPINNakSts </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.2..2> GNPINNakSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DCTL_GOUTNakSts  --------------------------------
// SVD Line: 26022

//  <item> SFDITEM_FIELD__usbc_DCTL_GOUTNakSts
//    <name> GOUTNakSts </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.3..3> GOUTNakSts
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_DCTL_TstCtl  ----------------------------------
// SVD Line: 26028

//  <item> SFDITEM_FIELD__usbc_DCTL_TstCtl
//    <name> TstCtl </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40180804) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DCTL >> 4) & 0x7), ((usbc_DCTL = (usbc_DCTL & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DCTL_SGNPInNak  --------------------------------
// SVD Line: 26034

//  <item> SFDITEM_FIELD__usbc_DCTL_SGNPInNak
//    <name> SGNPInNak </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.7..7> SGNPInNak
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DCTL_CGNPInNak  --------------------------------
// SVD Line: 26040

//  <item> SFDITEM_FIELD__usbc_DCTL_CGNPInNak
//    <name> CGNPInNak </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.8..8> CGNPInNak
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DCTL_SGOUTNak  ---------------------------------
// SVD Line: 26046

//  <item> SFDITEM_FIELD__usbc_DCTL_SGOUTNak
//    <name> SGOUTNak </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.9..9> SGOUTNak
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DCTL_CGOUTNak  ---------------------------------
// SVD Line: 26052

//  <item> SFDITEM_FIELD__usbc_DCTL_CGOUTNak
//    <name> CGOUTNak </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.10..10> CGOUTNak
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DCTL_PWROnPrgDone  -------------------------------
// SVD Line: 26058

//  <item> SFDITEM_FIELD__usbc_DCTL_PWROnPrgDone
//    <name> PWROnPrgDone </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.11..11> PWROnPrgDone
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DCTL_DCTL_reserved_0  -----------------------------
// SVD Line: 26064

//  <item> SFDITEM_FIELD__usbc_DCTL_DCTL_reserved_0
//    <name> DCTL_reserved_0 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.12..12> DCTL_reserved_0
//    </check>
//  </item>
//  


// --------------------------------  Field Item: usbc_DCTL_GMC  -----------------------------------
// SVD Line: 26070

//  <item> SFDITEM_FIELD__usbc_DCTL_GMC
//    <name> GMC </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40180804) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DCTL >> 13) & 0x3), ((usbc_DCTL = (usbc_DCTL & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DCTL_IgnrFrmNum  --------------------------------
// SVD Line: 26076

//  <item> SFDITEM_FIELD__usbc_DCTL_IgnrFrmNum
//    <name> IgnrFrmNum </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.15..15> IgnrFrmNum
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DCTL_NakOnBble  --------------------------------
// SVD Line: 26082

//  <item> SFDITEM_FIELD__usbc_DCTL_NakOnBble
//    <name> NakOnBble </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.16..16> NakOnBble
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DCTL_EnContOnBNA  -------------------------------
// SVD Line: 26088

//  <item> SFDITEM_FIELD__usbc_DCTL_EnContOnBNA
//    <name> EnContOnBNA </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180804) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DCTL ) </loc>
//      <o.17..17> EnContOnBNA
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DCTL_DCTL_reserved_1  -----------------------------
// SVD Line: 26094

//  <item> SFDITEM_FIELD__usbc_DCTL_DCTL_reserved_1
//    <name> DCTL_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..18] RW (@ 0x40180804) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DCTL >> 18) & 0x3FFF), ((usbc_DCTL = (usbc_DCTL & ~(0x3FFFUL << 18 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: usbc_DCTL  -----------------------------------
// SVD Line: 25995

//  <rtree> SFDITEM_REG__usbc_DCTL
//    <name> DCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180804) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DCTL >> 0) & 0xFFFFFFFF), ((usbc_DCTL = (usbc_DCTL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DCTL_RmtWkUpSig </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_SftDiscon </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_GNPINNakSts </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_GOUTNakSts </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_TstCtl </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_SGNPInNak </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_CGNPInNak </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_SGOUTNak </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_CGOUTNak </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_PWROnPrgDone </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_DCTL_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_GMC </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_IgnrFrmNum </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_NakOnBble </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_EnContOnBNA </item>
//    <item> SFDITEM_FIELD__usbc_DCTL_DCTL_reserved_1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: usbc_DSTS  --------------------------------
// SVD Line: 26102

unsigned int usbc_DSTS __AT (0x40180808);



// ------------------------------  Field Item: usbc_DSTS_SuspSts  ---------------------------------
// SVD Line: 26111

//  <item> SFDITEM_FIELD__usbc_DSTS_SuspSts
//    <name> SuspSts </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180808) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DSTS ) </loc>
//      <o.0..0> SuspSts
//    </check>
//  </item>
//  


// ------------------------------  Field Item: usbc_DSTS_EnumSpd  ---------------------------------
// SVD Line: 26117

//  <item> SFDITEM_FIELD__usbc_DSTS_EnumSpd
//    <name> EnumSpd </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40180808) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DSTS >> 1) & 0x3), ((usbc_DSTS = (usbc_DSTS & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DSTS_ErrticErr  --------------------------------
// SVD Line: 26123

//  <item> SFDITEM_FIELD__usbc_DSTS_ErrticErr
//    <name> ErrticErr </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180808) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DSTS ) </loc>
//      <o.3..3> ErrticErr
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DSTS_DSTS_reserved_0  -----------------------------
// SVD Line: 26129

//  <item> SFDITEM_FIELD__usbc_DSTS_DSTS_reserved_0
//    <name> DSTS_reserved_0 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40180808) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DSTS >> 4) & 0xF), ((usbc_DSTS = (usbc_DSTS & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: usbc_DSTS_SOFFN  ----------------------------------
// SVD Line: 26135

//  <item> SFDITEM_FIELD__usbc_DSTS_SOFFN
//    <name> SOFFN </name>
//    <rw> 
//    <i> [Bits 21..8] RW (@ 0x40180808) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DSTS >> 8) & 0x3FFF), ((usbc_DSTS = (usbc_DSTS & ~(0x3FFFUL << 8 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DSTS_DevLnSts  ---------------------------------
// SVD Line: 26141

//  <item> SFDITEM_FIELD__usbc_DSTS_DevLnSts
//    <name> DevLnSts </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40180808) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DSTS >> 22) & 0x3), ((usbc_DSTS = (usbc_DSTS & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_DSTS_DSTS_reserved_1  -----------------------------
// SVD Line: 26147

//  <item> SFDITEM_FIELD__usbc_DSTS_DSTS_reserved_1
//    <name> DSTS_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40180808) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DSTS >> 24) & 0xFF), ((usbc_DSTS = (usbc_DSTS & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: usbc_DSTS  -----------------------------------
// SVD Line: 26102

//  <rtree> SFDITEM_REG__usbc_DSTS
//    <name> DSTS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180808) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DSTS >> 0) & 0xFFFFFFFF), ((usbc_DSTS = (usbc_DSTS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DSTS_SuspSts </item>
//    <item> SFDITEM_FIELD__usbc_DSTS_EnumSpd </item>
//    <item> SFDITEM_FIELD__usbc_DSTS_ErrticErr </item>
//    <item> SFDITEM_FIELD__usbc_DSTS_DSTS_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DSTS_SOFFN </item>
//    <item> SFDITEM_FIELD__usbc_DSTS_DevLnSts </item>
//    <item> SFDITEM_FIELD__usbc_DSTS_DSTS_reserved_1 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_DIEPMSK  ------------------------------
// SVD Line: 26155

unsigned int usbc_DIEPMSK __AT (0x40180810);



// --------------------------  Field Item: usbc_DIEPMSK_XferComplMsk  -----------------------------
// SVD Line: 26164

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180810) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPMSK ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPMSK_EPDisbldMsk  ------------------------------
// SVD Line: 26170

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_EPDisbldMsk
//    <name> EPDisbldMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180810) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPMSK ) </loc>
//      <o.1..1> EPDisbldMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPMSK_AHBErrMsk  -------------------------------
// SVD Line: 26176

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180810) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPMSK ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPMSK_TimeOUTMsk  ------------------------------
// SVD Line: 26182

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_TimeOUTMsk
//    <name> TimeOUTMsk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180810) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPMSK ) </loc>
//      <o.3..3> TimeOUTMsk
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_DIEPMSK_INTknTXFEmpMsk  ----------------------------
// SVD Line: 26188

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_INTknTXFEmpMsk
//    <name> INTknTXFEmpMsk </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180810) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPMSK ) </loc>
//      <o.4..4> INTknTXFEmpMsk
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_DIEPMSK_INTknEPMisMsk  -----------------------------
// SVD Line: 26194

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_INTknEPMisMsk
//    <name> INTknEPMisMsk </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180810) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPMSK ) </loc>
//      <o.5..5> INTknEPMisMsk
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_DIEPMSK_INEPNakEffMsk  -----------------------------
// SVD Line: 26200

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_INEPNakEffMsk
//    <name> INEPNakEffMsk </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180810) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPMSK ) </loc>
//      <o.6..6> INEPNakEffMsk
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_DIEPMSK_DIEPMSK_reserved_0  --------------------------
// SVD Line: 26206

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_DIEPMSK_reserved_0
//    <name> DIEPMSK_reserved_0 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180810) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPMSK ) </loc>
//      <o.7..7> DIEPMSK_reserved_0
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_DIEPMSK_TxfifoUndrnMsk  ----------------------------
// SVD Line: 26212

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_TxfifoUndrnMsk
//    <name> TxfifoUndrnMsk </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180810) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPMSK ) </loc>
//      <o.8..8> TxfifoUndrnMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPMSK_BNAInIntrMsk  -----------------------------
// SVD Line: 26218

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_BNAInIntrMsk
//    <name> BNAInIntrMsk </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180810) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPMSK ) </loc>
//      <o.9..9> BNAInIntrMsk
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_DIEPMSK_DIEPMSK_reserved_1  --------------------------
// SVD Line: 26224

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_DIEPMSK_reserved_1
//    <name> DIEPMSK_reserved_1 </name>
//    <rw> 
//    <i> [Bits 12..10] RW (@ 0x40180810) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPMSK >> 10) & 0x7), ((usbc_DIEPMSK = (usbc_DIEPMSK & ~(0x7UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPMSK_NAKMsk  --------------------------------
// SVD Line: 26230

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_NAKMsk
//    <name> NAKMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180810) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPMSK ) </loc>
//      <o.13..13> NAKMsk
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_DIEPMSK_DIEPMSK_reserved_2  --------------------------
// SVD Line: 26236

//  <item> SFDITEM_FIELD__usbc_DIEPMSK_DIEPMSK_reserved_2
//    <name> DIEPMSK_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..14] RW (@ 0x40180810) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPMSK >> 14) & 0x3FFFF), ((usbc_DIEPMSK = (usbc_DIEPMSK & ~(0x3FFFFUL << 14 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPMSK  ----------------------------------
// SVD Line: 26155

//  <rtree> SFDITEM_REG__usbc_DIEPMSK
//    <name> DIEPMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180810) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPMSK >> 0) & 0xFFFFFFFF), ((usbc_DIEPMSK = (usbc_DIEPMSK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_EPDisbldMsk </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_TimeOUTMsk </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_INTknTXFEmpMsk </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_INTknEPMisMsk </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_INEPNakEffMsk </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_DIEPMSK_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_TxfifoUndrnMsk </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_BNAInIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_DIEPMSK_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_NAKMsk </item>
//    <item> SFDITEM_FIELD__usbc_DIEPMSK_DIEPMSK_reserved_2 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_DOEPMSK  ------------------------------
// SVD Line: 26244

unsigned int usbc_DOEPMSK __AT (0x40180814);



// --------------------------  Field Item: usbc_DOEPMSK_XferComplMsk  -----------------------------
// SVD Line: 26253

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_XferComplMsk
//    <name> XferComplMsk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.0..0> XferComplMsk
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPMSK_EPDisbldMsk  ------------------------------
// SVD Line: 26259

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_EPDisbldMsk
//    <name> EPDisbldMsk </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.1..1> EPDisbldMsk
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPMSK_AHBErrMsk  -------------------------------
// SVD Line: 26265

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_AHBErrMsk
//    <name> AHBErrMsk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.2..2> AHBErrMsk
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPMSK_SetUPMsk  -------------------------------
// SVD Line: 26271

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_SetUPMsk
//    <name> SetUPMsk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.3..3> SetUPMsk
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_DOEPMSK_OUTTknEPdisMsk  ----------------------------
// SVD Line: 26277

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_OUTTknEPdisMsk
//    <name> OUTTknEPdisMsk </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.4..4> OUTTknEPdisMsk
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_DOEPMSK_StsPhseRcvdMsk  ----------------------------
// SVD Line: 26283

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_StsPhseRcvdMsk
//    <name> StsPhseRcvdMsk </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.5..5> StsPhseRcvdMsk
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_DOEPMSK_Back2BackSETup  ----------------------------
// SVD Line: 26289

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_Back2BackSETup
//    <name> Back2BackSETup </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.6..6> Back2BackSETup
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_DOEPMSK_DOEPMSK_reserved_0  --------------------------
// SVD Line: 26295

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_DOEPMSK_reserved_0
//    <name> DOEPMSK_reserved_0 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.7..7> DOEPMSK_reserved_0
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPMSK_OutPktErrMsk  -----------------------------
// SVD Line: 26301

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_OutPktErrMsk
//    <name> OutPktErrMsk </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.8..8> OutPktErrMsk
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_DOEPMSK_BnaOutIntrMsk  -----------------------------
// SVD Line: 26307

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_BnaOutIntrMsk
//    <name> BnaOutIntrMsk </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.9..9> BnaOutIntrMsk
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_DOEPMSK_DOEPMSK_reserved_1  --------------------------
// SVD Line: 26313

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_DOEPMSK_reserved_1
//    <name> DOEPMSK_reserved_1 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40180814) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPMSK >> 10) & 0x3), ((usbc_DOEPMSK = (usbc_DOEPMSK & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPMSK_BbleErrMsk  ------------------------------
// SVD Line: 26319

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_BbleErrMsk
//    <name> BbleErrMsk </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.12..12> BbleErrMsk
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPMSK_NAKMsk  --------------------------------
// SVD Line: 26325

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_NAKMsk
//    <name> NAKMsk </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.13..13> NAKMsk
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPMSK_NYETMsk  --------------------------------
// SVD Line: 26331

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_NYETMsk
//    <name> NYETMsk </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180814) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPMSK ) </loc>
//      <o.14..14> NYETMsk
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_DOEPMSK_DOEPMSK_reserved_2  --------------------------
// SVD Line: 26337

//  <item> SFDITEM_FIELD__usbc_DOEPMSK_DOEPMSK_reserved_2
//    <name> DOEPMSK_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..15] RW (@ 0x40180814) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPMSK >> 15) & 0x1FFFF), ((usbc_DOEPMSK = (usbc_DOEPMSK & ~(0x1FFFFUL << 15 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPMSK  ----------------------------------
// SVD Line: 26244

//  <rtree> SFDITEM_REG__usbc_DOEPMSK
//    <name> DOEPMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180814) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPMSK >> 0) & 0xFFFFFFFF), ((usbc_DOEPMSK = (usbc_DOEPMSK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_XferComplMsk </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_EPDisbldMsk </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_AHBErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_SetUPMsk </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_OUTTknEPdisMsk </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_StsPhseRcvdMsk </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_Back2BackSETup </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_DOEPMSK_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_OutPktErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_BnaOutIntrMsk </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_DOEPMSK_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_BbleErrMsk </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_NAKMsk </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_NYETMsk </item>
//    <item> SFDITEM_FIELD__usbc_DOEPMSK_DOEPMSK_reserved_2 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: usbc_DAINT  -------------------------------
// SVD Line: 26345

unsigned int usbc_DAINT __AT (0x40180818);



// -----------------------------  Field Item: usbc_DAINT_InEpInt0  --------------------------------
// SVD Line: 26354

//  <item> SFDITEM_FIELD__usbc_DAINT_InEpInt0
//    <name> InEpInt0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.0..0> InEpInt0
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DAINT_InEpInt1  --------------------------------
// SVD Line: 26360

//  <item> SFDITEM_FIELD__usbc_DAINT_InEpInt1
//    <name> InEpInt1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.1..1> InEpInt1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DAINT_InEpInt2  --------------------------------
// SVD Line: 26366

//  <item> SFDITEM_FIELD__usbc_DAINT_InEpInt2
//    <name> InEpInt2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.2..2> InEpInt2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DAINT_InEpInt3  --------------------------------
// SVD Line: 26372

//  <item> SFDITEM_FIELD__usbc_DAINT_InEpInt3
//    <name> InEpInt3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.3..3> InEpInt3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DAINT_InEpInt4  --------------------------------
// SVD Line: 26378

//  <item> SFDITEM_FIELD__usbc_DAINT_InEpInt4
//    <name> InEpInt4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.4..4> InEpInt4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DAINT_InEpInt5  --------------------------------
// SVD Line: 26384

//  <item> SFDITEM_FIELD__usbc_DAINT_InEpInt5
//    <name> InEpInt5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.5..5> InEpInt5
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_DAINT_DAINT_reserved_0  ----------------------------
// SVD Line: 26390

//  <item> SFDITEM_FIELD__usbc_DAINT_DAINT_reserved_0
//    <name> DAINT_reserved_0 </name>
//    <rw> 
//    <i> [Bits 15..6] RW (@ 0x40180818) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DAINT >> 6) & 0x3FF), ((usbc_DAINT = (usbc_DAINT & ~(0x3FFUL << 6 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DAINT_OutEPInt0  --------------------------------
// SVD Line: 26396

//  <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt0
//    <name> OutEPInt0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.16..16> OutEPInt0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DAINT_OutEPInt1  --------------------------------
// SVD Line: 26402

//  <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt1
//    <name> OutEPInt1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.17..17> OutEPInt1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DAINT_OutEPInt2  --------------------------------
// SVD Line: 26408

//  <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt2
//    <name> OutEPInt2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.18..18> OutEPInt2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DAINT_OutEPInt3  --------------------------------
// SVD Line: 26414

//  <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt3
//    <name> OutEPInt3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.19..19> OutEPInt3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DAINT_OutEPInt4  --------------------------------
// SVD Line: 26420

//  <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt4
//    <name> OutEPInt4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.20..20> OutEPInt4
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DAINT_OutEPInt5  --------------------------------
// SVD Line: 26426

//  <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt5
//    <name> OutEPInt5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180818) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINT ) </loc>
//      <o.21..21> OutEPInt5
//    </check>
//  </item>
//  


// -------------------------  Field Item: usbc_DAINT_DAINT_reserved_1  ----------------------------
// SVD Line: 26432

//  <item> SFDITEM_FIELD__usbc_DAINT_DAINT_reserved_1
//    <name> DAINT_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..22] RW (@ 0x40180818) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DAINT >> 22) & 0x3FF), ((usbc_DAINT = (usbc_DAINT & ~(0x3FFUL << 22 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: usbc_DAINT  -----------------------------------
// SVD Line: 26345

//  <rtree> SFDITEM_REG__usbc_DAINT
//    <name> DAINT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180818) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DAINT >> 0) & 0xFFFFFFFF), ((usbc_DAINT = (usbc_DAINT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DAINT_InEpInt0 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_InEpInt1 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_InEpInt2 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_InEpInt3 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_InEpInt4 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_InEpInt5 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_DAINT_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt0 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt1 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt2 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt3 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt4 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_OutEPInt5 </item>
//    <item> SFDITEM_FIELD__usbc_DAINT_DAINT_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DAINTMSK  ------------------------------
// SVD Line: 26440

unsigned int usbc_DAINTMSK __AT (0x4018081C);



// ---------------------------  Field Item: usbc_DAINTMSK_InEpMsk0  -------------------------------
// SVD Line: 26449

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk0
//    <name> InEpMsk0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.0..0> InEpMsk0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DAINTMSK_InEpMsk1  -------------------------------
// SVD Line: 26455

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk1
//    <name> InEpMsk1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.1..1> InEpMsk1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DAINTMSK_InEpMsk2  -------------------------------
// SVD Line: 26461

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk2
//    <name> InEpMsk2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.2..2> InEpMsk2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DAINTMSK_InEpMsk3  -------------------------------
// SVD Line: 26467

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk3
//    <name> InEpMsk3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.3..3> InEpMsk3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DAINTMSK_InEpMsk4  -------------------------------
// SVD Line: 26473

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk4
//    <name> InEpMsk4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.4..4> InEpMsk4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DAINTMSK_InEpMsk5  -------------------------------
// SVD Line: 26479

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk5
//    <name> InEpMsk5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.5..5> InEpMsk5
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DAINTMSK_DAINTMSK_reserved_0  -------------------------
// SVD Line: 26485

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_DAINTMSK_reserved_0
//    <name> DAINTMSK_reserved_0 </name>
//    <rw> 
//    <i> [Bits 15..6] RW (@ 0x4018081C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DAINTMSK >> 6) & 0x3FF), ((usbc_DAINTMSK = (usbc_DAINTMSK & ~(0x3FFUL << 6 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DAINTMSK_OutEPMsk0  ------------------------------
// SVD Line: 26491

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk0
//    <name> OutEPMsk0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.16..16> OutEPMsk0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DAINTMSK_OutEPMsk1  ------------------------------
// SVD Line: 26497

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk1
//    <name> OutEPMsk1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.17..17> OutEPMsk1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DAINTMSK_OutEPMsk2  ------------------------------
// SVD Line: 26503

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk2
//    <name> OutEPMsk2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.18..18> OutEPMsk2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DAINTMSK_OutEPMsk3  ------------------------------
// SVD Line: 26509

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk3
//    <name> OutEPMsk3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.19..19> OutEPMsk3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DAINTMSK_OutEPMsk4  ------------------------------
// SVD Line: 26515

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk4
//    <name> OutEPMsk4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.20..20> OutEPMsk4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DAINTMSK_OutEPMsk5  ------------------------------
// SVD Line: 26521

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk5
//    <name> OutEPMsk5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4018081C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DAINTMSK ) </loc>
//      <o.21..21> OutEPMsk5
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DAINTMSK_DAINTMSK_reserved_1  -------------------------
// SVD Line: 26527

//  <item> SFDITEM_FIELD__usbc_DAINTMSK_DAINTMSK_reserved_1
//    <name> DAINTMSK_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..22] RW (@ 0x4018081C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DAINTMSK >> 22) & 0x3FF), ((usbc_DAINTMSK = (usbc_DAINTMSK & ~(0x3FFUL << 22 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DAINTMSK  ---------------------------------
// SVD Line: 26440

//  <rtree> SFDITEM_REG__usbc_DAINTMSK
//    <name> DAINTMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018081C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DAINTMSK >> 0) & 0xFFFFFFFF), ((usbc_DAINTMSK = (usbc_DAINTMSK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk0 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk1 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk2 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk3 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk4 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_InEpMsk5 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_DAINTMSK_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk0 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk1 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk2 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk3 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk4 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_OutEPMsk5 </item>
//    <item> SFDITEM_FIELD__usbc_DAINTMSK_DAINTMSK_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DVBUSDIS  ------------------------------
// SVD Line: 26535

unsigned int usbc_DVBUSDIS __AT (0x40180828);



// ---------------------------  Field Item: usbc_DVBUSDIS_DVBUSDis  -------------------------------
// SVD Line: 26544

//  <item> SFDITEM_FIELD__usbc_DVBUSDIS_DVBUSDis
//    <name> DVBUSDis </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40180828) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DVBUSDIS >> 0) & 0xFFFF), ((usbc_DVBUSDIS = (usbc_DVBUSDIS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DVBUSDIS_DVBUSDIS_reserved_0  -------------------------
// SVD Line: 26550

//  <item> SFDITEM_FIELD__usbc_DVBUSDIS_DVBUSDIS_reserved_0
//    <name> DVBUSDIS_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180828) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DVBUSDIS >> 16) & 0xFFFF), ((usbc_DVBUSDIS = (usbc_DVBUSDIS & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DVBUSDIS  ---------------------------------
// SVD Line: 26535

//  <rtree> SFDITEM_REG__usbc_DVBUSDIS
//    <name> DVBUSDIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180828) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DVBUSDIS >> 0) & 0xFFFFFFFF), ((usbc_DVBUSDIS = (usbc_DVBUSDIS & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DVBUSDIS_DVBUSDis </item>
//    <item> SFDITEM_FIELD__usbc_DVBUSDIS_DVBUSDIS_reserved_0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: usbc_DVBUSPULSE  -----------------------------
// SVD Line: 26558

unsigned int usbc_DVBUSPULSE __AT (0x4018082C);



// -------------------------  Field Item: usbc_DVBUSPULSE_DVBUSPulse  -----------------------------
// SVD Line: 26567

//  <item> SFDITEM_FIELD__usbc_DVBUSPULSE_DVBUSPulse
//    <name> DVBUSPulse </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4018082C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DVBUSPULSE >> 0) & 0xFFF), ((usbc_DVBUSPULSE = (usbc_DVBUSPULSE & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: usbc_DVBUSPULSE_DVBUSPULSE_reserved_0  -----------------------
// SVD Line: 26573

//  <item> SFDITEM_FIELD__usbc_DVBUSPULSE_DVBUSPULSE_reserved_0
//    <name> DVBUSPULSE_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x4018082C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DVBUSPULSE >> 12) & 0xFFFFF), ((usbc_DVBUSPULSE = (usbc_DVBUSPULSE & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DVBUSPULSE  --------------------------------
// SVD Line: 26558

//  <rtree> SFDITEM_REG__usbc_DVBUSPULSE
//    <name> DVBUSPULSE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018082C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DVBUSPULSE >> 0) & 0xFFFFFFFF), ((usbc_DVBUSPULSE = (usbc_DVBUSPULSE & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DVBUSPULSE_DVBUSPulse </item>
//    <item> SFDITEM_FIELD__usbc_DVBUSPULSE_DVBUSPULSE_reserved_0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_DTHRCTL  ------------------------------
// SVD Line: 26581

unsigned int usbc_DTHRCTL __AT (0x40180830);



// --------------------------  Field Item: usbc_DTHRCTL_NonISOThrEn  ------------------------------
// SVD Line: 26590

//  <item> SFDITEM_FIELD__usbc_DTHRCTL_NonISOThrEn
//    <name> NonISOThrEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180830) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DTHRCTL ) </loc>
//      <o.0..0> NonISOThrEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DTHRCTL_ISOThrEn  -------------------------------
// SVD Line: 26596

//  <item> SFDITEM_FIELD__usbc_DTHRCTL_ISOThrEn
//    <name> ISOThrEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180830) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DTHRCTL ) </loc>
//      <o.1..1> ISOThrEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DTHRCTL_TxThrLen  -------------------------------
// SVD Line: 26602

//  <item> SFDITEM_FIELD__usbc_DTHRCTL_TxThrLen
//    <name> TxThrLen </name>
//    <rw> 
//    <i> [Bits 10..2] RW (@ 0x40180830) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTHRCTL >> 2) & 0x1FF), ((usbc_DTHRCTL = (usbc_DTHRCTL & ~(0x1FFUL << 2 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: usbc_DTHRCTL_AHBThrRatio  ------------------------------
// SVD Line: 26608

//  <item> SFDITEM_FIELD__usbc_DTHRCTL_AHBThrRatio
//    <name> AHBThrRatio </name>
//    <rw> 
//    <i> [Bits 12..11] RW (@ 0x40180830) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DTHRCTL >> 11) & 0x3), ((usbc_DTHRCTL = (usbc_DTHRCTL & ~(0x3UL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: usbc_DTHRCTL_DTHRCTL_reserved_0  --------------------------
// SVD Line: 26614

//  <item> SFDITEM_FIELD__usbc_DTHRCTL_DTHRCTL_reserved_0
//    <name> DTHRCTL_reserved_0 </name>
//    <rw> 
//    <i> [Bits 15..13] RW (@ 0x40180830) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DTHRCTL >> 13) & 0x7), ((usbc_DTHRCTL = (usbc_DTHRCTL & ~(0x7UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DTHRCTL_RxThrEn  --------------------------------
// SVD Line: 26620

//  <item> SFDITEM_FIELD__usbc_DTHRCTL_RxThrEn
//    <name> RxThrEn </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180830) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DTHRCTL ) </loc>
//      <o.16..16> RxThrEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DTHRCTL_RxThrLen  -------------------------------
// SVD Line: 26626

//  <item> SFDITEM_FIELD__usbc_DTHRCTL_RxThrLen
//    <name> RxThrLen </name>
//    <rw> 
//    <i> [Bits 25..17] RW (@ 0x40180830) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTHRCTL >> 17) & 0x1FF), ((usbc_DTHRCTL = (usbc_DTHRCTL & ~(0x1FFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: usbc_DTHRCTL_DTHRCTL_reserved_1  --------------------------
// SVD Line: 26632

//  <item> SFDITEM_FIELD__usbc_DTHRCTL_DTHRCTL_reserved_1
//    <name> DTHRCTL_reserved_1 </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180830) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DTHRCTL ) </loc>
//      <o.26..26> DTHRCTL_reserved_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DTHRCTL_ArbPrkEn  -------------------------------
// SVD Line: 26638

//  <item> SFDITEM_FIELD__usbc_DTHRCTL_ArbPrkEn
//    <name> ArbPrkEn </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180830) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DTHRCTL ) </loc>
//      <o.27..27> ArbPrkEn
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_DTHRCTL_DTHRCTL_reserved_2  --------------------------
// SVD Line: 26644

//  <item> SFDITEM_FIELD__usbc_DTHRCTL_DTHRCTL_reserved_2
//    <name> DTHRCTL_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40180830) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DTHRCTL >> 28) & 0xF), ((usbc_DTHRCTL = (usbc_DTHRCTL & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DTHRCTL  ----------------------------------
// SVD Line: 26581

//  <rtree> SFDITEM_REG__usbc_DTHRCTL
//    <name> DTHRCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180830) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DTHRCTL >> 0) & 0xFFFFFFFF), ((usbc_DTHRCTL = (usbc_DTHRCTL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DTHRCTL_NonISOThrEn </item>
//    <item> SFDITEM_FIELD__usbc_DTHRCTL_ISOThrEn </item>
//    <item> SFDITEM_FIELD__usbc_DTHRCTL_TxThrLen </item>
//    <item> SFDITEM_FIELD__usbc_DTHRCTL_AHBThrRatio </item>
//    <item> SFDITEM_FIELD__usbc_DTHRCTL_DTHRCTL_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DTHRCTL_RxThrEn </item>
//    <item> SFDITEM_FIELD__usbc_DTHRCTL_RxThrLen </item>
//    <item> SFDITEM_FIELD__usbc_DTHRCTL_DTHRCTL_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DTHRCTL_ArbPrkEn </item>
//    <item> SFDITEM_FIELD__usbc_DTHRCTL_DTHRCTL_reserved_2 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: usbc_DIEPEMPMSK  -----------------------------
// SVD Line: 26652

unsigned int usbc_DIEPEMPMSK __AT (0x40180834);



// ------------------------  Field Item: usbc_DIEPEMPMSK_InEpTxfEmpMsk  ---------------------------
// SVD Line: 26661

//  <item> SFDITEM_FIELD__usbc_DIEPEMPMSK_InEpTxfEmpMsk
//    <name> InEpTxfEmpMsk </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40180834) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPEMPMSK >> 0) & 0xFFFF), ((usbc_DIEPEMPMSK = (usbc_DIEPEMPMSK & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: usbc_DIEPEMPMSK_DIEPEMPMSK_reserved_0  -----------------------
// SVD Line: 26667

//  <item> SFDITEM_FIELD__usbc_DIEPEMPMSK_DIEPEMPMSK_reserved_0
//    <name> DIEPEMPMSK_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180834) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPEMPMSK >> 16) & 0xFFFF), ((usbc_DIEPEMPMSK = (usbc_DIEPEMPMSK & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPEMPMSK  --------------------------------
// SVD Line: 26652

//  <rtree> SFDITEM_REG__usbc_DIEPEMPMSK
//    <name> DIEPEMPMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180834) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPEMPMSK >> 0) & 0xFFFFFFFF), ((usbc_DIEPEMPMSK = (usbc_DIEPEMPMSK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPEMPMSK_InEpTxfEmpMsk </item>
//    <item> SFDITEM_FIELD__usbc_DIEPEMPMSK_DIEPEMPMSK_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPCTL0  ------------------------------
// SVD Line: 26675

unsigned int usbc_DIEPCTL0 __AT (0x40180900);



// -------------------------  Field Item: usbc_DIEPCTL0_DIEPCTL0_MPS  -----------------------------
// SVD Line: 26684

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_DIEPCTL0_MPS
//    <name> DIEPCTL0_MPS </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40180900) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL0 >> 0) & 0x3), ((usbc_DIEPCTL0 = (usbc_DIEPCTL0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL0_DIEPCTL0_reserved_0  -------------------------
// SVD Line: 26690

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_DIEPCTL0_reserved_0
//    <name> DIEPCTL0_reserved_0 </name>
//    <rw> 
//    <i> [Bits 10..2] RW (@ 0x40180900) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPCTL0 >> 2) & 0x1FF), ((usbc_DIEPCTL0 = (usbc_DIEPCTL0 & ~(0x1FFUL << 2 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL0_NEXTEP  --------------------------------
// SVD Line: 26696

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_NEXTEP
//    <name> NEXTEP </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180900) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL0 >> 11) & 0xF), ((usbc_DIEPCTL0 = (usbc_DIEPCTL0 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL0_USBActEP  -------------------------------
// SVD Line: 26702

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180900) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL0 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL0_DIEPCTL0_reserved_1  -------------------------
// SVD Line: 26708

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_DIEPCTL0_reserved_1
//    <name> DIEPCTL0_reserved_1 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180900) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL0 ) </loc>
//      <o.16..16> DIEPCTL0_reserved_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL0_NAKSts  --------------------------------
// SVD Line: 26714

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180900) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL0 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL0_EPType  --------------------------------
// SVD Line: 26720

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180900) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL0 >> 18) & 0x3), ((usbc_DIEPCTL0 = (usbc_DIEPCTL0 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL0_DIEPCTL0_reserved_2  -------------------------
// SVD Line: 26726

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_DIEPCTL0_reserved_2
//    <name> DIEPCTL0_reserved_2 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180900) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL0 ) </loc>
//      <o.20..20> DIEPCTL0_reserved_2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL0_Stall  --------------------------------
// SVD Line: 26732

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180900) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL0 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL0_TxFNum  --------------------------------
// SVD Line: 26738

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_TxFNum
//    <name> TxFNum </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40180900) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL0 >> 22) & 0xF), ((usbc_DIEPCTL0 = (usbc_DIEPCTL0 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL0_CNAK  ---------------------------------
// SVD Line: 26744

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180900) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL0 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL0_SNAK  ---------------------------------
// SVD Line: 26750

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180900) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL0 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL0_DIEPCTL0_reserved_3  -------------------------
// SVD Line: 26756

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_DIEPCTL0_reserved_3
//    <name> DIEPCTL0_reserved_3 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40180900) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL0 >> 28) & 0x3), ((usbc_DIEPCTL0 = (usbc_DIEPCTL0 & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL0_EPDis  --------------------------------
// SVD Line: 26762

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180900) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL0 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL0_EPEna  --------------------------------
// SVD Line: 26768

//  <item> SFDITEM_FIELD__usbc_DIEPCTL0_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180900) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL0 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPCTL0  ---------------------------------
// SVD Line: 26675

//  <rtree> SFDITEM_REG__usbc_DIEPCTL0
//    <name> DIEPCTL0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180900) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPCTL0 >> 0) & 0xFFFFFFFF), ((usbc_DIEPCTL0 = (usbc_DIEPCTL0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_DIEPCTL0_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_DIEPCTL0_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_NEXTEP </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_DIEPCTL0_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_DIEPCTL0_reserved_2 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_TxFNum </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_DIEPCTL0_reserved_3 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL0_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPINT0  ------------------------------
// SVD Line: 26776

unsigned int usbc_DIEPINT0 __AT (0x40180908);



// ---------------------------  Field Item: usbc_DIEPINT0_XferCompl  ------------------------------
// SVD Line: 26785

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT0_EPDisbld  -------------------------------
// SVD Line: 26791

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT0_AHBErr  --------------------------------
// SVD Line: 26797

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT0_TimeOUT  -------------------------------
// SVD Line: 26803

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_TimeOUT
//    <name> TimeOUT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.3..3> TimeOUT
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT0_INTknTXFEmp  -----------------------------
// SVD Line: 26809

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_INTknTXFEmp
//    <name> INTknTXFEmp </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.4..4> INTknTXFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT0_INTknEPMis  ------------------------------
// SVD Line: 26815

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_INTknEPMis
//    <name> INTknEPMis </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.5..5> INTknEPMis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT0_INEPNakEff  ------------------------------
// SVD Line: 26821

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_INEPNakEff
//    <name> INEPNakEff </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.6..6> INEPNakEff
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT0_TxFEmp  --------------------------------
// SVD Line: 26827

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_TxFEmp
//    <name> TxFEmp </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.7..7> TxFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT0_TxfifoUndrn  -----------------------------
// SVD Line: 26833

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_TxfifoUndrn
//    <name> TxfifoUndrn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.8..8> TxfifoUndrn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT0_BNAIntr  -------------------------------
// SVD Line: 26839

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT0_DIEPINT0_reserved_0  -------------------------
// SVD Line: 26845

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_DIEPINT0_reserved_0
//    <name> DIEPINT0_reserved_0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.10..10> DIEPINT0_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT0_PktDrpSts  ------------------------------
// SVD Line: 26851

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT0_BbleErr  -------------------------------
// SVD Line: 26857

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT0_NAKIntrpt  ------------------------------
// SVD Line: 26863

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT0_NYETIntrpt  ------------------------------
// SVD Line: 26869

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180908) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT0 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT0_DIEPINT0_reserved_1  -------------------------
// SVD Line: 26875

//  <item> SFDITEM_FIELD__usbc_DIEPINT0_DIEPINT0_reserved_1
//    <name> DIEPINT0_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..15] RW (@ 0x40180908) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPINT0 >> 15) & 0x1FFFF), ((usbc_DIEPINT0 = (usbc_DIEPINT0 & ~(0x1FFFFUL << 15 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPINT0  ---------------------------------
// SVD Line: 26776

//  <rtree> SFDITEM_REG__usbc_DIEPINT0
//    <name> DIEPINT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180908) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPINT0 >> 0) & 0xFFFFFFFF), ((usbc_DIEPINT0 = (usbc_DIEPINT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_TimeOUT </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_INTknTXFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_INTknEPMis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_INEPNakEff </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_TxFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_TxfifoUndrn </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_DIEPINT0_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT0_DIEPINT0_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPTSIZ0  -----------------------------
// SVD Line: 26883

unsigned int usbc_DIEPTSIZ0 __AT (0x40180910);



// ---------------------------  Field Item: usbc_DIEPTSIZ0_XferSize  ------------------------------
// SVD Line: 26892

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ0_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40180910) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTSIZ0 >> 0) & 0x7F), ((usbc_DIEPTSIZ0 = (usbc_DIEPTSIZ0 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DIEPTSIZ0_DIEPTSIZ0_reserved_0  ------------------------
// SVD Line: 26898

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ0_DIEPTSIZ0_reserved_0
//    <name> DIEPTSIZ0_reserved_0 </name>
//    <rw> 
//    <i> [Bits 18..7] RW (@ 0x40180910) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTSIZ0 >> 7) & 0xFFF), ((usbc_DIEPTSIZ0 = (usbc_DIEPTSIZ0 & ~(0xFFFUL << 7 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPTSIZ0_PktCnt  -------------------------------
// SVD Line: 26904

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ0_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 20..19] RW (@ 0x40180910) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTSIZ0 >> 19) & 0x3), ((usbc_DIEPTSIZ0 = (usbc_DIEPTSIZ0 & ~(0x3UL << 19 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DIEPTSIZ0_DIEPTSIZ0_reserved_1  ------------------------
// SVD Line: 26910

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ0_DIEPTSIZ0_reserved_1
//    <name> DIEPTSIZ0_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..21] RW (@ 0x40180910) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTSIZ0 >> 21) & 0x7FF), ((usbc_DIEPTSIZ0 = (usbc_DIEPTSIZ0 & ~(0x7FFUL << 21 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPTSIZ0  ---------------------------------
// SVD Line: 26883

//  <rtree> SFDITEM_REG__usbc_DIEPTSIZ0
//    <name> DIEPTSIZ0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180910) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPTSIZ0 >> 0) & 0xFFFFFFFF), ((usbc_DIEPTSIZ0 = (usbc_DIEPTSIZ0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ0_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ0_DIEPTSIZ0_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ0_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ0_DIEPTSIZ0_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMA0  ------------------------------
// SVD Line: 26918

unsigned int usbc_DIEPDMA0 __AT (0x40180914);



// ----------------------------  Field Item: usbc_DIEPDMA0_DMAAddr  -------------------------------
// SVD Line: 26927

//  <item> SFDITEM_FIELD__usbc_DIEPDMA0_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180914) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMA0 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA0 = (usbc_DIEPDMA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPDMA0  ---------------------------------
// SVD Line: 26918

//  <rtree> SFDITEM_REG__usbc_DIEPDMA0
//    <name> DIEPDMA0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180914) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMA0 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA0 = (usbc_DIEPDMA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMA0_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DTXFSTS0  ------------------------------
// SVD Line: 26935

unsigned int usbc_DTXFSTS0 __AT (0x40180918);



// ------------------------  Field Item: usbc_DTXFSTS0_INEPTxFSpcAvail  ---------------------------
// SVD Line: 26944

//  <item> SFDITEM_FIELD__usbc_DTXFSTS0_INEPTxFSpcAvail
//    <name> INEPTxFSpcAvail </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40180918) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS0 >> 0) & 0xFFFF), ((usbc_DTXFSTS0 = (usbc_DTXFSTS0 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DTXFSTS0_DTXFSTS0_reserved_0  -------------------------
// SVD Line: 26950

//  <item> SFDITEM_FIELD__usbc_DTXFSTS0_DTXFSTS0_reserved_0
//    <name> DTXFSTS0_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180918) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS0 >> 16) & 0xFFFF), ((usbc_DTXFSTS0 = (usbc_DTXFSTS0 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DTXFSTS0  ---------------------------------
// SVD Line: 26935

//  <rtree> SFDITEM_REG__usbc_DTXFSTS0
//    <name> DTXFSTS0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180918) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DTXFSTS0 >> 0) & 0xFFFFFFFF), ((usbc_DTXFSTS0 = (usbc_DTXFSTS0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS0_INEPTxFSpcAvail </item>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS0_DTXFSTS0_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMAB0  -----------------------------
// SVD Line: 26958

unsigned int usbc_DIEPDMAB0 __AT (0x4018091C);



// ------------------------  Field Item: usbc_DIEPDMAB0_DMABufferAddr  ----------------------------
// SVD Line: 26967

//  <item> SFDITEM_FIELD__usbc_DIEPDMAB0_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018091C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMAB0 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB0 = (usbc_DIEPDMAB0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPDMAB0  ---------------------------------
// SVD Line: 26958

//  <rtree> SFDITEM_REG__usbc_DIEPDMAB0
//    <name> DIEPDMAB0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018091C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMAB0 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB0 = (usbc_DIEPDMAB0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMAB0_DMABufferAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPCTL1  ------------------------------
// SVD Line: 26975

unsigned int usbc_DIEPCTL1 __AT (0x40180920);



// ------------------------------  Field Item: usbc_DIEPCTL1_MPS  ---------------------------------
// SVD Line: 26984

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180920) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPCTL1 >> 0) & 0x7FF), ((usbc_DIEPCTL1 = (usbc_DIEPCTL1 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL1_DIEPCTL1_reserved_0  -------------------------
// SVD Line: 26990

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_DIEPCTL1_reserved_0
//    <name> DIEPCTL1_reserved_0 </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180920) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL1 >> 11) & 0xF), ((usbc_DIEPCTL1 = (usbc_DIEPCTL1 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL1_USBActEP  -------------------------------
// SVD Line: 26996

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180920) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL1 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL1_DPID  ---------------------------------
// SVD Line: 27002

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180920) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL1 ) </loc>
//      <o.16..16> DPID
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL1_NAKSts  --------------------------------
// SVD Line: 27008

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180920) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL1 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL1_EPType  --------------------------------
// SVD Line: 27014

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180920) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL1 >> 18) & 0x3), ((usbc_DIEPCTL1 = (usbc_DIEPCTL1 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL1_DIEPCTL1_reserved_1  -------------------------
// SVD Line: 27020

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_DIEPCTL1_reserved_1
//    <name> DIEPCTL1_reserved_1 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180920) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL1 ) </loc>
//      <o.20..20> DIEPCTL1_reserved_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL1_Stall  --------------------------------
// SVD Line: 27026

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180920) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL1 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL1_TxFNum  --------------------------------
// SVD Line: 27032

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_TxFNum
//    <name> TxFNum </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40180920) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL1 >> 22) & 0xF), ((usbc_DIEPCTL1 = (usbc_DIEPCTL1 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL1_CNAK  ---------------------------------
// SVD Line: 27038

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180920) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL1 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL1_SNAK  ---------------------------------
// SVD Line: 27044

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180920) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL1 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL1_SetD0PID  -------------------------------
// SVD Line: 27050

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_SetD0PID
//    <name> SetD0PID </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40180920) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL1 ) </loc>
//      <o.28..28> SetD0PID
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL1_SetD1PID  -------------------------------
// SVD Line: 27056

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_SetD1PID
//    <name> SetD1PID </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180920) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL1 ) </loc>
//      <o.29..29> SetD1PID
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL1_EPDis  --------------------------------
// SVD Line: 27062

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180920) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL1 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL1_EPEna  --------------------------------
// SVD Line: 27068

//  <item> SFDITEM_FIELD__usbc_DIEPCTL1_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180920) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL1 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPCTL1  ---------------------------------
// SVD Line: 26975

//  <rtree> SFDITEM_REG__usbc_DIEPCTL1
//    <name> DIEPCTL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180920) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPCTL1 >> 0) & 0xFFFFFFFF), ((usbc_DIEPCTL1 = (usbc_DIEPCTL1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_DIEPCTL1_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_DPID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_DIEPCTL1_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_TxFNum </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_SetD0PID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_SetD1PID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL1_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPINT1  ------------------------------
// SVD Line: 27076

unsigned int usbc_DIEPINT1 __AT (0x40180928);



// ---------------------------  Field Item: usbc_DIEPINT1_XferCompl  ------------------------------
// SVD Line: 27085

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT1_EPDisbld  -------------------------------
// SVD Line: 27091

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT1_AHBErr  --------------------------------
// SVD Line: 27097

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT1_TimeOUT  -------------------------------
// SVD Line: 27103

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_TimeOUT
//    <name> TimeOUT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.3..3> TimeOUT
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT1_INTknTXFEmp  -----------------------------
// SVD Line: 27109

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_INTknTXFEmp
//    <name> INTknTXFEmp </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.4..4> INTknTXFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT1_INTknEPMis  ------------------------------
// SVD Line: 27115

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_INTknEPMis
//    <name> INTknEPMis </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.5..5> INTknEPMis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT1_INEPNakEff  ------------------------------
// SVD Line: 27121

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_INEPNakEff
//    <name> INEPNakEff </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.6..6> INEPNakEff
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT1_TxFEmp  --------------------------------
// SVD Line: 27127

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_TxFEmp
//    <name> TxFEmp </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.7..7> TxFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT1_TxfifoUndrn  -----------------------------
// SVD Line: 27133

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_TxfifoUndrn
//    <name> TxfifoUndrn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.8..8> TxfifoUndrn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT1_BNAIntr  -------------------------------
// SVD Line: 27139

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT1_DIEPINT1_reserved_0  -------------------------
// SVD Line: 27145

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_DIEPINT1_reserved_0
//    <name> DIEPINT1_reserved_0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.10..10> DIEPINT1_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT1_PktDrpSts  ------------------------------
// SVD Line: 27151

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT1_BbleErr  -------------------------------
// SVD Line: 27157

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT1_NAKIntrpt  ------------------------------
// SVD Line: 27163

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT1_NYETIntrpt  ------------------------------
// SVD Line: 27169

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180928) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT1 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT1_DIEPINT1_reserved_1  -------------------------
// SVD Line: 27175

//  <item> SFDITEM_FIELD__usbc_DIEPINT1_DIEPINT1_reserved_1
//    <name> DIEPINT1_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..15] RW (@ 0x40180928) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPINT1 >> 15) & 0x1FFFF), ((usbc_DIEPINT1 = (usbc_DIEPINT1 & ~(0x1FFFFUL << 15 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPINT1  ---------------------------------
// SVD Line: 27076

//  <rtree> SFDITEM_REG__usbc_DIEPINT1
//    <name> DIEPINT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180928) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPINT1 >> 0) & 0xFFFFFFFF), ((usbc_DIEPINT1 = (usbc_DIEPINT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_TimeOUT </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_INTknTXFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_INTknEPMis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_INEPNakEff </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_TxFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_TxfifoUndrn </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_DIEPINT1_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT1_DIEPINT1_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPTSIZ1  -----------------------------
// SVD Line: 27183

unsigned int usbc_DIEPTSIZ1 __AT (0x40180930);



// ---------------------------  Field Item: usbc_DIEPTSIZ1_XferSize  ------------------------------
// SVD Line: 27192

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ1_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180930) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPTSIZ1 >> 0) & 0x7FFFF), ((usbc_DIEPTSIZ1 = (usbc_DIEPTSIZ1 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPTSIZ1_PktCnt  -------------------------------
// SVD Line: 27198

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ1_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180930) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTSIZ1 >> 19) & 0x3FF), ((usbc_DIEPTSIZ1 = (usbc_DIEPTSIZ1 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DIEPTSIZ1_MC  ---------------------------------
// SVD Line: 27204

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ1_MC
//    <name> MC </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180930) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTSIZ1 >> 29) & 0x3), ((usbc_DIEPTSIZ1 = (usbc_DIEPTSIZ1 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DIEPTSIZ1_DIEPTSIZ1_reserved_0  ------------------------
// SVD Line: 27210

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ1_DIEPTSIZ1_reserved_0
//    <name> DIEPTSIZ1_reserved_0 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180930) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPTSIZ1 ) </loc>
//      <o.31..31> DIEPTSIZ1_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPTSIZ1  ---------------------------------
// SVD Line: 27183

//  <rtree> SFDITEM_REG__usbc_DIEPTSIZ1
//    <name> DIEPTSIZ1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180930) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPTSIZ1 >> 0) & 0xFFFFFFFF), ((usbc_DIEPTSIZ1 = (usbc_DIEPTSIZ1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ1_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ1_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ1_MC </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ1_DIEPTSIZ1_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMA1  ------------------------------
// SVD Line: 27218

unsigned int usbc_DIEPDMA1 __AT (0x40180934);



// ----------------------------  Field Item: usbc_DIEPDMA1_DMAAddr  -------------------------------
// SVD Line: 27227

//  <item> SFDITEM_FIELD__usbc_DIEPDMA1_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180934) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMA1 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA1 = (usbc_DIEPDMA1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPDMA1  ---------------------------------
// SVD Line: 27218

//  <rtree> SFDITEM_REG__usbc_DIEPDMA1
//    <name> DIEPDMA1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180934) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMA1 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA1 = (usbc_DIEPDMA1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMA1_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DTXFSTS1  ------------------------------
// SVD Line: 27235

unsigned int usbc_DTXFSTS1 __AT (0x40180938);



// ------------------------  Field Item: usbc_DTXFSTS1_INEPTxFSpcAvail  ---------------------------
// SVD Line: 27244

//  <item> SFDITEM_FIELD__usbc_DTXFSTS1_INEPTxFSpcAvail
//    <name> INEPTxFSpcAvail </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40180938) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS1 >> 0) & 0xFFFF), ((usbc_DTXFSTS1 = (usbc_DTXFSTS1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DTXFSTS1_DTXFSTS1_reserved_0  -------------------------
// SVD Line: 27250

//  <item> SFDITEM_FIELD__usbc_DTXFSTS1_DTXFSTS1_reserved_0
//    <name> DTXFSTS1_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180938) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS1 >> 16) & 0xFFFF), ((usbc_DTXFSTS1 = (usbc_DTXFSTS1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DTXFSTS1  ---------------------------------
// SVD Line: 27235

//  <rtree> SFDITEM_REG__usbc_DTXFSTS1
//    <name> DTXFSTS1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180938) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DTXFSTS1 >> 0) & 0xFFFFFFFF), ((usbc_DTXFSTS1 = (usbc_DTXFSTS1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS1_INEPTxFSpcAvail </item>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS1_DTXFSTS1_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMAB1  -----------------------------
// SVD Line: 27258

unsigned int usbc_DIEPDMAB1 __AT (0x4018093C);



// ------------------------  Field Item: usbc_DIEPDMAB1_DMABufferAddr  ----------------------------
// SVD Line: 27267

//  <item> SFDITEM_FIELD__usbc_DIEPDMAB1_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018093C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMAB1 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB1 = (usbc_DIEPDMAB1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPDMAB1  ---------------------------------
// SVD Line: 27258

//  <rtree> SFDITEM_REG__usbc_DIEPDMAB1
//    <name> DIEPDMAB1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018093C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMAB1 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB1 = (usbc_DIEPDMAB1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMAB1_DMABufferAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPCTL2  ------------------------------
// SVD Line: 27275

unsigned int usbc_DIEPCTL2 __AT (0x40180940);



// ------------------------------  Field Item: usbc_DIEPCTL2_MPS  ---------------------------------
// SVD Line: 27284

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180940) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPCTL2 >> 0) & 0x7FF), ((usbc_DIEPCTL2 = (usbc_DIEPCTL2 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL2_DIEPCTL2_reserved_0  -------------------------
// SVD Line: 27290

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_DIEPCTL2_reserved_0
//    <name> DIEPCTL2_reserved_0 </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180940) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL2 >> 11) & 0xF), ((usbc_DIEPCTL2 = (usbc_DIEPCTL2 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL2_USBActEP  -------------------------------
// SVD Line: 27296

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180940) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL2 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL2_DPID  ---------------------------------
// SVD Line: 27302

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180940) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL2 ) </loc>
//      <o.16..16> DPID
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL2_NAKSts  --------------------------------
// SVD Line: 27308

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180940) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL2 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL2_EPType  --------------------------------
// SVD Line: 27314

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180940) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL2 >> 18) & 0x3), ((usbc_DIEPCTL2 = (usbc_DIEPCTL2 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL2_DIEPCTL2_reserved_1  -------------------------
// SVD Line: 27320

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_DIEPCTL2_reserved_1
//    <name> DIEPCTL2_reserved_1 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180940) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL2 ) </loc>
//      <o.20..20> DIEPCTL2_reserved_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL2_Stall  --------------------------------
// SVD Line: 27326

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180940) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL2 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL2_TxFNum  --------------------------------
// SVD Line: 27332

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_TxFNum
//    <name> TxFNum </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40180940) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL2 >> 22) & 0xF), ((usbc_DIEPCTL2 = (usbc_DIEPCTL2 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL2_CNAK  ---------------------------------
// SVD Line: 27338

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180940) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL2 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL2_SNAK  ---------------------------------
// SVD Line: 27344

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180940) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL2 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL2_SetD0PID  -------------------------------
// SVD Line: 27350

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_SetD0PID
//    <name> SetD0PID </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40180940) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL2 ) </loc>
//      <o.28..28> SetD0PID
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL2_SetD1PID  -------------------------------
// SVD Line: 27356

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_SetD1PID
//    <name> SetD1PID </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180940) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL2 ) </loc>
//      <o.29..29> SetD1PID
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL2_EPDis  --------------------------------
// SVD Line: 27362

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180940) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL2 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL2_EPEna  --------------------------------
// SVD Line: 27368

//  <item> SFDITEM_FIELD__usbc_DIEPCTL2_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180940) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL2 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPCTL2  ---------------------------------
// SVD Line: 27275

//  <rtree> SFDITEM_REG__usbc_DIEPCTL2
//    <name> DIEPCTL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180940) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPCTL2 >> 0) & 0xFFFFFFFF), ((usbc_DIEPCTL2 = (usbc_DIEPCTL2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_DIEPCTL2_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_DPID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_DIEPCTL2_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_TxFNum </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_SetD0PID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_SetD1PID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL2_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPINT2  ------------------------------
// SVD Line: 27376

unsigned int usbc_DIEPINT2 __AT (0x40180948);



// ---------------------------  Field Item: usbc_DIEPINT2_XferCompl  ------------------------------
// SVD Line: 27385

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT2_EPDisbld  -------------------------------
// SVD Line: 27391

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT2_AHBErr  --------------------------------
// SVD Line: 27397

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT2_TimeOUT  -------------------------------
// SVD Line: 27403

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_TimeOUT
//    <name> TimeOUT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.3..3> TimeOUT
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT2_INTknTXFEmp  -----------------------------
// SVD Line: 27409

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_INTknTXFEmp
//    <name> INTknTXFEmp </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.4..4> INTknTXFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT2_INTknEPMis  ------------------------------
// SVD Line: 27415

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_INTknEPMis
//    <name> INTknEPMis </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.5..5> INTknEPMis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT2_INEPNakEff  ------------------------------
// SVD Line: 27421

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_INEPNakEff
//    <name> INEPNakEff </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.6..6> INEPNakEff
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT2_TxFEmp  --------------------------------
// SVD Line: 27427

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_TxFEmp
//    <name> TxFEmp </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.7..7> TxFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT2_TxfifoUndrn  -----------------------------
// SVD Line: 27433

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_TxfifoUndrn
//    <name> TxfifoUndrn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.8..8> TxfifoUndrn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT2_BNAIntr  -------------------------------
// SVD Line: 27439

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT2_DIEPINT2_reserved_0  -------------------------
// SVD Line: 27445

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_DIEPINT2_reserved_0
//    <name> DIEPINT2_reserved_0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.10..10> DIEPINT2_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT2_PktDrpSts  ------------------------------
// SVD Line: 27451

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT2_BbleErr  -------------------------------
// SVD Line: 27457

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT2_NAKIntrpt  ------------------------------
// SVD Line: 27463

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT2_NYETIntrpt  ------------------------------
// SVD Line: 27469

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180948) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT2 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT2_DIEPINT2_reserved_1  -------------------------
// SVD Line: 27475

//  <item> SFDITEM_FIELD__usbc_DIEPINT2_DIEPINT2_reserved_1
//    <name> DIEPINT2_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..15] RW (@ 0x40180948) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPINT2 >> 15) & 0x1FFFF), ((usbc_DIEPINT2 = (usbc_DIEPINT2 & ~(0x1FFFFUL << 15 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPINT2  ---------------------------------
// SVD Line: 27376

//  <rtree> SFDITEM_REG__usbc_DIEPINT2
//    <name> DIEPINT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180948) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPINT2 >> 0) & 0xFFFFFFFF), ((usbc_DIEPINT2 = (usbc_DIEPINT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_TimeOUT </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_INTknTXFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_INTknEPMis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_INEPNakEff </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_TxFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_TxfifoUndrn </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_DIEPINT2_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT2_DIEPINT2_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPTSIZ2  -----------------------------
// SVD Line: 27483

unsigned int usbc_DIEPTSIZ2 __AT (0x40180950);



// ---------------------------  Field Item: usbc_DIEPTSIZ2_XferSize  ------------------------------
// SVD Line: 27492

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ2_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180950) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPTSIZ2 >> 0) & 0x7FFFF), ((usbc_DIEPTSIZ2 = (usbc_DIEPTSIZ2 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPTSIZ2_PktCnt  -------------------------------
// SVD Line: 27498

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ2_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180950) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTSIZ2 >> 19) & 0x3FF), ((usbc_DIEPTSIZ2 = (usbc_DIEPTSIZ2 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DIEPTSIZ2_MC  ---------------------------------
// SVD Line: 27504

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ2_MC
//    <name> MC </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180950) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTSIZ2 >> 29) & 0x3), ((usbc_DIEPTSIZ2 = (usbc_DIEPTSIZ2 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DIEPTSIZ2_DIEPTSIZ2_reserved_0  ------------------------
// SVD Line: 27510

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ2_DIEPTSIZ2_reserved_0
//    <name> DIEPTSIZ2_reserved_0 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180950) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPTSIZ2 ) </loc>
//      <o.31..31> DIEPTSIZ2_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPTSIZ2  ---------------------------------
// SVD Line: 27483

//  <rtree> SFDITEM_REG__usbc_DIEPTSIZ2
//    <name> DIEPTSIZ2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180950) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPTSIZ2 >> 0) & 0xFFFFFFFF), ((usbc_DIEPTSIZ2 = (usbc_DIEPTSIZ2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ2_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ2_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ2_MC </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ2_DIEPTSIZ2_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMA2  ------------------------------
// SVD Line: 27518

unsigned int usbc_DIEPDMA2 __AT (0x40180954);



// ----------------------------  Field Item: usbc_DIEPDMA2_DMAAddr  -------------------------------
// SVD Line: 27527

//  <item> SFDITEM_FIELD__usbc_DIEPDMA2_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180954) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMA2 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA2 = (usbc_DIEPDMA2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPDMA2  ---------------------------------
// SVD Line: 27518

//  <rtree> SFDITEM_REG__usbc_DIEPDMA2
//    <name> DIEPDMA2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180954) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMA2 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA2 = (usbc_DIEPDMA2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMA2_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DTXFSTS2  ------------------------------
// SVD Line: 27535

unsigned int usbc_DTXFSTS2 __AT (0x40180958);



// ------------------------  Field Item: usbc_DTXFSTS2_INEPTxFSpcAvail  ---------------------------
// SVD Line: 27544

//  <item> SFDITEM_FIELD__usbc_DTXFSTS2_INEPTxFSpcAvail
//    <name> INEPTxFSpcAvail </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40180958) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS2 >> 0) & 0xFFFF), ((usbc_DTXFSTS2 = (usbc_DTXFSTS2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DTXFSTS2_DTXFSTS2_reserved_0  -------------------------
// SVD Line: 27550

//  <item> SFDITEM_FIELD__usbc_DTXFSTS2_DTXFSTS2_reserved_0
//    <name> DTXFSTS2_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180958) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS2 >> 16) & 0xFFFF), ((usbc_DTXFSTS2 = (usbc_DTXFSTS2 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DTXFSTS2  ---------------------------------
// SVD Line: 27535

//  <rtree> SFDITEM_REG__usbc_DTXFSTS2
//    <name> DTXFSTS2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180958) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DTXFSTS2 >> 0) & 0xFFFFFFFF), ((usbc_DTXFSTS2 = (usbc_DTXFSTS2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS2_INEPTxFSpcAvail </item>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS2_DTXFSTS2_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMAB2  -----------------------------
// SVD Line: 27558

unsigned int usbc_DIEPDMAB2 __AT (0x4018095C);



// ------------------------  Field Item: usbc_DIEPDMAB2_DMABufferAddr  ----------------------------
// SVD Line: 27567

//  <item> SFDITEM_FIELD__usbc_DIEPDMAB2_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018095C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMAB2 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB2 = (usbc_DIEPDMAB2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPDMAB2  ---------------------------------
// SVD Line: 27558

//  <rtree> SFDITEM_REG__usbc_DIEPDMAB2
//    <name> DIEPDMAB2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018095C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMAB2 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB2 = (usbc_DIEPDMAB2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMAB2_DMABufferAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPCTL3  ------------------------------
// SVD Line: 27575

unsigned int usbc_DIEPCTL3 __AT (0x40180960);



// ------------------------------  Field Item: usbc_DIEPCTL3_MPS  ---------------------------------
// SVD Line: 27584

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180960) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPCTL3 >> 0) & 0x7FF), ((usbc_DIEPCTL3 = (usbc_DIEPCTL3 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL3_DIEPCTL3_reserved_0  -------------------------
// SVD Line: 27590

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_DIEPCTL3_reserved_0
//    <name> DIEPCTL3_reserved_0 </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180960) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL3 >> 11) & 0xF), ((usbc_DIEPCTL3 = (usbc_DIEPCTL3 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL3_USBActEP  -------------------------------
// SVD Line: 27596

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180960) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL3 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL3_DPID  ---------------------------------
// SVD Line: 27602

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180960) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL3 ) </loc>
//      <o.16..16> DPID
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL3_NAKSts  --------------------------------
// SVD Line: 27608

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180960) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL3 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL3_EPType  --------------------------------
// SVD Line: 27614

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180960) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL3 >> 18) & 0x3), ((usbc_DIEPCTL3 = (usbc_DIEPCTL3 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL3_DIEPCTL3_reserved_1  -------------------------
// SVD Line: 27620

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_DIEPCTL3_reserved_1
//    <name> DIEPCTL3_reserved_1 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180960) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL3 ) </loc>
//      <o.20..20> DIEPCTL3_reserved_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL3_Stall  --------------------------------
// SVD Line: 27626

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180960) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL3 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL3_TxFNum  --------------------------------
// SVD Line: 27632

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_TxFNum
//    <name> TxFNum </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40180960) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL3 >> 22) & 0xF), ((usbc_DIEPCTL3 = (usbc_DIEPCTL3 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL3_CNAK  ---------------------------------
// SVD Line: 27638

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180960) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL3 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL3_SNAK  ---------------------------------
// SVD Line: 27644

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180960) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL3 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL3_SetD0PID  -------------------------------
// SVD Line: 27650

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_SetD0PID
//    <name> SetD0PID </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40180960) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL3 ) </loc>
//      <o.28..28> SetD0PID
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL3_SetD1PID  -------------------------------
// SVD Line: 27656

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_SetD1PID
//    <name> SetD1PID </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180960) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL3 ) </loc>
//      <o.29..29> SetD1PID
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL3_EPDis  --------------------------------
// SVD Line: 27662

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180960) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL3 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL3_EPEna  --------------------------------
// SVD Line: 27668

//  <item> SFDITEM_FIELD__usbc_DIEPCTL3_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180960) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL3 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPCTL3  ---------------------------------
// SVD Line: 27575

//  <rtree> SFDITEM_REG__usbc_DIEPCTL3
//    <name> DIEPCTL3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180960) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPCTL3 >> 0) & 0xFFFFFFFF), ((usbc_DIEPCTL3 = (usbc_DIEPCTL3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_DIEPCTL3_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_DPID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_DIEPCTL3_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_TxFNum </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_SetD0PID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_SetD1PID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL3_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPINT3  ------------------------------
// SVD Line: 27676

unsigned int usbc_DIEPINT3 __AT (0x40180968);



// ---------------------------  Field Item: usbc_DIEPINT3_XferCompl  ------------------------------
// SVD Line: 27685

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT3_EPDisbld  -------------------------------
// SVD Line: 27691

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT3_AHBErr  --------------------------------
// SVD Line: 27697

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT3_TimeOUT  -------------------------------
// SVD Line: 27703

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_TimeOUT
//    <name> TimeOUT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.3..3> TimeOUT
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT3_INTknTXFEmp  -----------------------------
// SVD Line: 27709

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_INTknTXFEmp
//    <name> INTknTXFEmp </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.4..4> INTknTXFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT3_INTknEPMis  ------------------------------
// SVD Line: 27715

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_INTknEPMis
//    <name> INTknEPMis </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.5..5> INTknEPMis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT3_INEPNakEff  ------------------------------
// SVD Line: 27721

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_INEPNakEff
//    <name> INEPNakEff </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.6..6> INEPNakEff
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT3_TxFEmp  --------------------------------
// SVD Line: 27727

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_TxFEmp
//    <name> TxFEmp </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.7..7> TxFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT3_TxfifoUndrn  -----------------------------
// SVD Line: 27733

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_TxfifoUndrn
//    <name> TxfifoUndrn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.8..8> TxfifoUndrn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT3_BNAIntr  -------------------------------
// SVD Line: 27739

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT3_DIEPINT3_reserved_0  -------------------------
// SVD Line: 27745

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_DIEPINT3_reserved_0
//    <name> DIEPINT3_reserved_0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.10..10> DIEPINT3_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT3_PktDrpSts  ------------------------------
// SVD Line: 27751

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT3_BbleErr  -------------------------------
// SVD Line: 27757

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT3_NAKIntrpt  ------------------------------
// SVD Line: 27763

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT3_NYETIntrpt  ------------------------------
// SVD Line: 27769

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180968) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT3 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT3_DIEPINT3_reserved_1  -------------------------
// SVD Line: 27775

//  <item> SFDITEM_FIELD__usbc_DIEPINT3_DIEPINT3_reserved_1
//    <name> DIEPINT3_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..15] RW (@ 0x40180968) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPINT3 >> 15) & 0x1FFFF), ((usbc_DIEPINT3 = (usbc_DIEPINT3 & ~(0x1FFFFUL << 15 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPINT3  ---------------------------------
// SVD Line: 27676

//  <rtree> SFDITEM_REG__usbc_DIEPINT3
//    <name> DIEPINT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180968) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPINT3 >> 0) & 0xFFFFFFFF), ((usbc_DIEPINT3 = (usbc_DIEPINT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_TimeOUT </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_INTknTXFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_INTknEPMis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_INEPNakEff </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_TxFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_TxfifoUndrn </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_DIEPINT3_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT3_DIEPINT3_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPTSIZ3  -----------------------------
// SVD Line: 27783

unsigned int usbc_DIEPTSIZ3 __AT (0x40180970);



// ---------------------------  Field Item: usbc_DIEPTSIZ3_XferSize  ------------------------------
// SVD Line: 27792

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ3_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180970) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPTSIZ3 >> 0) & 0x7FFFF), ((usbc_DIEPTSIZ3 = (usbc_DIEPTSIZ3 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPTSIZ3_PktCnt  -------------------------------
// SVD Line: 27798

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ3_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180970) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTSIZ3 >> 19) & 0x3FF), ((usbc_DIEPTSIZ3 = (usbc_DIEPTSIZ3 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DIEPTSIZ3_MC  ---------------------------------
// SVD Line: 27804

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ3_MC
//    <name> MC </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180970) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTSIZ3 >> 29) & 0x3), ((usbc_DIEPTSIZ3 = (usbc_DIEPTSIZ3 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DIEPTSIZ3_DIEPTSIZ3_reserved_0  ------------------------
// SVD Line: 27810

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ3_DIEPTSIZ3_reserved_0
//    <name> DIEPTSIZ3_reserved_0 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180970) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPTSIZ3 ) </loc>
//      <o.31..31> DIEPTSIZ3_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPTSIZ3  ---------------------------------
// SVD Line: 27783

//  <rtree> SFDITEM_REG__usbc_DIEPTSIZ3
//    <name> DIEPTSIZ3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180970) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPTSIZ3 >> 0) & 0xFFFFFFFF), ((usbc_DIEPTSIZ3 = (usbc_DIEPTSIZ3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ3_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ3_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ3_MC </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ3_DIEPTSIZ3_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMA3  ------------------------------
// SVD Line: 27818

unsigned int usbc_DIEPDMA3 __AT (0x40180974);



// ----------------------------  Field Item: usbc_DIEPDMA3_DMAAddr  -------------------------------
// SVD Line: 27827

//  <item> SFDITEM_FIELD__usbc_DIEPDMA3_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180974) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMA3 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA3 = (usbc_DIEPDMA3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPDMA3  ---------------------------------
// SVD Line: 27818

//  <rtree> SFDITEM_REG__usbc_DIEPDMA3
//    <name> DIEPDMA3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180974) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMA3 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA3 = (usbc_DIEPDMA3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMA3_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DTXFSTS3  ------------------------------
// SVD Line: 27835

unsigned int usbc_DTXFSTS3 __AT (0x40180978);



// ------------------------  Field Item: usbc_DTXFSTS3_INEPTxFSpcAvail  ---------------------------
// SVD Line: 27844

//  <item> SFDITEM_FIELD__usbc_DTXFSTS3_INEPTxFSpcAvail
//    <name> INEPTxFSpcAvail </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40180978) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS3 >> 0) & 0xFFFF), ((usbc_DTXFSTS3 = (usbc_DTXFSTS3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DTXFSTS3_DTXFSTS3_reserved_0  -------------------------
// SVD Line: 27850

//  <item> SFDITEM_FIELD__usbc_DTXFSTS3_DTXFSTS3_reserved_0
//    <name> DTXFSTS3_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180978) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS3 >> 16) & 0xFFFF), ((usbc_DTXFSTS3 = (usbc_DTXFSTS3 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DTXFSTS3  ---------------------------------
// SVD Line: 27835

//  <rtree> SFDITEM_REG__usbc_DTXFSTS3
//    <name> DTXFSTS3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180978) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DTXFSTS3 >> 0) & 0xFFFFFFFF), ((usbc_DTXFSTS3 = (usbc_DTXFSTS3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS3_INEPTxFSpcAvail </item>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS3_DTXFSTS3_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMAB3  -----------------------------
// SVD Line: 27858

unsigned int usbc_DIEPDMAB3 __AT (0x4018097C);



// ------------------------  Field Item: usbc_DIEPDMAB3_DMABufferAddr  ----------------------------
// SVD Line: 27867

//  <item> SFDITEM_FIELD__usbc_DIEPDMAB3_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018097C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMAB3 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB3 = (usbc_DIEPDMAB3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPDMAB3  ---------------------------------
// SVD Line: 27858

//  <rtree> SFDITEM_REG__usbc_DIEPDMAB3
//    <name> DIEPDMAB3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018097C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMAB3 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB3 = (usbc_DIEPDMAB3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMAB3_DMABufferAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPCTL4  ------------------------------
// SVD Line: 27875

unsigned int usbc_DIEPCTL4 __AT (0x40180980);



// ------------------------------  Field Item: usbc_DIEPCTL4_MPS  ---------------------------------
// SVD Line: 27884

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180980) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPCTL4 >> 0) & 0x7FF), ((usbc_DIEPCTL4 = (usbc_DIEPCTL4 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL4_DIEPCTL4_reserved_0  -------------------------
// SVD Line: 27890

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_DIEPCTL4_reserved_0
//    <name> DIEPCTL4_reserved_0 </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180980) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL4 >> 11) & 0xF), ((usbc_DIEPCTL4 = (usbc_DIEPCTL4 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL4_USBActEP  -------------------------------
// SVD Line: 27896

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180980) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL4 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL4_DPID  ---------------------------------
// SVD Line: 27902

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180980) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL4 ) </loc>
//      <o.16..16> DPID
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL4_NAKSts  --------------------------------
// SVD Line: 27908

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180980) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL4 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL4_EPType  --------------------------------
// SVD Line: 27914

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180980) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL4 >> 18) & 0x3), ((usbc_DIEPCTL4 = (usbc_DIEPCTL4 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL4_DIEPCTL4_reserved_1  -------------------------
// SVD Line: 27920

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_DIEPCTL4_reserved_1
//    <name> DIEPCTL4_reserved_1 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180980) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL4 ) </loc>
//      <o.20..20> DIEPCTL4_reserved_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL4_Stall  --------------------------------
// SVD Line: 27926

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180980) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL4 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL4_TxFNum  --------------------------------
// SVD Line: 27932

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_TxFNum
//    <name> TxFNum </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40180980) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL4 >> 22) & 0xF), ((usbc_DIEPCTL4 = (usbc_DIEPCTL4 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL4_CNAK  ---------------------------------
// SVD Line: 27938

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180980) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL4 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL4_SNAK  ---------------------------------
// SVD Line: 27944

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180980) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL4 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL4_SetD0PID  -------------------------------
// SVD Line: 27950

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_SetD0PID
//    <name> SetD0PID </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40180980) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL4 ) </loc>
//      <o.28..28> SetD0PID
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL4_SetD1PID  -------------------------------
// SVD Line: 27956

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_SetD1PID
//    <name> SetD1PID </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180980) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL4 ) </loc>
//      <o.29..29> SetD1PID
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL4_EPDis  --------------------------------
// SVD Line: 27962

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180980) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL4 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL4_EPEna  --------------------------------
// SVD Line: 27968

//  <item> SFDITEM_FIELD__usbc_DIEPCTL4_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180980) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL4 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPCTL4  ---------------------------------
// SVD Line: 27875

//  <rtree> SFDITEM_REG__usbc_DIEPCTL4
//    <name> DIEPCTL4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180980) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPCTL4 >> 0) & 0xFFFFFFFF), ((usbc_DIEPCTL4 = (usbc_DIEPCTL4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_DIEPCTL4_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_DPID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_DIEPCTL4_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_TxFNum </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_SetD0PID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_SetD1PID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL4_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPINT4  ------------------------------
// SVD Line: 27976

unsigned int usbc_DIEPINT4 __AT (0x40180988);



// ---------------------------  Field Item: usbc_DIEPINT4_XferCompl  ------------------------------
// SVD Line: 27985

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT4_EPDisbld  -------------------------------
// SVD Line: 27991

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT4_AHBErr  --------------------------------
// SVD Line: 27997

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT4_TimeOUT  -------------------------------
// SVD Line: 28003

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_TimeOUT
//    <name> TimeOUT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.3..3> TimeOUT
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT4_INTknTXFEmp  -----------------------------
// SVD Line: 28009

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_INTknTXFEmp
//    <name> INTknTXFEmp </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.4..4> INTknTXFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT4_INTknEPMis  ------------------------------
// SVD Line: 28015

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_INTknEPMis
//    <name> INTknEPMis </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.5..5> INTknEPMis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT4_INEPNakEff  ------------------------------
// SVD Line: 28021

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_INEPNakEff
//    <name> INEPNakEff </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.6..6> INEPNakEff
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT4_TxFEmp  --------------------------------
// SVD Line: 28027

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_TxFEmp
//    <name> TxFEmp </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.7..7> TxFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT4_TxfifoUndrn  -----------------------------
// SVD Line: 28033

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_TxfifoUndrn
//    <name> TxfifoUndrn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.8..8> TxfifoUndrn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT4_BNAIntr  -------------------------------
// SVD Line: 28039

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT4_DIEPINT4_reserved_0  -------------------------
// SVD Line: 28045

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_DIEPINT4_reserved_0
//    <name> DIEPINT4_reserved_0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.10..10> DIEPINT4_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT4_PktDrpSts  ------------------------------
// SVD Line: 28051

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT4_BbleErr  -------------------------------
// SVD Line: 28057

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT4_NAKIntrpt  ------------------------------
// SVD Line: 28063

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT4_NYETIntrpt  ------------------------------
// SVD Line: 28069

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180988) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT4 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT4_DIEPINT4_reserved_1  -------------------------
// SVD Line: 28075

//  <item> SFDITEM_FIELD__usbc_DIEPINT4_DIEPINT4_reserved_1
//    <name> DIEPINT4_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..15] RW (@ 0x40180988) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPINT4 >> 15) & 0x1FFFF), ((usbc_DIEPINT4 = (usbc_DIEPINT4 & ~(0x1FFFFUL << 15 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPINT4  ---------------------------------
// SVD Line: 27976

//  <rtree> SFDITEM_REG__usbc_DIEPINT4
//    <name> DIEPINT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180988) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPINT4 >> 0) & 0xFFFFFFFF), ((usbc_DIEPINT4 = (usbc_DIEPINT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_TimeOUT </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_INTknTXFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_INTknEPMis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_INEPNakEff </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_TxFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_TxfifoUndrn </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_DIEPINT4_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT4_DIEPINT4_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPTSIZ4  -----------------------------
// SVD Line: 28083

unsigned int usbc_DIEPTSIZ4 __AT (0x40180990);



// ---------------------------  Field Item: usbc_DIEPTSIZ4_XferSize  ------------------------------
// SVD Line: 28092

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ4_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180990) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPTSIZ4 >> 0) & 0x7FFFF), ((usbc_DIEPTSIZ4 = (usbc_DIEPTSIZ4 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPTSIZ4_PktCnt  -------------------------------
// SVD Line: 28098

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ4_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180990) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTSIZ4 >> 19) & 0x3FF), ((usbc_DIEPTSIZ4 = (usbc_DIEPTSIZ4 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DIEPTSIZ4_MC  ---------------------------------
// SVD Line: 28104

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ4_MC
//    <name> MC </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180990) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTSIZ4 >> 29) & 0x3), ((usbc_DIEPTSIZ4 = (usbc_DIEPTSIZ4 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DIEPTSIZ4_DIEPTSIZ4_reserved_0  ------------------------
// SVD Line: 28110

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ4_DIEPTSIZ4_reserved_0
//    <name> DIEPTSIZ4_reserved_0 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180990) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPTSIZ4 ) </loc>
//      <o.31..31> DIEPTSIZ4_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPTSIZ4  ---------------------------------
// SVD Line: 28083

//  <rtree> SFDITEM_REG__usbc_DIEPTSIZ4
//    <name> DIEPTSIZ4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180990) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPTSIZ4 >> 0) & 0xFFFFFFFF), ((usbc_DIEPTSIZ4 = (usbc_DIEPTSIZ4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ4_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ4_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ4_MC </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ4_DIEPTSIZ4_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMA4  ------------------------------
// SVD Line: 28118

unsigned int usbc_DIEPDMA4 __AT (0x40180994);



// ----------------------------  Field Item: usbc_DIEPDMA4_DMAAddr  -------------------------------
// SVD Line: 28127

//  <item> SFDITEM_FIELD__usbc_DIEPDMA4_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180994) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMA4 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA4 = (usbc_DIEPDMA4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPDMA4  ---------------------------------
// SVD Line: 28118

//  <rtree> SFDITEM_REG__usbc_DIEPDMA4
//    <name> DIEPDMA4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180994) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMA4 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA4 = (usbc_DIEPDMA4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMA4_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DTXFSTS4  ------------------------------
// SVD Line: 28135

unsigned int usbc_DTXFSTS4 __AT (0x40180998);



// ------------------------  Field Item: usbc_DTXFSTS4_INEPTxFSpcAvail  ---------------------------
// SVD Line: 28144

//  <item> SFDITEM_FIELD__usbc_DTXFSTS4_INEPTxFSpcAvail
//    <name> INEPTxFSpcAvail </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40180998) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS4 >> 0) & 0xFFFF), ((usbc_DTXFSTS4 = (usbc_DTXFSTS4 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DTXFSTS4_DTXFSTS4_reserved_0  -------------------------
// SVD Line: 28150

//  <item> SFDITEM_FIELD__usbc_DTXFSTS4_DTXFSTS4_reserved_0
//    <name> DTXFSTS4_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180998) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS4 >> 16) & 0xFFFF), ((usbc_DTXFSTS4 = (usbc_DTXFSTS4 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DTXFSTS4  ---------------------------------
// SVD Line: 28135

//  <rtree> SFDITEM_REG__usbc_DTXFSTS4
//    <name> DTXFSTS4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180998) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DTXFSTS4 >> 0) & 0xFFFFFFFF), ((usbc_DTXFSTS4 = (usbc_DTXFSTS4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS4_INEPTxFSpcAvail </item>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS4_DTXFSTS4_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMAB4  -----------------------------
// SVD Line: 28158

unsigned int usbc_DIEPDMAB4 __AT (0x4018099C);



// ------------------------  Field Item: usbc_DIEPDMAB4_DMABufferAddr  ----------------------------
// SVD Line: 28167

//  <item> SFDITEM_FIELD__usbc_DIEPDMAB4_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018099C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMAB4 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB4 = (usbc_DIEPDMAB4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPDMAB4  ---------------------------------
// SVD Line: 28158

//  <rtree> SFDITEM_REG__usbc_DIEPDMAB4
//    <name> DIEPDMAB4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4018099C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMAB4 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB4 = (usbc_DIEPDMAB4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMAB4_DMABufferAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPCTL5  ------------------------------
// SVD Line: 28175

unsigned int usbc_DIEPCTL5 __AT (0x401809A0);



// ------------------------------  Field Item: usbc_DIEPCTL5_MPS  ---------------------------------
// SVD Line: 28184

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x401809A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPCTL5 >> 0) & 0x7FF), ((usbc_DIEPCTL5 = (usbc_DIEPCTL5 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL5_DIEPCTL5_reserved_0  -------------------------
// SVD Line: 28190

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_DIEPCTL5_reserved_0
//    <name> DIEPCTL5_reserved_0 </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x401809A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL5 >> 11) & 0xF), ((usbc_DIEPCTL5 = (usbc_DIEPCTL5 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL5_USBActEP  -------------------------------
// SVD Line: 28196

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x401809A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL5 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL5_DPID  ---------------------------------
// SVD Line: 28202

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x401809A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL5 ) </loc>
//      <o.16..16> DPID
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL5_NAKSts  --------------------------------
// SVD Line: 28208

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x401809A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL5 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL5_EPType  --------------------------------
// SVD Line: 28214

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x401809A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL5 >> 18) & 0x3), ((usbc_DIEPCTL5 = (usbc_DIEPCTL5 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPCTL5_DIEPCTL5_reserved_1  -------------------------
// SVD Line: 28220

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_DIEPCTL5_reserved_1
//    <name> DIEPCTL5_reserved_1 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x401809A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL5 ) </loc>
//      <o.20..20> DIEPCTL5_reserved_1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL5_Stall  --------------------------------
// SVD Line: 28226

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x401809A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL5 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPCTL5_TxFNum  --------------------------------
// SVD Line: 28232

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_TxFNum
//    <name> TxFNum </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x401809A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPCTL5 >> 22) & 0xF), ((usbc_DIEPCTL5 = (usbc_DIEPCTL5 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL5_CNAK  ---------------------------------
// SVD Line: 28238

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x401809A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL5 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL5_SNAK  ---------------------------------
// SVD Line: 28244

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x401809A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL5 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL5_SetD0PID  -------------------------------
// SVD Line: 28250

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_SetD0PID
//    <name> SetD0PID </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x401809A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL5 ) </loc>
//      <o.28..28> SetD0PID
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPCTL5_SetD1PID  -------------------------------
// SVD Line: 28256

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_SetD1PID
//    <name> SetD1PID </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x401809A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL5 ) </loc>
//      <o.29..29> SetD1PID
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL5_EPDis  --------------------------------
// SVD Line: 28262

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x401809A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL5 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DIEPCTL5_EPEna  --------------------------------
// SVD Line: 28268

//  <item> SFDITEM_FIELD__usbc_DIEPCTL5_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x401809A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPCTL5 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPCTL5  ---------------------------------
// SVD Line: 28175

//  <rtree> SFDITEM_REG__usbc_DIEPCTL5
//    <name> DIEPCTL5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401809A0) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPCTL5 >> 0) & 0xFFFFFFFF), ((usbc_DIEPCTL5 = (usbc_DIEPCTL5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_DIEPCTL5_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_DPID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_DIEPCTL5_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_TxFNum </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_SetD0PID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_SetD1PID </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPCTL5_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPINT5  ------------------------------
// SVD Line: 28276

unsigned int usbc_DIEPINT5 __AT (0x401809A8);



// ---------------------------  Field Item: usbc_DIEPINT5_XferCompl  ------------------------------
// SVD Line: 28285

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT5_EPDisbld  -------------------------------
// SVD Line: 28291

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT5_AHBErr  --------------------------------
// SVD Line: 28297

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT5_TimeOUT  -------------------------------
// SVD Line: 28303

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_TimeOUT
//    <name> TimeOUT </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.3..3> TimeOUT
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT5_INTknTXFEmp  -----------------------------
// SVD Line: 28309

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_INTknTXFEmp
//    <name> INTknTXFEmp </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.4..4> INTknTXFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT5_INTknEPMis  ------------------------------
// SVD Line: 28315

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_INTknEPMis
//    <name> INTknEPMis </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.5..5> INTknEPMis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT5_INEPNakEff  ------------------------------
// SVD Line: 28321

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_INEPNakEff
//    <name> INEPNakEff </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.6..6> INEPNakEff
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT5_TxFEmp  --------------------------------
// SVD Line: 28327

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_TxFEmp
//    <name> TxFEmp </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.7..7> TxFEmp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT5_TxfifoUndrn  -----------------------------
// SVD Line: 28333

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_TxfifoUndrn
//    <name> TxfifoUndrn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.8..8> TxfifoUndrn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT5_BNAIntr  -------------------------------
// SVD Line: 28339

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT5_DIEPINT5_reserved_0  -------------------------
// SVD Line: 28345

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_DIEPINT5_reserved_0
//    <name> DIEPINT5_reserved_0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.10..10> DIEPINT5_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT5_PktDrpSts  ------------------------------
// SVD Line: 28351

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPINT5_BbleErr  -------------------------------
// SVD Line: 28357

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DIEPINT5_NAKIntrpt  ------------------------------
// SVD Line: 28363

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DIEPINT5_NYETIntrpt  ------------------------------
// SVD Line: 28369

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x401809A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPINT5 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DIEPINT5_DIEPINT5_reserved_1  -------------------------
// SVD Line: 28375

//  <item> SFDITEM_FIELD__usbc_DIEPINT5_DIEPINT5_reserved_1
//    <name> DIEPINT5_reserved_1 </name>
//    <rw> 
//    <i> [Bits 31..15] RW (@ 0x401809A8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPINT5 >> 15) & 0x1FFFF), ((usbc_DIEPINT5 = (usbc_DIEPINT5 & ~(0x1FFFFUL << 15 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPINT5  ---------------------------------
// SVD Line: 28276

//  <rtree> SFDITEM_REG__usbc_DIEPINT5
//    <name> DIEPINT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401809A8) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPINT5 >> 0) & 0xFFFFFFFF), ((usbc_DIEPINT5 = (usbc_DIEPINT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_TimeOUT </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_INTknTXFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_INTknEPMis </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_INEPNakEff </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_TxFEmp </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_TxfifoUndrn </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_DIEPINT5_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPINT5_DIEPINT5_reserved_1 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPTSIZ5  -----------------------------
// SVD Line: 28383

unsigned int usbc_DIEPTSIZ5 __AT (0x401809B0);



// ---------------------------  Field Item: usbc_DIEPTSIZ5_XferSize  ------------------------------
// SVD Line: 28392

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ5_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x401809B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPTSIZ5 >> 0) & 0x7FFFF), ((usbc_DIEPTSIZ5 = (usbc_DIEPTSIZ5 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DIEPTSIZ5_PktCnt  -------------------------------
// SVD Line: 28398

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ5_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x401809B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DIEPTSIZ5 >> 19) & 0x3FF), ((usbc_DIEPTSIZ5 = (usbc_DIEPTSIZ5 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DIEPTSIZ5_MC  ---------------------------------
// SVD Line: 28404

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ5_MC
//    <name> MC </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x401809B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DIEPTSIZ5 >> 29) & 0x3), ((usbc_DIEPTSIZ5 = (usbc_DIEPTSIZ5 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DIEPTSIZ5_DIEPTSIZ5_reserved_0  ------------------------
// SVD Line: 28410

//  <item> SFDITEM_FIELD__usbc_DIEPTSIZ5_DIEPTSIZ5_reserved_0
//    <name> DIEPTSIZ5_reserved_0 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x401809B0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DIEPTSIZ5 ) </loc>
//      <o.31..31> DIEPTSIZ5_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPTSIZ5  ---------------------------------
// SVD Line: 28383

//  <rtree> SFDITEM_REG__usbc_DIEPTSIZ5
//    <name> DIEPTSIZ5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401809B0) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPTSIZ5 >> 0) & 0xFFFFFFFF), ((usbc_DIEPTSIZ5 = (usbc_DIEPTSIZ5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ5_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ5_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ5_MC </item>
//    <item> SFDITEM_FIELD__usbc_DIEPTSIZ5_DIEPTSIZ5_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMA5  ------------------------------
// SVD Line: 28418

unsigned int usbc_DIEPDMA5 __AT (0x401809B4);



// ----------------------------  Field Item: usbc_DIEPDMA5_DMAAddr  -------------------------------
// SVD Line: 28427

//  <item> SFDITEM_FIELD__usbc_DIEPDMA5_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401809B4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMA5 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA5 = (usbc_DIEPDMA5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DIEPDMA5  ---------------------------------
// SVD Line: 28418

//  <rtree> SFDITEM_REG__usbc_DIEPDMA5
//    <name> DIEPDMA5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401809B4) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMA5 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMA5 = (usbc_DIEPDMA5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMA5_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DTXFSTS5  ------------------------------
// SVD Line: 28435

unsigned int usbc_DTXFSTS5 __AT (0x401809B8);



// ------------------------  Field Item: usbc_DTXFSTS5_INEPTxFSpcAvail  ---------------------------
// SVD Line: 28444

//  <item> SFDITEM_FIELD__usbc_DTXFSTS5_INEPTxFSpcAvail
//    <name> INEPTxFSpcAvail </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x401809B8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS5 >> 0) & 0xFFFF), ((usbc_DTXFSTS5 = (usbc_DTXFSTS5 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DTXFSTS5_DTXFSTS5_reserved_0  -------------------------
// SVD Line: 28450

//  <item> SFDITEM_FIELD__usbc_DTXFSTS5_DTXFSTS5_reserved_0
//    <name> DTXFSTS5_reserved_0 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x401809B8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DTXFSTS5 >> 16) & 0xFFFF), ((usbc_DTXFSTS5 = (usbc_DTXFSTS5 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DTXFSTS5  ---------------------------------
// SVD Line: 28435

//  <rtree> SFDITEM_REG__usbc_DTXFSTS5
//    <name> DTXFSTS5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401809B8) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DTXFSTS5 >> 0) & 0xFFFFFFFF), ((usbc_DTXFSTS5 = (usbc_DTXFSTS5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS5_INEPTxFSpcAvail </item>
//    <item> SFDITEM_FIELD__usbc_DTXFSTS5_DTXFSTS5_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DIEPDMAB5  -----------------------------
// SVD Line: 28458

unsigned int usbc_DIEPDMAB5 __AT (0x401809BC);



// ------------------------  Field Item: usbc_DIEPDMAB5_DMABufferAddr  ----------------------------
// SVD Line: 28467

//  <item> SFDITEM_FIELD__usbc_DIEPDMAB5_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401809BC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DIEPDMAB5 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB5 = (usbc_DIEPDMAB5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DIEPDMAB5  ---------------------------------
// SVD Line: 28458

//  <rtree> SFDITEM_REG__usbc_DIEPDMAB5
//    <name> DIEPDMAB5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x401809BC) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DIEPDMAB5 >> 0) & 0xFFFFFFFF), ((usbc_DIEPDMAB5 = (usbc_DIEPDMAB5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DIEPDMAB5_DMABufferAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPCTL0  ------------------------------
// SVD Line: 28475

unsigned int usbc_DOEPCTL0 __AT (0x40180B00);



// ------------------------------  Field Item: usbc_DOEPCTL0_MPS  ---------------------------------
// SVD Line: 28484

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40180B00) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL0 >> 0) & 0x3), ((usbc_DOEPCTL0 = (usbc_DOEPCTL0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL0_DOEPCTL0_reserved_0  -------------------------
// SVD Line: 28490

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_DOEPCTL0_reserved_0
//    <name> DOEPCTL0_reserved_0 </name>
//    <rw> 
//    <i> [Bits 14..2] RW (@ 0x40180B00) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPCTL0 >> 2) & 0x1FFF), ((usbc_DOEPCTL0 = (usbc_DOEPCTL0 & ~(0x1FFFUL << 2 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL0_USBActEP  -------------------------------
// SVD Line: 28496

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180B00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL0 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL0_DOEPCTL0_reserved_1  -------------------------
// SVD Line: 28502

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_DOEPCTL0_reserved_1
//    <name> DOEPCTL0_reserved_1 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180B00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL0 ) </loc>
//      <o.16..16> DOEPCTL0_reserved_1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL0_NAKSts  --------------------------------
// SVD Line: 28508

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180B00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL0 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL0_EPType  --------------------------------
// SVD Line: 28514

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180B00) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL0 >> 18) & 0x3), ((usbc_DOEPCTL0 = (usbc_DOEPCTL0 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DOEPCTL0_Snp  ---------------------------------
// SVD Line: 28520

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_Snp
//    <name> Snp </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180B00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL0 ) </loc>
//      <o.20..20> Snp
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL0_Stall  --------------------------------
// SVD Line: 28526

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180B00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL0 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL0_DOEPCTL0_reserved_2  -------------------------
// SVD Line: 28532

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_DOEPCTL0_reserved_2
//    <name> DOEPCTL0_reserved_2 </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40180B00) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL0 >> 22) & 0xF), ((usbc_DOEPCTL0 = (usbc_DOEPCTL0 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL0_CNAK  ---------------------------------
// SVD Line: 28538

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180B00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL0 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL0_SNAK  ---------------------------------
// SVD Line: 28544

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180B00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL0 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL0_DOEPCTL0_reserved_3  -------------------------
// SVD Line: 28550

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_DOEPCTL0_reserved_3
//    <name> DOEPCTL0_reserved_3 </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40180B00) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL0 >> 28) & 0x3), ((usbc_DOEPCTL0 = (usbc_DOEPCTL0 & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL0_EPDis  --------------------------------
// SVD Line: 28556

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180B00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL0 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL0_EPEna  --------------------------------
// SVD Line: 28562

//  <item> SFDITEM_FIELD__usbc_DOEPCTL0_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180B00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL0 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPCTL0  ---------------------------------
// SVD Line: 28475

//  <rtree> SFDITEM_REG__usbc_DOEPCTL0
//    <name> DOEPCTL0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B00) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPCTL0 >> 0) & 0xFFFFFFFF), ((usbc_DOEPCTL0 = (usbc_DOEPCTL0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_DOEPCTL0_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_DOEPCTL0_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_Snp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_DOEPCTL0_reserved_2 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_DOEPCTL0_reserved_3 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL0_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPINT0  ------------------------------
// SVD Line: 28570

unsigned int usbc_DOEPINT0 __AT (0x40180B08);



// ---------------------------  Field Item: usbc_DOEPINT0_XferCompl  ------------------------------
// SVD Line: 28579

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT0_EPDisbld  -------------------------------
// SVD Line: 28585

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT0_AHBErr  --------------------------------
// SVD Line: 28591

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPINT0_SetUp  --------------------------------
// SVD Line: 28597

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_SetUp
//    <name> SetUp </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.3..3> SetUp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT0_OUTTknEPdis  -----------------------------
// SVD Line: 28603

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_OUTTknEPdis
//    <name> OUTTknEPdis </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.4..4> OUTTknEPdis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT0_StsPhseRcvd  -----------------------------
// SVD Line: 28609

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_StsPhseRcvd
//    <name> StsPhseRcvd </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.5..5> StsPhseRcvd
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_DOEPINT0_Back2BackSETup  ----------------------------
// SVD Line: 28615

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_Back2BackSETup
//    <name> Back2BackSETup </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.6..6> Back2BackSETup
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT0_DOEPINT0_reserved_0  -------------------------
// SVD Line: 28621

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_DOEPINT0_reserved_0
//    <name> DOEPINT0_reserved_0 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.7..7> DOEPINT0_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT0_OutPktErr  ------------------------------
// SVD Line: 28627

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_OutPktErr
//    <name> OutPktErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.8..8> OutPktErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT0_BNAIntr  -------------------------------
// SVD Line: 28633

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT0_DOEPINT0_reserved_1  -------------------------
// SVD Line: 28639

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_DOEPINT0_reserved_1
//    <name> DOEPINT0_reserved_1 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.10..10> DOEPINT0_reserved_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT0_PktDrpSts  ------------------------------
// SVD Line: 28645

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT0_BbleErr  -------------------------------
// SVD Line: 28651

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT0_NAKIntrpt  ------------------------------
// SVD Line: 28657

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT0_NYETIntrpt  ------------------------------
// SVD Line: 28663

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT0_StupPktRcvd  -----------------------------
// SVD Line: 28669

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_StupPktRcvd
//    <name> StupPktRcvd </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180B08) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT0 ) </loc>
//      <o.15..15> StupPktRcvd
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT0_DOEPINT0_reserved_2  -------------------------
// SVD Line: 28675

//  <item> SFDITEM_FIELD__usbc_DOEPINT0_DOEPINT0_reserved_2
//    <name> DOEPINT0_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180B08) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPINT0 >> 16) & 0xFFFF), ((usbc_DOEPINT0 = (usbc_DOEPINT0 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPINT0  ---------------------------------
// SVD Line: 28570

//  <rtree> SFDITEM_REG__usbc_DOEPINT0
//    <name> DOEPINT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B08) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPINT0 >> 0) & 0xFFFFFFFF), ((usbc_DOEPINT0 = (usbc_DOEPINT0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_SetUp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_OUTTknEPdis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_StsPhseRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_Back2BackSETup </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_DOEPINT0_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_OutPktErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_DOEPINT0_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_StupPktRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT0_DOEPINT0_reserved_2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPTSIZ0  -----------------------------
// SVD Line: 28683

unsigned int usbc_DOEPTSIZ0 __AT (0x40180B10);



// ---------------------------  Field Item: usbc_DOEPTSIZ0_XferSize  ------------------------------
// SVD Line: 28692

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40180B10) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPTSIZ0 >> 0) & 0x7F), ((usbc_DOEPTSIZ0 = (usbc_DOEPTSIZ0 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DOEPTSIZ0_DOEPTSIZ0_reserved_0  ------------------------
// SVD Line: 28698

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_DOEPTSIZ0_reserved_0
//    <name> DOEPTSIZ0_reserved_0 </name>
//    <rw> 
//    <i> [Bits 18..7] RW (@ 0x40180B10) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPTSIZ0 >> 7) & 0xFFF), ((usbc_DOEPTSIZ0 = (usbc_DOEPTSIZ0 & ~(0xFFFUL << 7 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ0_PktCnt  -------------------------------
// SVD Line: 28704

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40180B10) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPTSIZ0 ) </loc>
//      <o.19..19> PktCnt
//    </check>
//  </item>
//  


// ---------------------  Field Item: usbc_DOEPTSIZ0_DOEPTSIZ0_reserved_1  ------------------------
// SVD Line: 28710

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_DOEPTSIZ0_reserved_1
//    <name> DOEPTSIZ0_reserved_1 </name>
//    <rw> 
//    <i> [Bits 28..20] RW (@ 0x40180B10) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPTSIZ0 >> 20) & 0x1FF), ((usbc_DOEPTSIZ0 = (usbc_DOEPTSIZ0 & ~(0x1FFUL << 20 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ0_SUPCnt  -------------------------------
// SVD Line: 28716

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_SUPCnt
//    <name> SUPCnt </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180B10) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPTSIZ0 >> 29) & 0x3), ((usbc_DOEPTSIZ0 = (usbc_DOEPTSIZ0 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DOEPTSIZ0_DOEPTSIZ0_reserved_2  ------------------------
// SVD Line: 28722

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_DOEPTSIZ0_reserved_2
//    <name> DOEPTSIZ0_reserved_2 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180B10) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPTSIZ0 ) </loc>
//      <o.31..31> DOEPTSIZ0_reserved_2
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPTSIZ0  ---------------------------------
// SVD Line: 28683

//  <rtree> SFDITEM_REG__usbc_DOEPTSIZ0
//    <name> DOEPTSIZ0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B10) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPTSIZ0 >> 0) & 0xFFFFFFFF), ((usbc_DOEPTSIZ0 = (usbc_DOEPTSIZ0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_DOEPTSIZ0_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_DOEPTSIZ0_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_SUPCnt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ0_DOEPTSIZ0_reserved_2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMA0  ------------------------------
// SVD Line: 28730

unsigned int usbc_DOEPDMA0 __AT (0x40180B14);



// ----------------------------  Field Item: usbc_DOEPDMA0_DMAAddr  -------------------------------
// SVD Line: 28739

//  <item> SFDITEM_FIELD__usbc_DOEPDMA0_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B14) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMA0 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA0 = (usbc_DOEPDMA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPDMA0  ---------------------------------
// SVD Line: 28730

//  <rtree> SFDITEM_REG__usbc_DOEPDMA0
//    <name> DOEPDMA0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B14) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMA0 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA0 = (usbc_DOEPDMA0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMA0_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMAB0  -----------------------------
// SVD Line: 28747

unsigned int usbc_DOEPDMAB0 __AT (0x40180B1C);



// ------------------------  Field Item: usbc_DOEPDMAB0_DMABufferAddr  ----------------------------
// SVD Line: 28756

//  <item> SFDITEM_FIELD__usbc_DOEPDMAB0_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B1C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMAB0 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB0 = (usbc_DOEPDMAB0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPDMAB0  ---------------------------------
// SVD Line: 28747

//  <rtree> SFDITEM_REG__usbc_DOEPDMAB0
//    <name> DOEPDMAB0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B1C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMAB0 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB0 = (usbc_DOEPDMAB0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMAB0_DMABufferAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPCTL1  ------------------------------
// SVD Line: 28764

unsigned int usbc_DOEPCTL1 __AT (0x40180B20);



// ------------------------------  Field Item: usbc_DOEPCTL1_MPS  ---------------------------------
// SVD Line: 28773

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180B20) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPCTL1 >> 0) & 0x7FF), ((usbc_DOEPCTL1 = (usbc_DOEPCTL1 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL1_DOEPCTL1_reserved_0  -------------------------
// SVD Line: 28779

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_DOEPCTL1_reserved_0
//    <name> DOEPCTL1_reserved_0 </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180B20) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL1 >> 11) & 0xF), ((usbc_DOEPCTL1 = (usbc_DOEPCTL1 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL1_USBActEP  -------------------------------
// SVD Line: 28785

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180B20) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL1 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL1_DPID  ---------------------------------
// SVD Line: 28791

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180B20) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL1 ) </loc>
//      <o.16..16> DPID
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL1_NAKSts  --------------------------------
// SVD Line: 28797

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180B20) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL1 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL1_EPType  --------------------------------
// SVD Line: 28803

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180B20) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL1 >> 18) & 0x3), ((usbc_DOEPCTL1 = (usbc_DOEPCTL1 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DOEPCTL1_Snp  ---------------------------------
// SVD Line: 28809

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_Snp
//    <name> Snp </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180B20) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL1 ) </loc>
//      <o.20..20> Snp
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL1_Stall  --------------------------------
// SVD Line: 28815

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180B20) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL1 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL1_DOEPCTL1_reserved_1  -------------------------
// SVD Line: 28821

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_DOEPCTL1_reserved_1
//    <name> DOEPCTL1_reserved_1 </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40180B20) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL1 >> 22) & 0xF), ((usbc_DOEPCTL1 = (usbc_DOEPCTL1 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL1_CNAK  ---------------------------------
// SVD Line: 28827

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180B20) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL1 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL1_SNAK  ---------------------------------
// SVD Line: 28833

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180B20) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL1 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL1_SetD0PID  -------------------------------
// SVD Line: 28839

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_SetD0PID
//    <name> SetD0PID </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40180B20) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL1 ) </loc>
//      <o.28..28> SetD0PID
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL1_SetD1PID  -------------------------------
// SVD Line: 28845

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_SetD1PID
//    <name> SetD1PID </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180B20) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL1 ) </loc>
//      <o.29..29> SetD1PID
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL1_EPDis  --------------------------------
// SVD Line: 28851

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180B20) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL1 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL1_EPEna  --------------------------------
// SVD Line: 28857

//  <item> SFDITEM_FIELD__usbc_DOEPCTL1_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180B20) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL1 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPCTL1  ---------------------------------
// SVD Line: 28764

//  <rtree> SFDITEM_REG__usbc_DOEPCTL1
//    <name> DOEPCTL1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B20) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPCTL1 >> 0) & 0xFFFFFFFF), ((usbc_DOEPCTL1 = (usbc_DOEPCTL1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_DOEPCTL1_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_DPID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_Snp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_DOEPCTL1_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_SetD0PID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_SetD1PID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL1_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPINT1  ------------------------------
// SVD Line: 28865

unsigned int usbc_DOEPINT1 __AT (0x40180B28);



// ---------------------------  Field Item: usbc_DOEPINT1_XferCompl  ------------------------------
// SVD Line: 28874

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT1_EPDisbld  -------------------------------
// SVD Line: 28880

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT1_AHBErr  --------------------------------
// SVD Line: 28886

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPINT1_SetUp  --------------------------------
// SVD Line: 28892

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_SetUp
//    <name> SetUp </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.3..3> SetUp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT1_OUTTknEPdis  -----------------------------
// SVD Line: 28898

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_OUTTknEPdis
//    <name> OUTTknEPdis </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.4..4> OUTTknEPdis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT1_StsPhseRcvd  -----------------------------
// SVD Line: 28904

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_StsPhseRcvd
//    <name> StsPhseRcvd </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.5..5> StsPhseRcvd
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_DOEPINT1_Back2BackSETup  ----------------------------
// SVD Line: 28910

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_Back2BackSETup
//    <name> Back2BackSETup </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.6..6> Back2BackSETup
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT1_DOEPINT1_reserved_0  -------------------------
// SVD Line: 28916

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_DOEPINT1_reserved_0
//    <name> DOEPINT1_reserved_0 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.7..7> DOEPINT1_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT1_OutPktErr  ------------------------------
// SVD Line: 28922

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_OutPktErr
//    <name> OutPktErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.8..8> OutPktErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT1_BNAIntr  -------------------------------
// SVD Line: 28928

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT1_DOEPINT1_reserved_1  -------------------------
// SVD Line: 28934

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_DOEPINT1_reserved_1
//    <name> DOEPINT1_reserved_1 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.10..10> DOEPINT1_reserved_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT1_PktDrpSts  ------------------------------
// SVD Line: 28940

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT1_BbleErr  -------------------------------
// SVD Line: 28946

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT1_NAKIntrpt  ------------------------------
// SVD Line: 28952

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT1_NYETIntrpt  ------------------------------
// SVD Line: 28958

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT1_StupPktRcvd  -----------------------------
// SVD Line: 28964

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_StupPktRcvd
//    <name> StupPktRcvd </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180B28) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT1 ) </loc>
//      <o.15..15> StupPktRcvd
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT1_DOEPINT1_reserved_2  -------------------------
// SVD Line: 28970

//  <item> SFDITEM_FIELD__usbc_DOEPINT1_DOEPINT1_reserved_2
//    <name> DOEPINT1_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180B28) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPINT1 >> 16) & 0xFFFF), ((usbc_DOEPINT1 = (usbc_DOEPINT1 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPINT1  ---------------------------------
// SVD Line: 28865

//  <rtree> SFDITEM_REG__usbc_DOEPINT1
//    <name> DOEPINT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B28) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPINT1 >> 0) & 0xFFFFFFFF), ((usbc_DOEPINT1 = (usbc_DOEPINT1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_SetUp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_OUTTknEPdis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_StsPhseRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_Back2BackSETup </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_DOEPINT1_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_OutPktErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_DOEPINT1_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_StupPktRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT1_DOEPINT1_reserved_2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPTSIZ1  -----------------------------
// SVD Line: 28978

unsigned int usbc_DOEPTSIZ1 __AT (0x40180B30);



// ---------------------------  Field Item: usbc_DOEPTSIZ1_XferSize  ------------------------------
// SVD Line: 28987

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ1_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180B30) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPTSIZ1 >> 0) & 0x7FFFF), ((usbc_DOEPTSIZ1 = (usbc_DOEPTSIZ1 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ1_PktCnt  -------------------------------
// SVD Line: 28993

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ1_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180B30) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPTSIZ1 >> 19) & 0x3FF), ((usbc_DOEPTSIZ1 = (usbc_DOEPTSIZ1 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ1_RxDPID  -------------------------------
// SVD Line: 28999

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ1_RxDPID
//    <name> RxDPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180B30) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPTSIZ1 >> 29) & 0x3), ((usbc_DOEPTSIZ1 = (usbc_DOEPTSIZ1 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DOEPTSIZ1_DOEPTSIZ1_reserved_0  ------------------------
// SVD Line: 29005

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ1_DOEPTSIZ1_reserved_0
//    <name> DOEPTSIZ1_reserved_0 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180B30) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPTSIZ1 ) </loc>
//      <o.31..31> DOEPTSIZ1_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPTSIZ1  ---------------------------------
// SVD Line: 28978

//  <rtree> SFDITEM_REG__usbc_DOEPTSIZ1
//    <name> DOEPTSIZ1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B30) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPTSIZ1 >> 0) & 0xFFFFFFFF), ((usbc_DOEPTSIZ1 = (usbc_DOEPTSIZ1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ1_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ1_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ1_RxDPID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ1_DOEPTSIZ1_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMA1  ------------------------------
// SVD Line: 29013

unsigned int usbc_DOEPDMA1 __AT (0x40180B34);



// ----------------------------  Field Item: usbc_DOEPDMA1_DMAAddr  -------------------------------
// SVD Line: 29022

//  <item> SFDITEM_FIELD__usbc_DOEPDMA1_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B34) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMA1 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA1 = (usbc_DOEPDMA1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPDMA1  ---------------------------------
// SVD Line: 29013

//  <rtree> SFDITEM_REG__usbc_DOEPDMA1
//    <name> DOEPDMA1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B34) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMA1 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA1 = (usbc_DOEPDMA1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMA1_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMAB1  -----------------------------
// SVD Line: 29030

unsigned int usbc_DOEPDMAB1 __AT (0x40180B3C);



// ------------------------  Field Item: usbc_DOEPDMAB1_DMABufferAddr  ----------------------------
// SVD Line: 29039

//  <item> SFDITEM_FIELD__usbc_DOEPDMAB1_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B3C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMAB1 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB1 = (usbc_DOEPDMAB1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPDMAB1  ---------------------------------
// SVD Line: 29030

//  <rtree> SFDITEM_REG__usbc_DOEPDMAB1
//    <name> DOEPDMAB1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B3C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMAB1 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB1 = (usbc_DOEPDMAB1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMAB1_DMABufferAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPCTL2  ------------------------------
// SVD Line: 29047

unsigned int usbc_DOEPCTL2 __AT (0x40180B40);



// ------------------------------  Field Item: usbc_DOEPCTL2_MPS  ---------------------------------
// SVD Line: 29056

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180B40) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPCTL2 >> 0) & 0x7FF), ((usbc_DOEPCTL2 = (usbc_DOEPCTL2 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL2_DOEPCTL2_reserved_0  -------------------------
// SVD Line: 29062

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_DOEPCTL2_reserved_0
//    <name> DOEPCTL2_reserved_0 </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180B40) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL2 >> 11) & 0xF), ((usbc_DOEPCTL2 = (usbc_DOEPCTL2 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL2_USBActEP  -------------------------------
// SVD Line: 29068

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180B40) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL2 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL2_DPID  ---------------------------------
// SVD Line: 29074

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180B40) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL2 ) </loc>
//      <o.16..16> DPID
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL2_NAKSts  --------------------------------
// SVD Line: 29080

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180B40) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL2 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL2_EPType  --------------------------------
// SVD Line: 29086

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180B40) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL2 >> 18) & 0x3), ((usbc_DOEPCTL2 = (usbc_DOEPCTL2 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DOEPCTL2_Snp  ---------------------------------
// SVD Line: 29092

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_Snp
//    <name> Snp </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180B40) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL2 ) </loc>
//      <o.20..20> Snp
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL2_Stall  --------------------------------
// SVD Line: 29098

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180B40) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL2 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL2_DOEPCTL2_reserved_1  -------------------------
// SVD Line: 29104

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_DOEPCTL2_reserved_1
//    <name> DOEPCTL2_reserved_1 </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40180B40) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL2 >> 22) & 0xF), ((usbc_DOEPCTL2 = (usbc_DOEPCTL2 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL2_CNAK  ---------------------------------
// SVD Line: 29110

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180B40) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL2 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL2_SNAK  ---------------------------------
// SVD Line: 29116

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180B40) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL2 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL2_SetD0PID  -------------------------------
// SVD Line: 29122

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_SetD0PID
//    <name> SetD0PID </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40180B40) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL2 ) </loc>
//      <o.28..28> SetD0PID
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL2_SetD1PID  -------------------------------
// SVD Line: 29128

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_SetD1PID
//    <name> SetD1PID </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180B40) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL2 ) </loc>
//      <o.29..29> SetD1PID
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL2_EPDis  --------------------------------
// SVD Line: 29134

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180B40) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL2 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL2_EPEna  --------------------------------
// SVD Line: 29140

//  <item> SFDITEM_FIELD__usbc_DOEPCTL2_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180B40) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL2 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPCTL2  ---------------------------------
// SVD Line: 29047

//  <rtree> SFDITEM_REG__usbc_DOEPCTL2
//    <name> DOEPCTL2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B40) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPCTL2 >> 0) & 0xFFFFFFFF), ((usbc_DOEPCTL2 = (usbc_DOEPCTL2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_DOEPCTL2_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_DPID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_Snp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_DOEPCTL2_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_SetD0PID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_SetD1PID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL2_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPINT2  ------------------------------
// SVD Line: 29148

unsigned int usbc_DOEPINT2 __AT (0x40180B48);



// ---------------------------  Field Item: usbc_DOEPINT2_XferCompl  ------------------------------
// SVD Line: 29157

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT2_EPDisbld  -------------------------------
// SVD Line: 29163

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT2_AHBErr  --------------------------------
// SVD Line: 29169

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPINT2_SetUp  --------------------------------
// SVD Line: 29175

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_SetUp
//    <name> SetUp </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.3..3> SetUp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT2_OUTTknEPdis  -----------------------------
// SVD Line: 29181

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_OUTTknEPdis
//    <name> OUTTknEPdis </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.4..4> OUTTknEPdis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT2_StsPhseRcvd  -----------------------------
// SVD Line: 29187

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_StsPhseRcvd
//    <name> StsPhseRcvd </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.5..5> StsPhseRcvd
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_DOEPINT2_Back2BackSETup  ----------------------------
// SVD Line: 29193

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_Back2BackSETup
//    <name> Back2BackSETup </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.6..6> Back2BackSETup
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT2_DOEPINT2_reserved_0  -------------------------
// SVD Line: 29199

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_DOEPINT2_reserved_0
//    <name> DOEPINT2_reserved_0 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.7..7> DOEPINT2_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT2_OutPktErr  ------------------------------
// SVD Line: 29205

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_OutPktErr
//    <name> OutPktErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.8..8> OutPktErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT2_BNAIntr  -------------------------------
// SVD Line: 29211

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT2_DOEPINT2_reserved_1  -------------------------
// SVD Line: 29217

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_DOEPINT2_reserved_1
//    <name> DOEPINT2_reserved_1 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.10..10> DOEPINT2_reserved_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT2_PktDrpSts  ------------------------------
// SVD Line: 29223

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT2_BbleErr  -------------------------------
// SVD Line: 29229

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT2_NAKIntrpt  ------------------------------
// SVD Line: 29235

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT2_NYETIntrpt  ------------------------------
// SVD Line: 29241

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT2_StupPktRcvd  -----------------------------
// SVD Line: 29247

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_StupPktRcvd
//    <name> StupPktRcvd </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180B48) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT2 ) </loc>
//      <o.15..15> StupPktRcvd
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT2_DOEPINT2_reserved_2  -------------------------
// SVD Line: 29253

//  <item> SFDITEM_FIELD__usbc_DOEPINT2_DOEPINT2_reserved_2
//    <name> DOEPINT2_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180B48) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPINT2 >> 16) & 0xFFFF), ((usbc_DOEPINT2 = (usbc_DOEPINT2 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPINT2  ---------------------------------
// SVD Line: 29148

//  <rtree> SFDITEM_REG__usbc_DOEPINT2
//    <name> DOEPINT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B48) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPINT2 >> 0) & 0xFFFFFFFF), ((usbc_DOEPINT2 = (usbc_DOEPINT2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_SetUp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_OUTTknEPdis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_StsPhseRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_Back2BackSETup </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_DOEPINT2_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_OutPktErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_DOEPINT2_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_StupPktRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT2_DOEPINT2_reserved_2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPTSIZ2  -----------------------------
// SVD Line: 29261

unsigned int usbc_DOEPTSIZ2 __AT (0x40180B50);



// ---------------------------  Field Item: usbc_DOEPTSIZ2_XferSize  ------------------------------
// SVD Line: 29270

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ2_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180B50) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPTSIZ2 >> 0) & 0x7FFFF), ((usbc_DOEPTSIZ2 = (usbc_DOEPTSIZ2 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ2_PktCnt  -------------------------------
// SVD Line: 29276

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ2_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180B50) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPTSIZ2 >> 19) & 0x3FF), ((usbc_DOEPTSIZ2 = (usbc_DOEPTSIZ2 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ2_RxDPID  -------------------------------
// SVD Line: 29282

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ2_RxDPID
//    <name> RxDPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180B50) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPTSIZ2 >> 29) & 0x3), ((usbc_DOEPTSIZ2 = (usbc_DOEPTSIZ2 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DOEPTSIZ2_DOEPTSIZ2_reserved_0  ------------------------
// SVD Line: 29288

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ2_DOEPTSIZ2_reserved_0
//    <name> DOEPTSIZ2_reserved_0 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180B50) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPTSIZ2 ) </loc>
//      <o.31..31> DOEPTSIZ2_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPTSIZ2  ---------------------------------
// SVD Line: 29261

//  <rtree> SFDITEM_REG__usbc_DOEPTSIZ2
//    <name> DOEPTSIZ2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B50) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPTSIZ2 >> 0) & 0xFFFFFFFF), ((usbc_DOEPTSIZ2 = (usbc_DOEPTSIZ2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ2_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ2_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ2_RxDPID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ2_DOEPTSIZ2_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMA2  ------------------------------
// SVD Line: 29296

unsigned int usbc_DOEPDMA2 __AT (0x40180B54);



// ----------------------------  Field Item: usbc_DOEPDMA2_DMAAddr  -------------------------------
// SVD Line: 29305

//  <item> SFDITEM_FIELD__usbc_DOEPDMA2_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B54) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMA2 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA2 = (usbc_DOEPDMA2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPDMA2  ---------------------------------
// SVD Line: 29296

//  <rtree> SFDITEM_REG__usbc_DOEPDMA2
//    <name> DOEPDMA2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B54) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMA2 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA2 = (usbc_DOEPDMA2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMA2_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMAB2  -----------------------------
// SVD Line: 29313

unsigned int usbc_DOEPDMAB2 __AT (0x40180B5C);



// ------------------------  Field Item: usbc_DOEPDMAB2_DMABufferAddr  ----------------------------
// SVD Line: 29322

//  <item> SFDITEM_FIELD__usbc_DOEPDMAB2_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B5C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMAB2 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB2 = (usbc_DOEPDMAB2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPDMAB2  ---------------------------------
// SVD Line: 29313

//  <rtree> SFDITEM_REG__usbc_DOEPDMAB2
//    <name> DOEPDMAB2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B5C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMAB2 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB2 = (usbc_DOEPDMAB2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMAB2_DMABufferAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPCTL3  ------------------------------
// SVD Line: 29330

unsigned int usbc_DOEPCTL3 __AT (0x40180B60);



// ------------------------------  Field Item: usbc_DOEPCTL3_MPS  ---------------------------------
// SVD Line: 29339

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180B60) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPCTL3 >> 0) & 0x7FF), ((usbc_DOEPCTL3 = (usbc_DOEPCTL3 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL3_DOEPCTL3_reserved_0  -------------------------
// SVD Line: 29345

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_DOEPCTL3_reserved_0
//    <name> DOEPCTL3_reserved_0 </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180B60) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL3 >> 11) & 0xF), ((usbc_DOEPCTL3 = (usbc_DOEPCTL3 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL3_USBActEP  -------------------------------
// SVD Line: 29351

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180B60) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL3 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL3_DPID  ---------------------------------
// SVD Line: 29357

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180B60) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL3 ) </loc>
//      <o.16..16> DPID
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL3_NAKSts  --------------------------------
// SVD Line: 29363

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180B60) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL3 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL3_EPType  --------------------------------
// SVD Line: 29369

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180B60) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL3 >> 18) & 0x3), ((usbc_DOEPCTL3 = (usbc_DOEPCTL3 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DOEPCTL3_Snp  ---------------------------------
// SVD Line: 29375

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_Snp
//    <name> Snp </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180B60) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL3 ) </loc>
//      <o.20..20> Snp
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL3_Stall  --------------------------------
// SVD Line: 29381

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180B60) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL3 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL3_DOEPCTL3_reserved_1  -------------------------
// SVD Line: 29387

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_DOEPCTL3_reserved_1
//    <name> DOEPCTL3_reserved_1 </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40180B60) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL3 >> 22) & 0xF), ((usbc_DOEPCTL3 = (usbc_DOEPCTL3 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL3_CNAK  ---------------------------------
// SVD Line: 29393

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180B60) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL3 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL3_SNAK  ---------------------------------
// SVD Line: 29399

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180B60) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL3 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL3_SetD0PID  -------------------------------
// SVD Line: 29405

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_SetD0PID
//    <name> SetD0PID </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40180B60) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL3 ) </loc>
//      <o.28..28> SetD0PID
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL3_SetD1PID  -------------------------------
// SVD Line: 29411

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_SetD1PID
//    <name> SetD1PID </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180B60) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL3 ) </loc>
//      <o.29..29> SetD1PID
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL3_EPDis  --------------------------------
// SVD Line: 29417

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180B60) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL3 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL3_EPEna  --------------------------------
// SVD Line: 29423

//  <item> SFDITEM_FIELD__usbc_DOEPCTL3_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180B60) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL3 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPCTL3  ---------------------------------
// SVD Line: 29330

//  <rtree> SFDITEM_REG__usbc_DOEPCTL3
//    <name> DOEPCTL3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B60) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPCTL3 >> 0) & 0xFFFFFFFF), ((usbc_DOEPCTL3 = (usbc_DOEPCTL3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_DOEPCTL3_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_DPID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_Snp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_DOEPCTL3_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_SetD0PID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_SetD1PID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL3_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPINT3  ------------------------------
// SVD Line: 29431

unsigned int usbc_DOEPINT3 __AT (0x40180B68);



// ---------------------------  Field Item: usbc_DOEPINT3_XferCompl  ------------------------------
// SVD Line: 29440

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT3_EPDisbld  -------------------------------
// SVD Line: 29446

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT3_AHBErr  --------------------------------
// SVD Line: 29452

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPINT3_SetUp  --------------------------------
// SVD Line: 29458

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_SetUp
//    <name> SetUp </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.3..3> SetUp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT3_OUTTknEPdis  -----------------------------
// SVD Line: 29464

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_OUTTknEPdis
//    <name> OUTTknEPdis </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.4..4> OUTTknEPdis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT3_StsPhseRcvd  -----------------------------
// SVD Line: 29470

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_StsPhseRcvd
//    <name> StsPhseRcvd </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.5..5> StsPhseRcvd
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_DOEPINT3_Back2BackSETup  ----------------------------
// SVD Line: 29476

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_Back2BackSETup
//    <name> Back2BackSETup </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.6..6> Back2BackSETup
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT3_DOEPINT3_reserved_0  -------------------------
// SVD Line: 29482

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_DOEPINT3_reserved_0
//    <name> DOEPINT3_reserved_0 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.7..7> DOEPINT3_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT3_OutPktErr  ------------------------------
// SVD Line: 29488

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_OutPktErr
//    <name> OutPktErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.8..8> OutPktErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT3_BNAIntr  -------------------------------
// SVD Line: 29494

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT3_DOEPINT3_reserved_1  -------------------------
// SVD Line: 29500

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_DOEPINT3_reserved_1
//    <name> DOEPINT3_reserved_1 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.10..10> DOEPINT3_reserved_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT3_PktDrpSts  ------------------------------
// SVD Line: 29506

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT3_BbleErr  -------------------------------
// SVD Line: 29512

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT3_NAKIntrpt  ------------------------------
// SVD Line: 29518

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT3_NYETIntrpt  ------------------------------
// SVD Line: 29524

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT3_StupPktRcvd  -----------------------------
// SVD Line: 29530

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_StupPktRcvd
//    <name> StupPktRcvd </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180B68) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT3 ) </loc>
//      <o.15..15> StupPktRcvd
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT3_DOEPINT3_reserved_2  -------------------------
// SVD Line: 29536

//  <item> SFDITEM_FIELD__usbc_DOEPINT3_DOEPINT3_reserved_2
//    <name> DOEPINT3_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180B68) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPINT3 >> 16) & 0xFFFF), ((usbc_DOEPINT3 = (usbc_DOEPINT3 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPINT3  ---------------------------------
// SVD Line: 29431

//  <rtree> SFDITEM_REG__usbc_DOEPINT3
//    <name> DOEPINT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B68) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPINT3 >> 0) & 0xFFFFFFFF), ((usbc_DOEPINT3 = (usbc_DOEPINT3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_SetUp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_OUTTknEPdis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_StsPhseRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_Back2BackSETup </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_DOEPINT3_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_OutPktErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_DOEPINT3_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_StupPktRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT3_DOEPINT3_reserved_2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPTSIZ3  -----------------------------
// SVD Line: 29544

unsigned int usbc_DOEPTSIZ3 __AT (0x40180B70);



// ---------------------------  Field Item: usbc_DOEPTSIZ3_XferSize  ------------------------------
// SVD Line: 29553

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ3_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180B70) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPTSIZ3 >> 0) & 0x7FFFF), ((usbc_DOEPTSIZ3 = (usbc_DOEPTSIZ3 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ3_PktCnt  -------------------------------
// SVD Line: 29559

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ3_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180B70) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPTSIZ3 >> 19) & 0x3FF), ((usbc_DOEPTSIZ3 = (usbc_DOEPTSIZ3 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ3_RxDPID  -------------------------------
// SVD Line: 29565

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ3_RxDPID
//    <name> RxDPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180B70) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPTSIZ3 >> 29) & 0x3), ((usbc_DOEPTSIZ3 = (usbc_DOEPTSIZ3 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DOEPTSIZ3_DOEPTSIZ3_reserved_0  ------------------------
// SVD Line: 29571

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ3_DOEPTSIZ3_reserved_0
//    <name> DOEPTSIZ3_reserved_0 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180B70) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPTSIZ3 ) </loc>
//      <o.31..31> DOEPTSIZ3_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPTSIZ3  ---------------------------------
// SVD Line: 29544

//  <rtree> SFDITEM_REG__usbc_DOEPTSIZ3
//    <name> DOEPTSIZ3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B70) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPTSIZ3 >> 0) & 0xFFFFFFFF), ((usbc_DOEPTSIZ3 = (usbc_DOEPTSIZ3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ3_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ3_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ3_RxDPID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ3_DOEPTSIZ3_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMA3  ------------------------------
// SVD Line: 29579

unsigned int usbc_DOEPDMA3 __AT (0x40180B74);



// ----------------------------  Field Item: usbc_DOEPDMA3_DMAAddr  -------------------------------
// SVD Line: 29588

//  <item> SFDITEM_FIELD__usbc_DOEPDMA3_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B74) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMA3 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA3 = (usbc_DOEPDMA3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPDMA3  ---------------------------------
// SVD Line: 29579

//  <rtree> SFDITEM_REG__usbc_DOEPDMA3
//    <name> DOEPDMA3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B74) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMA3 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA3 = (usbc_DOEPDMA3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMA3_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMAB3  -----------------------------
// SVD Line: 29596

unsigned int usbc_DOEPDMAB3 __AT (0x40180B7C);



// ------------------------  Field Item: usbc_DOEPDMAB3_DMABufferAddr  ----------------------------
// SVD Line: 29605

//  <item> SFDITEM_FIELD__usbc_DOEPDMAB3_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B7C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMAB3 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB3 = (usbc_DOEPDMAB3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPDMAB3  ---------------------------------
// SVD Line: 29596

//  <rtree> SFDITEM_REG__usbc_DOEPDMAB3
//    <name> DOEPDMAB3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B7C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMAB3 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB3 = (usbc_DOEPDMAB3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMAB3_DMABufferAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPCTL4  ------------------------------
// SVD Line: 29613

unsigned int usbc_DOEPCTL4 __AT (0x40180B80);



// ------------------------------  Field Item: usbc_DOEPCTL4_MPS  ---------------------------------
// SVD Line: 29622

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180B80) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPCTL4 >> 0) & 0x7FF), ((usbc_DOEPCTL4 = (usbc_DOEPCTL4 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL4_DOEPCTL4_reserved_0  -------------------------
// SVD Line: 29628

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_DOEPCTL4_reserved_0
//    <name> DOEPCTL4_reserved_0 </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180B80) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL4 >> 11) & 0xF), ((usbc_DOEPCTL4 = (usbc_DOEPCTL4 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL4_USBActEP  -------------------------------
// SVD Line: 29634

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180B80) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL4 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL4_DPID  ---------------------------------
// SVD Line: 29640

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180B80) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL4 ) </loc>
//      <o.16..16> DPID
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL4_NAKSts  --------------------------------
// SVD Line: 29646

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180B80) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL4 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL4_EPType  --------------------------------
// SVD Line: 29652

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180B80) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL4 >> 18) & 0x3), ((usbc_DOEPCTL4 = (usbc_DOEPCTL4 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DOEPCTL4_Snp  ---------------------------------
// SVD Line: 29658

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_Snp
//    <name> Snp </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180B80) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL4 ) </loc>
//      <o.20..20> Snp
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL4_Stall  --------------------------------
// SVD Line: 29664

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180B80) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL4 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL4_DOEPCTL4_reserved_1  -------------------------
// SVD Line: 29670

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_DOEPCTL4_reserved_1
//    <name> DOEPCTL4_reserved_1 </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40180B80) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL4 >> 22) & 0xF), ((usbc_DOEPCTL4 = (usbc_DOEPCTL4 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL4_CNAK  ---------------------------------
// SVD Line: 29676

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180B80) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL4 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL4_SNAK  ---------------------------------
// SVD Line: 29682

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180B80) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL4 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL4_SetD0PID  -------------------------------
// SVD Line: 29688

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_SetD0PID
//    <name> SetD0PID </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40180B80) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL4 ) </loc>
//      <o.28..28> SetD0PID
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL4_SetD1PID  -------------------------------
// SVD Line: 29694

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_SetD1PID
//    <name> SetD1PID </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180B80) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL4 ) </loc>
//      <o.29..29> SetD1PID
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL4_EPDis  --------------------------------
// SVD Line: 29700

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180B80) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL4 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL4_EPEna  --------------------------------
// SVD Line: 29706

//  <item> SFDITEM_FIELD__usbc_DOEPCTL4_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180B80) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL4 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPCTL4  ---------------------------------
// SVD Line: 29613

//  <rtree> SFDITEM_REG__usbc_DOEPCTL4
//    <name> DOEPCTL4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B80) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPCTL4 >> 0) & 0xFFFFFFFF), ((usbc_DOEPCTL4 = (usbc_DOEPCTL4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_DOEPCTL4_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_DPID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_Snp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_DOEPCTL4_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_SetD0PID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_SetD1PID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL4_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPINT4  ------------------------------
// SVD Line: 29714

unsigned int usbc_DOEPINT4 __AT (0x40180B88);



// ---------------------------  Field Item: usbc_DOEPINT4_XferCompl  ------------------------------
// SVD Line: 29723

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT4_EPDisbld  -------------------------------
// SVD Line: 29729

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT4_AHBErr  --------------------------------
// SVD Line: 29735

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPINT4_SetUp  --------------------------------
// SVD Line: 29741

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_SetUp
//    <name> SetUp </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.3..3> SetUp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT4_OUTTknEPdis  -----------------------------
// SVD Line: 29747

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_OUTTknEPdis
//    <name> OUTTknEPdis </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.4..4> OUTTknEPdis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT4_StsPhseRcvd  -----------------------------
// SVD Line: 29753

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_StsPhseRcvd
//    <name> StsPhseRcvd </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.5..5> StsPhseRcvd
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_DOEPINT4_Back2BackSETup  ----------------------------
// SVD Line: 29759

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_Back2BackSETup
//    <name> Back2BackSETup </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.6..6> Back2BackSETup
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT4_DOEPINT4_reserved_0  -------------------------
// SVD Line: 29765

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_DOEPINT4_reserved_0
//    <name> DOEPINT4_reserved_0 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.7..7> DOEPINT4_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT4_OutPktErr  ------------------------------
// SVD Line: 29771

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_OutPktErr
//    <name> OutPktErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.8..8> OutPktErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT4_BNAIntr  -------------------------------
// SVD Line: 29777

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT4_DOEPINT4_reserved_1  -------------------------
// SVD Line: 29783

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_DOEPINT4_reserved_1
//    <name> DOEPINT4_reserved_1 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.10..10> DOEPINT4_reserved_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT4_PktDrpSts  ------------------------------
// SVD Line: 29789

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT4_BbleErr  -------------------------------
// SVD Line: 29795

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT4_NAKIntrpt  ------------------------------
// SVD Line: 29801

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT4_NYETIntrpt  ------------------------------
// SVD Line: 29807

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT4_StupPktRcvd  -----------------------------
// SVD Line: 29813

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_StupPktRcvd
//    <name> StupPktRcvd </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180B88) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT4 ) </loc>
//      <o.15..15> StupPktRcvd
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT4_DOEPINT4_reserved_2  -------------------------
// SVD Line: 29819

//  <item> SFDITEM_FIELD__usbc_DOEPINT4_DOEPINT4_reserved_2
//    <name> DOEPINT4_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180B88) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPINT4 >> 16) & 0xFFFF), ((usbc_DOEPINT4 = (usbc_DOEPINT4 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPINT4  ---------------------------------
// SVD Line: 29714

//  <rtree> SFDITEM_REG__usbc_DOEPINT4
//    <name> DOEPINT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B88) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPINT4 >> 0) & 0xFFFFFFFF), ((usbc_DOEPINT4 = (usbc_DOEPINT4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_SetUp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_OUTTknEPdis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_StsPhseRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_Back2BackSETup </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_DOEPINT4_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_OutPktErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_DOEPINT4_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_StupPktRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT4_DOEPINT4_reserved_2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPTSIZ4  -----------------------------
// SVD Line: 29827

unsigned int usbc_DOEPTSIZ4 __AT (0x40180B90);



// ---------------------------  Field Item: usbc_DOEPTSIZ4_XferSize  ------------------------------
// SVD Line: 29836

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ4_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180B90) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPTSIZ4 >> 0) & 0x7FFFF), ((usbc_DOEPTSIZ4 = (usbc_DOEPTSIZ4 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ4_PktCnt  -------------------------------
// SVD Line: 29842

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ4_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180B90) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPTSIZ4 >> 19) & 0x3FF), ((usbc_DOEPTSIZ4 = (usbc_DOEPTSIZ4 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ4_RxDPID  -------------------------------
// SVD Line: 29848

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ4_RxDPID
//    <name> RxDPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180B90) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPTSIZ4 >> 29) & 0x3), ((usbc_DOEPTSIZ4 = (usbc_DOEPTSIZ4 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DOEPTSIZ4_DOEPTSIZ4_reserved_0  ------------------------
// SVD Line: 29854

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ4_DOEPTSIZ4_reserved_0
//    <name> DOEPTSIZ4_reserved_0 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180B90) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPTSIZ4 ) </loc>
//      <o.31..31> DOEPTSIZ4_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPTSIZ4  ---------------------------------
// SVD Line: 29827

//  <rtree> SFDITEM_REG__usbc_DOEPTSIZ4
//    <name> DOEPTSIZ4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B90) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPTSIZ4 >> 0) & 0xFFFFFFFF), ((usbc_DOEPTSIZ4 = (usbc_DOEPTSIZ4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ4_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ4_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ4_RxDPID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ4_DOEPTSIZ4_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMA4  ------------------------------
// SVD Line: 29862

unsigned int usbc_DOEPDMA4 __AT (0x40180B94);



// ----------------------------  Field Item: usbc_DOEPDMA4_DMAAddr  -------------------------------
// SVD Line: 29871

//  <item> SFDITEM_FIELD__usbc_DOEPDMA4_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B94) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMA4 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA4 = (usbc_DOEPDMA4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPDMA4  ---------------------------------
// SVD Line: 29862

//  <rtree> SFDITEM_REG__usbc_DOEPDMA4
//    <name> DOEPDMA4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B94) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMA4 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA4 = (usbc_DOEPDMA4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMA4_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMAB4  -----------------------------
// SVD Line: 29879

unsigned int usbc_DOEPDMAB4 __AT (0x40180B9C);



// ------------------------  Field Item: usbc_DOEPDMAB4_DMABufferAddr  ----------------------------
// SVD Line: 29888

//  <item> SFDITEM_FIELD__usbc_DOEPDMAB4_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B9C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMAB4 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB4 = (usbc_DOEPDMAB4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPDMAB4  ---------------------------------
// SVD Line: 29879

//  <rtree> SFDITEM_REG__usbc_DOEPDMAB4
//    <name> DOEPDMAB4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180B9C) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMAB4 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB4 = (usbc_DOEPDMAB4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMAB4_DMABufferAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPCTL5  ------------------------------
// SVD Line: 29896

unsigned int usbc_DOEPCTL5 __AT (0x40180BA0);



// ------------------------------  Field Item: usbc_DOEPCTL5_MPS  ---------------------------------
// SVD Line: 29905

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_MPS
//    <name> MPS </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x40180BA0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPCTL5 >> 0) & 0x7FF), ((usbc_DOEPCTL5 = (usbc_DOEPCTL5 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL5_DOEPCTL5_reserved_0  -------------------------
// SVD Line: 29911

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_DOEPCTL5_reserved_0
//    <name> DOEPCTL5_reserved_0 </name>
//    <rw> 
//    <i> [Bits 14..11] RW (@ 0x40180BA0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL5 >> 11) & 0xF), ((usbc_DOEPCTL5 = (usbc_DOEPCTL5 & ~(0xFUL << 11 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL5_USBActEP  -------------------------------
// SVD Line: 29917

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_USBActEP
//    <name> USBActEP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180BA0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL5 ) </loc>
//      <o.15..15> USBActEP
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL5_DPID  ---------------------------------
// SVD Line: 29923

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_DPID
//    <name> DPID </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40180BA0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL5 ) </loc>
//      <o.16..16> DPID
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL5_NAKSts  --------------------------------
// SVD Line: 29929

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_NAKSts
//    <name> NAKSts </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40180BA0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL5 ) </loc>
//      <o.17..17> NAKSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPCTL5_EPType  --------------------------------
// SVD Line: 29935

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_EPType
//    <name> EPType </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40180BA0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL5 >> 18) & 0x3), ((usbc_DOEPCTL5 = (usbc_DOEPCTL5 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: usbc_DOEPCTL5_Snp  ---------------------------------
// SVD Line: 29941

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_Snp
//    <name> Snp </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40180BA0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL5 ) </loc>
//      <o.20..20> Snp
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL5_Stall  --------------------------------
// SVD Line: 29947

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_Stall
//    <name> Stall </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40180BA0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL5 ) </loc>
//      <o.21..21> Stall
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPCTL5_DOEPCTL5_reserved_1  -------------------------
// SVD Line: 29953

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_DOEPCTL5_reserved_1
//    <name> DOEPCTL5_reserved_1 </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x40180BA0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPCTL5 >> 22) & 0xF), ((usbc_DOEPCTL5 = (usbc_DOEPCTL5 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL5_CNAK  ---------------------------------
// SVD Line: 29959

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_CNAK
//    <name> CNAK </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40180BA0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL5 ) </loc>
//      <o.26..26> CNAK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL5_SNAK  ---------------------------------
// SVD Line: 29965

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_SNAK
//    <name> SNAK </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40180BA0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL5 ) </loc>
//      <o.27..27> SNAK
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL5_SetD0PID  -------------------------------
// SVD Line: 29971

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_SetD0PID
//    <name> SetD0PID </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40180BA0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL5 ) </loc>
//      <o.28..28> SetD0PID
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPCTL5_SetD1PID  -------------------------------
// SVD Line: 29977

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_SetD1PID
//    <name> SetD1PID </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40180BA0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL5 ) </loc>
//      <o.29..29> SetD1PID
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL5_EPDis  --------------------------------
// SVD Line: 29983

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_EPDis
//    <name> EPDis </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40180BA0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL5 ) </loc>
//      <o.30..30> EPDis
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPCTL5_EPEna  --------------------------------
// SVD Line: 29989

//  <item> SFDITEM_FIELD__usbc_DOEPCTL5_EPEna
//    <name> EPEna </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180BA0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPCTL5 ) </loc>
//      <o.31..31> EPEna
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPCTL5  ---------------------------------
// SVD Line: 29896

//  <rtree> SFDITEM_REG__usbc_DOEPCTL5
//    <name> DOEPCTL5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180BA0) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPCTL5 >> 0) & 0xFFFFFFFF), ((usbc_DOEPCTL5 = (usbc_DOEPCTL5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_MPS </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_DOEPCTL5_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_USBActEP </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_DPID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_NAKSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_EPType </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_Snp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_Stall </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_DOEPCTL5_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_CNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_SNAK </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_SetD0PID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_SetD1PID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_EPDis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPCTL5_EPEna </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPINT5  ------------------------------
// SVD Line: 29997

unsigned int usbc_DOEPINT5 __AT (0x40180BA8);



// ---------------------------  Field Item: usbc_DOEPINT5_XferCompl  ------------------------------
// SVD Line: 30006

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_XferCompl
//    <name> XferCompl </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.0..0> XferCompl
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT5_EPDisbld  -------------------------------
// SVD Line: 30012

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_EPDisbld
//    <name> EPDisbld </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.1..1> EPDisbld
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT5_AHBErr  --------------------------------
// SVD Line: 30018

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_AHBErr
//    <name> AHBErr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.2..2> AHBErr
//    </check>
//  </item>
//  


// -----------------------------  Field Item: usbc_DOEPINT5_SetUp  --------------------------------
// SVD Line: 30024

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_SetUp
//    <name> SetUp </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.3..3> SetUp
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT5_OUTTknEPdis  -----------------------------
// SVD Line: 30030

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_OUTTknEPdis
//    <name> OUTTknEPdis </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.4..4> OUTTknEPdis
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT5_StsPhseRcvd  -----------------------------
// SVD Line: 30036

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_StsPhseRcvd
//    <name> StsPhseRcvd </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.5..5> StsPhseRcvd
//    </check>
//  </item>
//  


// ------------------------  Field Item: usbc_DOEPINT5_Back2BackSETup  ----------------------------
// SVD Line: 30042

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_Back2BackSETup
//    <name> Back2BackSETup </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.6..6> Back2BackSETup
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT5_DOEPINT5_reserved_0  -------------------------
// SVD Line: 30048

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_DOEPINT5_reserved_0
//    <name> DOEPINT5_reserved_0 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.7..7> DOEPINT5_reserved_0
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT5_OutPktErr  ------------------------------
// SVD Line: 30054

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_OutPktErr
//    <name> OutPktErr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.8..8> OutPktErr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT5_BNAIntr  -------------------------------
// SVD Line: 30060

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_BNAIntr
//    <name> BNAIntr </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.9..9> BNAIntr
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT5_DOEPINT5_reserved_1  -------------------------
// SVD Line: 30066

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_DOEPINT5_reserved_1
//    <name> DOEPINT5_reserved_1 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.10..10> DOEPINT5_reserved_1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT5_PktDrpSts  ------------------------------
// SVD Line: 30072

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_PktDrpSts
//    <name> PktDrpSts </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.11..11> PktDrpSts
//    </check>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPINT5_BbleErr  -------------------------------
// SVD Line: 30078

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_BbleErr
//    <name> BbleErr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.12..12> BbleErr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: usbc_DOEPINT5_NAKIntrpt  ------------------------------
// SVD Line: 30084

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_NAKIntrpt
//    <name> NAKIntrpt </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.13..13> NAKIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT5_NYETIntrpt  ------------------------------
// SVD Line: 30090

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_NYETIntrpt
//    <name> NYETIntrpt </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.14..14> NYETIntrpt
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_DOEPINT5_StupPktRcvd  -----------------------------
// SVD Line: 30096

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_StupPktRcvd
//    <name> StupPktRcvd </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40180BA8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPINT5 ) </loc>
//      <o.15..15> StupPktRcvd
//    </check>
//  </item>
//  


// ----------------------  Field Item: usbc_DOEPINT5_DOEPINT5_reserved_2  -------------------------
// SVD Line: 30102

//  <item> SFDITEM_FIELD__usbc_DOEPINT5_DOEPINT5_reserved_2
//    <name> DOEPINT5_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40180BA8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPINT5 >> 16) & 0xFFFF), ((usbc_DOEPINT5 = (usbc_DOEPINT5 & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPINT5  ---------------------------------
// SVD Line: 29997

//  <rtree> SFDITEM_REG__usbc_DOEPINT5
//    <name> DOEPINT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180BA8) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPINT5 >> 0) & 0xFFFFFFFF), ((usbc_DOEPINT5 = (usbc_DOEPINT5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_XferCompl </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_EPDisbld </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_AHBErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_SetUp </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_OUTTknEPdis </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_StsPhseRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_Back2BackSETup </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_DOEPINT5_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_OutPktErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_BNAIntr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_DOEPINT5_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_PktDrpSts </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_BbleErr </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_NAKIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_NYETIntrpt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_StupPktRcvd </item>
//    <item> SFDITEM_FIELD__usbc_DOEPINT5_DOEPINT5_reserved_2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPTSIZ5  -----------------------------
// SVD Line: 30110

unsigned int usbc_DOEPTSIZ5 __AT (0x40180BB0);



// ---------------------------  Field Item: usbc_DOEPTSIZ5_XferSize  ------------------------------
// SVD Line: 30119

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ5_XferSize
//    <name> XferSize </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40180BB0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPTSIZ5 >> 0) & 0x7FFFF), ((usbc_DOEPTSIZ5 = (usbc_DOEPTSIZ5 & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ5_PktCnt  -------------------------------
// SVD Line: 30125

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ5_PktCnt
//    <name> PktCnt </name>
//    <rw> 
//    <i> [Bits 28..19] RW (@ 0x40180BB0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((usbc_DOEPTSIZ5 >> 19) & 0x3FF), ((usbc_DOEPTSIZ5 = (usbc_DOEPTSIZ5 & ~(0x3FFUL << 19 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 19 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_DOEPTSIZ5_RxDPID  -------------------------------
// SVD Line: 30131

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ5_RxDPID
//    <name> RxDPID </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40180BB0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_DOEPTSIZ5 >> 29) & 0x3), ((usbc_DOEPTSIZ5 = (usbc_DOEPTSIZ5 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: usbc_DOEPTSIZ5_DOEPTSIZ5_reserved_0  ------------------------
// SVD Line: 30137

//  <item> SFDITEM_FIELD__usbc_DOEPTSIZ5_DOEPTSIZ5_reserved_0
//    <name> DOEPTSIZ5_reserved_0 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40180BB0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_DOEPTSIZ5 ) </loc>
//      <o.31..31> DOEPTSIZ5_reserved_0
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPTSIZ5  ---------------------------------
// SVD Line: 30110

//  <rtree> SFDITEM_REG__usbc_DOEPTSIZ5
//    <name> DOEPTSIZ5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180BB0) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPTSIZ5 >> 0) & 0xFFFFFFFF), ((usbc_DOEPTSIZ5 = (usbc_DOEPTSIZ5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ5_XferSize </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ5_PktCnt </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ5_RxDPID </item>
//    <item> SFDITEM_FIELD__usbc_DOEPTSIZ5_DOEPTSIZ5_reserved_0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMA5  ------------------------------
// SVD Line: 30145

unsigned int usbc_DOEPDMA5 __AT (0x40180BB4);



// ----------------------------  Field Item: usbc_DOEPDMA5_DMAAddr  -------------------------------
// SVD Line: 30154

//  <item> SFDITEM_FIELD__usbc_DOEPDMA5_DMAAddr
//    <name> DMAAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180BB4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMA5 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA5 = (usbc_DOEPDMA5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_DOEPDMA5  ---------------------------------
// SVD Line: 30145

//  <rtree> SFDITEM_REG__usbc_DOEPDMA5
//    <name> DOEPDMA5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180BB4) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMA5 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMA5 = (usbc_DOEPDMA5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMA5_DMAAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: usbc_DOEPDMAB5  -----------------------------
// SVD Line: 30162

unsigned int usbc_DOEPDMAB5 __AT (0x40180BBC);



// ------------------------  Field Item: usbc_DOEPDMAB5_DMABufferAddr  ----------------------------
// SVD Line: 30171

//  <item> SFDITEM_FIELD__usbc_DOEPDMAB5_DMABufferAddr
//    <name> DMABufferAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180BBC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_DOEPDMAB5 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB5 = (usbc_DOEPDMAB5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: usbc_DOEPDMAB5  ---------------------------------
// SVD Line: 30162

//  <rtree> SFDITEM_REG__usbc_DOEPDMAB5
//    <name> DOEPDMAB5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180BBC) reg description: </i>
//    <loc> ( (unsigned int)((usbc_DOEPDMAB5 >> 0) & 0xFFFFFFFF), ((usbc_DOEPDMAB5 = (usbc_DOEPDMAB5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_DOEPDMAB5_DMABufferAddr </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: usbc_PCGCCTL  ------------------------------
// SVD Line: 30179

unsigned int usbc_PCGCCTL __AT (0x40180E00);



// ----------------------------  Field Item: usbc_PCGCCTL_StopPclk  -------------------------------
// SVD Line: 30188

//  <item> SFDITEM_FIELD__usbc_PCGCCTL_StopPclk
//    <name> StopPclk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40180E00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_PCGCCTL ) </loc>
//      <o.0..0> StopPclk
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_PCGCCTL_PCGCCTL_reserved_0  --------------------------
// SVD Line: 30194

//  <item> SFDITEM_FIELD__usbc_PCGCCTL_PCGCCTL_reserved_0
//    <name> PCGCCTL_reserved_0 </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40180E00) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_PCGCCTL >> 1) & 0x3), ((usbc_PCGCCTL = (usbc_PCGCCTL & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: usbc_PCGCCTL_RstPdwnModule  -----------------------------
// SVD Line: 30200

//  <item> SFDITEM_FIELD__usbc_PCGCCTL_RstPdwnModule
//    <name> RstPdwnModule </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40180E00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_PCGCCTL ) </loc>
//      <o.3..3> RstPdwnModule
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_PCGCCTL_PCGCCTL_reserved_1  --------------------------
// SVD Line: 30206

//  <item> SFDITEM_FIELD__usbc_PCGCCTL_PCGCCTL_reserved_1
//    <name> PCGCCTL_reserved_1 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40180E00) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((usbc_PCGCCTL >> 4) & 0x3), ((usbc_PCGCCTL = (usbc_PCGCCTL & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: usbc_PCGCCTL_PhySleep  -------------------------------
// SVD Line: 30212

//  <item> SFDITEM_FIELD__usbc_PCGCCTL_PhySleep
//    <name> PhySleep </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40180E00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_PCGCCTL ) </loc>
//      <o.6..6> PhySleep
//    </check>
//  </item>
//  


// --------------------------  Field Item: usbc_PCGCCTL_L1Suspended  ------------------------------
// SVD Line: 30218

//  <item> SFDITEM_FIELD__usbc_PCGCCTL_L1Suspended
//    <name> L1Suspended </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40180E00) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) usbc_PCGCCTL ) </loc>
//      <o.7..7> L1Suspended
//    </check>
//  </item>
//  


// -----------------------  Field Item: usbc_PCGCCTL_PCGCCTL_reserved_2  --------------------------
// SVD Line: 30224

//  <item> SFDITEM_FIELD__usbc_PCGCCTL_PCGCCTL_reserved_2
//    <name> PCGCCTL_reserved_2 </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40180E00) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((usbc_PCGCCTL >> 8) & 0xFFFFFF), ((usbc_PCGCCTL = (usbc_PCGCCTL & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: usbc_PCGCCTL  ----------------------------------
// SVD Line: 30179

//  <rtree> SFDITEM_REG__usbc_PCGCCTL
//    <name> PCGCCTL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40180E00) reg description: </i>
//    <loc> ( (unsigned int)((usbc_PCGCCTL >> 0) & 0xFFFFFFFF), ((usbc_PCGCCTL = (usbc_PCGCCTL & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__usbc_PCGCCTL_StopPclk </item>
//    <item> SFDITEM_FIELD__usbc_PCGCCTL_PCGCCTL_reserved_0 </item>
//    <item> SFDITEM_FIELD__usbc_PCGCCTL_RstPdwnModule </item>
//    <item> SFDITEM_FIELD__usbc_PCGCCTL_PCGCCTL_reserved_1 </item>
//    <item> SFDITEM_FIELD__usbc_PCGCCTL_PhySleep </item>
//    <item> SFDITEM_FIELD__usbc_PCGCCTL_L1Suspended </item>
//    <item> SFDITEM_FIELD__usbc_PCGCCTL_PCGCCTL_reserved_2 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: usbc  -------------------------------------
// SVD Line: 19754

//  <view> usbc
//    <name> usbc </name>
//    <item> SFDITEM_REG__usbc_GOTGCTL </item>
//    <item> SFDITEM_REG__usbc_GOTGINT </item>
//    <item> SFDITEM_REG__usbc_GAHBCFG </item>
//    <item> SFDITEM_REG__usbc_GUSBCFG </item>
//    <item> SFDITEM_REG__usbc_GRSTCTL </item>
//    <item> SFDITEM_REG__usbc_GINTSTS </item>
//    <item> SFDITEM_REG__usbc_GINTMSK </item>
//    <item> SFDITEM_REG__usbc_GRXSTSR </item>
//    <item> SFDITEM_REG__usbc_GRXSTSP </item>
//    <item> SFDITEM_REG__usbc_GRXFSIZ </item>
//    <item> SFDITEM_REG__usbc_GNPTXFSIZ </item>
//    <item> SFDITEM_REG__usbc_GNPTXSTS </item>
//    <item> SFDITEM_REG__usbc_GGPIO </item>
//    <item> SFDITEM_REG__usbc_GUID </item>
//    <item> SFDITEM_REG__usbc_GSNPSID </item>
//    <item> SFDITEM_REG__usbc_GHWCFG1 </item>
//    <item> SFDITEM_REG__usbc_GHWCFG2 </item>
//    <item> SFDITEM_REG__usbc_GHWCFG3 </item>
//    <item> SFDITEM_REG__usbc_GHWCFG4 </item>
//    <item> SFDITEM_REG__usbc_GDFIFOCFG </item>
//    <item> SFDITEM_REG__usbc_HPTXFSIZ </item>
//    <item> SFDITEM_REG__usbc_DIEPTXF1 </item>
//    <item> SFDITEM_REG__usbc_DIEPTXF2 </item>
//    <item> SFDITEM_REG__usbc_DIEPTXF3 </item>
//    <item> SFDITEM_REG__usbc_DIEPTXF4 </item>
//    <item> SFDITEM_REG__usbc_DIEPTXF5 </item>
//    <item> SFDITEM_REG__usbc_HCFG </item>
//    <item> SFDITEM_REG__usbc_HFIR </item>
//    <item> SFDITEM_REG__usbc_HFNUM </item>
//    <item> SFDITEM_REG__usbc_HAINT </item>
//    <item> SFDITEM_REG__usbc_HAINTMSK </item>
//    <item> SFDITEM_REG__usbc_HFLBAddr </item>
//    <item> SFDITEM_REG__usbc_HPRT </item>
//    <item> SFDITEM_REG__usbc_HCCHAR0 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT0 </item>
//    <item> SFDITEM_REG__usbc_HCINT0 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK0 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ0 </item>
//    <item> SFDITEM_REG__usbc_HCDMA0 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB0 </item>
//    <item> SFDITEM_REG__usbc_HCCHAR1 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT1 </item>
//    <item> SFDITEM_REG__usbc_HCINT1 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK1 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ1 </item>
//    <item> SFDITEM_REG__usbc_HCDMA1 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB1 </item>
//    <item> SFDITEM_REG__usbc_HCCHAR2 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT2 </item>
//    <item> SFDITEM_REG__usbc_HCINT2 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK2 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ2 </item>
//    <item> SFDITEM_REG__usbc_HCDMA2 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB2 </item>
//    <item> SFDITEM_REG__usbc_HCCHAR3 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT3 </item>
//    <item> SFDITEM_REG__usbc_HCINT3 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK3 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ3 </item>
//    <item> SFDITEM_REG__usbc_HCDMA3 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB3 </item>
//    <item> SFDITEM_REG__usbc_HCCHAR4 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT4 </item>
//    <item> SFDITEM_REG__usbc_HCINT4 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK4 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ4 </item>
//    <item> SFDITEM_REG__usbc_HCDMA4 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB4 </item>
//    <item> SFDITEM_REG__usbc_HCCHAR5 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT5 </item>
//    <item> SFDITEM_REG__usbc_HCINT5 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK5 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ5 </item>
//    <item> SFDITEM_REG__usbc_HCDMA5 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB5 </item>
//    <item> SFDITEM_REG__usbc_HCCHAR6 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT6 </item>
//    <item> SFDITEM_REG__usbc_HCINT6 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK6 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ6 </item>
//    <item> SFDITEM_REG__usbc_HCDMA6 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB6 </item>
//    <item> SFDITEM_REG__usbc_HCCHAR7 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT7 </item>
//    <item> SFDITEM_REG__usbc_HCINT7 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK7 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ7 </item>
//    <item> SFDITEM_REG__usbc_HCDMA7 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB7 </item>
//    <item> SFDITEM_REG__usbc_HCCHAR8 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT8 </item>
//    <item> SFDITEM_REG__usbc_HCINT8 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK8 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ8 </item>
//    <item> SFDITEM_REG__usbc_HCDMA8 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB8 </item>
//    <item> SFDITEM_REG__usbc_HCCHAR9 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT9 </item>
//    <item> SFDITEM_REG__usbc_HCINT9 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK9 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ9 </item>
//    <item> SFDITEM_REG__usbc_HCDMA9 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB9 </item>
//    <item> SFDITEM_REG__usbc_HCCHAR10 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT10 </item>
//    <item> SFDITEM_REG__usbc_HCINT10 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK10 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ10 </item>
//    <item> SFDITEM_REG__usbc_HCDMA10 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB10 </item>
//    <item> SFDITEM_REG__usbc_HCCHAR11 </item>
//    <item> SFDITEM_REG__usbc_HCSPLT11 </item>
//    <item> SFDITEM_REG__usbc_HCINT11 </item>
//    <item> SFDITEM_REG__usbc_HCINTMSK11 </item>
//    <item> SFDITEM_REG__usbc_HCTSIZ11 </item>
//    <item> SFDITEM_REG__usbc_HCDMA11 </item>
//    <item> SFDITEM_REG__usbc_HCDMAB11 </item>
//    <item> SFDITEM_REG__usbc_DCFG </item>
//    <item> SFDITEM_REG__usbc_DCTL </item>
//    <item> SFDITEM_REG__usbc_DSTS </item>
//    <item> SFDITEM_REG__usbc_DIEPMSK </item>
//    <item> SFDITEM_REG__usbc_DOEPMSK </item>
//    <item> SFDITEM_REG__usbc_DAINT </item>
//    <item> SFDITEM_REG__usbc_DAINTMSK </item>
//    <item> SFDITEM_REG__usbc_DVBUSDIS </item>
//    <item> SFDITEM_REG__usbc_DVBUSPULSE </item>
//    <item> SFDITEM_REG__usbc_DTHRCTL </item>
//    <item> SFDITEM_REG__usbc_DIEPEMPMSK </item>
//    <item> SFDITEM_REG__usbc_DIEPCTL0 </item>
//    <item> SFDITEM_REG__usbc_DIEPINT0 </item>
//    <item> SFDITEM_REG__usbc_DIEPTSIZ0 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMA0 </item>
//    <item> SFDITEM_REG__usbc_DTXFSTS0 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMAB0 </item>
//    <item> SFDITEM_REG__usbc_DIEPCTL1 </item>
//    <item> SFDITEM_REG__usbc_DIEPINT1 </item>
//    <item> SFDITEM_REG__usbc_DIEPTSIZ1 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMA1 </item>
//    <item> SFDITEM_REG__usbc_DTXFSTS1 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMAB1 </item>
//    <item> SFDITEM_REG__usbc_DIEPCTL2 </item>
//    <item> SFDITEM_REG__usbc_DIEPINT2 </item>
//    <item> SFDITEM_REG__usbc_DIEPTSIZ2 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMA2 </item>
//    <item> SFDITEM_REG__usbc_DTXFSTS2 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMAB2 </item>
//    <item> SFDITEM_REG__usbc_DIEPCTL3 </item>
//    <item> SFDITEM_REG__usbc_DIEPINT3 </item>
//    <item> SFDITEM_REG__usbc_DIEPTSIZ3 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMA3 </item>
//    <item> SFDITEM_REG__usbc_DTXFSTS3 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMAB3 </item>
//    <item> SFDITEM_REG__usbc_DIEPCTL4 </item>
//    <item> SFDITEM_REG__usbc_DIEPINT4 </item>
//    <item> SFDITEM_REG__usbc_DIEPTSIZ4 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMA4 </item>
//    <item> SFDITEM_REG__usbc_DTXFSTS4 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMAB4 </item>
//    <item> SFDITEM_REG__usbc_DIEPCTL5 </item>
//    <item> SFDITEM_REG__usbc_DIEPINT5 </item>
//    <item> SFDITEM_REG__usbc_DIEPTSIZ5 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMA5 </item>
//    <item> SFDITEM_REG__usbc_DTXFSTS5 </item>
//    <item> SFDITEM_REG__usbc_DIEPDMAB5 </item>
//    <item> SFDITEM_REG__usbc_DOEPCTL0 </item>
//    <item> SFDITEM_REG__usbc_DOEPINT0 </item>
//    <item> SFDITEM_REG__usbc_DOEPTSIZ0 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMA0 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMAB0 </item>
//    <item> SFDITEM_REG__usbc_DOEPCTL1 </item>
//    <item> SFDITEM_REG__usbc_DOEPINT1 </item>
//    <item> SFDITEM_REG__usbc_DOEPTSIZ1 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMA1 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMAB1 </item>
//    <item> SFDITEM_REG__usbc_DOEPCTL2 </item>
//    <item> SFDITEM_REG__usbc_DOEPINT2 </item>
//    <item> SFDITEM_REG__usbc_DOEPTSIZ2 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMA2 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMAB2 </item>
//    <item> SFDITEM_REG__usbc_DOEPCTL3 </item>
//    <item> SFDITEM_REG__usbc_DOEPINT3 </item>
//    <item> SFDITEM_REG__usbc_DOEPTSIZ3 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMA3 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMAB3 </item>
//    <item> SFDITEM_REG__usbc_DOEPCTL4 </item>
//    <item> SFDITEM_REG__usbc_DOEPINT4 </item>
//    <item> SFDITEM_REG__usbc_DOEPTSIZ4 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMA4 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMAB4 </item>
//    <item> SFDITEM_REG__usbc_DOEPCTL5 </item>
//    <item> SFDITEM_REG__usbc_DOEPINT5 </item>
//    <item> SFDITEM_REG__usbc_DOEPTSIZ5 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMA5 </item>
//    <item> SFDITEM_REG__usbc_DOEPDMAB5 </item>
//    <item> SFDITEM_REG__usbc_PCGCCTL </item>
//  </view>
//  


// --------------------------------------   Menu: ing916  -----------------------------------------
// SVD Line: 3



// --------------------------------  Peripheral Menu: 'ing916'  -----------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> AHBAES
//    <m> AHBAES </m>
//  </b>
//  
//  <b> APBSPI
//    <m> APBSPI </m>
//  </b>
//  
//  <b> CACHE_CTRL
//    <m> D_CACHE_CTRL </m>
//    <m> I_CACHE_CTRL </m>
//  </b>
//  
//  <b> DMA
//    <m> DMA </m>
//  </b>
//  
//  <b> FLASH_SPI_CTRL
//    <m> FLASH_SPI_CTRL </m>
//  </b>
//  
//  <b> GPIO
//    <m> GPIO0 </m>
//    <m> GPIO1 </m>
//  </b>
//  
//  <b> I2C
//    <m> I2C0 </m>
//    <m> I2C1 </m>
//  </b>
//  
//  <b> I2S
//    <m> I2S </m>
//  </b>
//  
//  <b> IR
//    <m> IR </m>
//  </b>
//  
//  <b> PDM
//    <m> PDM </m>
//  </b>
//  
//  <b> QSPI
//    <m> QSPI </m>
//  </b>
//  
//  <b> RTC
//    <m> RTC </m>
//  </b>
//  
//  <b> TIMER
//    <m> TIMER0 </m>
//    <m> TIMER1 </m>
//    <m> TIMER2 </m>
//  </b>
//  
//  <b> TRNG
//    <m> TRNG </m>
//  </b>
//  
//  <b> UART
//    <m> UART0 </m>
//    <m> UART1 </m>
//  </b>
//  
//  <b> WDT
//    <m> WDT </m>
//  </b>
//  
//  <b> aon1_ctrl
//    <m> aon1_ctrl </m>
//  </b>
//  
//  <b> aon2_ctrl
//    <m> aon2_ctrl </m>
//  </b>
//  
//  <b> efuse
//    <m> efuse </m>
//  </b>
//  
//  <b> io_mux_ctrl
//    <m> io_mux_ctrl </m>
//  </b>
//  
//  <b> key_scanner
//    <m> key_scanner </m>
//  </b>
//  
//  <b> pwm
//    <m> pwm </m>
//  </b>
//  
//  <b> qdec
//    <m> qdec </m>
//  </b>
//  
//  <b> sadc
//    <m> sadc </m>
//  </b>
//  
//  <b> sys_ctrl
//    <m> sys_ctrl </m>
//  </b>
//  
//  <b> usbc
//    <m> usbc </m>
//  </b>
//  
