// Seed: 814641626
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4;
  ;
  assign id_4 = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd88
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  wire [-1 : id_3] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    output supply1 id_0
    , id_16,
    output wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    output wire id_7,
    output wand id_8,
    input tri id_9,
    input wire id_10,
    output wor id_11,
    input tri1 id_12,
    input supply1 id_13,
    output wor id_14
);
  logic id_17 = -1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
endmodule
