# UART-Receiver
This project implements a UART (Universal Asynchronous Receiver Transmitter) Receiver in Verilog HDL.
