EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# STM32F429VETx
#
DEF STM32F429VETx U 0 40 Y Y 7 L N
F0 "U" 200 250 60 H V L CNN
F1 "STM32F429VETx" 200 150 60 H V L CNN
F2 "Package_QFP:LQFP-100_14x14mm_P0.5mm" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
F4 "STM32F429VETx" 200 -50 60 H I L CNN "manf#"
F5 "ARM Cortex-M4 MCU, 512KB flash, 192KB RAM, 180MHz, 1.8-3.6V, 82 GPIO, LQFP-100 14x14mm. Ref. Man : RM0090" 200 -250 60 H I L CNN
$FPLIST
 LQFP*14x14mm*P0.5mm*
$ENDFPLIST
DRAW
S 200 100 5900 -3500 1 1 12 f
S 200 100 4100 -3500 2 1 12 f
S 200 100 3500 -2400 3 1 12 f
S 200 100 1000 -1200 4 1 12 f
S 200 100 5900 -3500 5 1 12 f
S 200 100 4100 -3500 6 1 12 f
S 200 100 3500 -2400 7 1 12 f
X PA0/WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/USART2_CTS/UART4_TX/ETH_MII_CRS/ADC123_IN0 23 0 0 200 R 50 50 1 1 B
X PA1/TIM2_CH2/TIM5_CH2/USART2_RTS/UART4_RX/ETH_MII_RX_CLK/ETH_RMII_REF_CLK/ADC123_IN1 24 0 -100 200 R 50 50 1 1 B
X PA2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/ETH_MDIO/ADC123_IN2 25 0 -200 200 R 50 50 1 1 B
X PA3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/OTG_HS_ULPI_D0/ETH_MII_COL/LCD_B5/ADC123_IN3 26 0 -300 200 R 50 50 1 1 B
X PA4(3V)/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK/OTG_HS_SOF/DCMI_HSYNC/LCD_VSYNC/ADC12_IN4/DAC_OUT1 29 0 -400 200 R 50 50 1 1 B
X PA5(3V)/TIM2_CH1/TIM2_ETR/TIM8_CH1N/SPI1_SCK/OTG_HS_ULPI_CK/ADC12_IN5/DAC_OUT2 30 0 -500 200 R 50 50 1 1 B
X PA6/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/SPI1_MISO/TIM13_CH1/DCMI_PIXCLK/LCD_G2/ADC12_IN6 31 0 -600 200 R 50 50 1 1 B
X PA7/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/SPI1_MOSI/TIM14_CH1/ETH_MII_RX_DV/ETH_RMII_CRS_DV/ADC12_IN7 32 0 -700 200 R 50 50 1 1 B
X PB0/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/LCD_R3/OTG_HS_ULPI_D1/ETH_MII_RXD2/ADC12_IN8 35 0 -1800 200 R 50 50 1 1 B
X PB1/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/LCD_R6/OTG_HS_ULPI_D2/ETH_MII_RXD3/ADC12_IN9 36 0 -1900 200 R 50 50 1 1 B
X PB2/BOOT1 37 0 -2000 200 R 50 50 1 1 B
X PB10/TIM2_CH3/I2C2_SCL/SPI2_SCK/I2S2_CK/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/LCD_G4 47 0 -2800 200 R 50 50 1 1 B
X PB11/TIM2_CH4/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_MII_TX_EN/ETH_RMII_TX_EN/LCD_G5 48 0 -2900 200 R 50 50 1 1 B
X PB12/TIM1_BKIN/I2C2_SMBA/SPI2_NSS/I2S2_WS/USART3_CK/CAN2_RX/OTG_HS_ULPI_D5/ETH_MII_TXD0/ETH_RMII_TXD0/OTG_HS_ID 51 0 -3000 200 R 50 50 1 1 B
X PB13/TIM1_CH1N/SPI2_SCK/I2S2_CK/USART3_CTS/CAN2_TX/OTG_HS_ULPI_D6/ETH_MII_TXD1/ETH_RMII_TXD1/OTG_HS_VBUS 52 0 -3100 200 R 50 50 1 1 B
X PB14/TIM1_CH2N/TIM8_CH2N/SPI2_MISO/I2S2ext_SD/USART3_RTS/TIM12_CH1/OTG_HS_DM 53 0 -3200 200 R 50 50 1 1 B
X PB15/RTC_REFIN/TIM1_CH3N/TIM8_CH3N/SPI2_MOSI/I2S2_SD/TIM12_CH2/OTG_HS_DP 54 0 -3300 200 R 50 50 1 1 B
X PA8/MCO1/TIM1_CH1/I2C3_SCL/USART1_CK/OTG_FS_SOF/LCD_R6 67 0 -800 200 R 50 50 1 1 B
X PA9/TIM1_CH2/I2C3_SMBA/USART1_TX/DCMI_D0/OTG_FS_VBUS 68 0 -900 200 R 50 50 1 1 B
X PA10/TIM1_CH3/USART1_RX/OTG_FS_ID/DCMI_D1 69 0 -1000 200 R 50 50 1 1 B
X PA11/TIM1_CH4/USART1_CTS/CAN1_RX/LCD_R4/OTG_FS_DM 70 0 -1100 200 R 50 50 1 1 B
X PA12/TIM1_ETR/USART1_RTS/CAN1_TX/LCD_R5/OTG_FS_DP 71 0 -1200 200 R 50 50 1 1 B
X PA13/JTMS-SWDIO 72 0 -1300 200 R 50 50 1 1 B
X PA14/JTCK-SWCLK 76 0 -1400 200 R 50 50 1 1 B
X PA15/JTDI/TIM2_CH1/TIM2_ETR/SPI1_NSS/SPI3_NSS/I2S3_WS 77 0 -1500 200 R 50 50 1 1 B
X PB3/JTDO/TRACESWO/TIM2_CH2/SPI1_SCK/SPI3_SCK/I2S3_CK 89 0 -2100 200 R 50 50 1 1 B
X PB4/NJTRST/TIM3_CH1/SPI1_MISO/SPI3_MISO/I2S3ext_SD 90 0 -2200 200 R 50 50 1 1 B
X PB5/TIM3_CH2/I2C1_SMBA/SPI1_MOSI/SPI3_MOSI/I2S3_SD/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/FMC_SDCKE1/DCMI_D10 91 0 -2300 200 R 50 50 1 1 B
X PB6/TIM4_CH1/I2C1_SCL/USART1_TX/CAN2_TX/FMC_SDNE1/DCMI_D5 92 0 -2400 200 R 50 50 1 1 B
X PB7/TIM4_CH2/I2C1_SDA/USART1_RX/FMC_NL/DCMI_VSYNC 93 0 -2500 200 R 50 50 1 1 B
X PB8/TIM4_CH3/TIM10_CH1/I2C1_SCL/CAN1_RX/ETH_MII_TXD3/SDIO_D4/DCMI_D6/LCD_B6 95 0 -2600 200 R 50 50 1 1 B
X PB9/TIM4_CH4/TIM11_CH1/I2C1_SDA/SPI2_NSS/I2S2_WS/CAN1_TX/SDIO_D5/DCMI_D7/LCD_B7 96 0 -2700 200 R 50 50 1 1 B
X PC0/FMC_SDNWE/OTG_HS_ULPI_STP/ADC123_IN10 15 0 0 200 R 50 50 2 1 B
X PC1/ETH_MDC/ADC123_IN11 16 0 -100 200 R 50 50 2 1 B
X PC2//FMC_SDNE0/ETH_MII_TXD2/OTG_HS_ULPI_DIR/SPI2_MISO/I2S2ext_SD/ADC123_IN12 17 0 -200 200 R 50 50 2 1 B
X PC3/FMC_SDCKE0/ETH_MII_TX_CLK/OTG_HS_ULPI_NXT/SPI2_MOSI/I2S2_SD/ADC123_IN13 18 0 -300 200 R 50 50 2 1 B
X PC4/ETH_RMII_RXD0/ETH_MII_RXD0/ADC12_IN14 33 0 -400 200 R 50 50 2 1 B
X PC5/ETH_RMII_RXD1/ETH_MII_RXD1/ADC12_IN15 34 0 -500 200 R 50 50 2 1 B
X PD8/FMC_D13/USART3_TX 55 0 -2600 200 R 50 50 2 1 B
X PD9/FMC_D14/USART3_RX 56 0 -2700 200 R 50 50 2 1 B
X PD10/LCD_B3/FMC_D15/USART3_CK 57 0 -2800 200 R 50 50 2 1 B
X PD11/FMC_A16/USART3_CTS 58 0 -2900 200 R 50 50 2 1 B
X PD12/FMC_A17/USART3_RTS/TIM4_CH1 59 0 -3000 200 R 50 50 2 1 B
X PD13/FMC_A18/TIM4_CH2 60 0 -3100 200 R 50 50 2 1 B
X PD14/FMC_D0/TIM4_CH3 61 0 -3200 200 R 50 50 2 1 B
X PD15/FMC_D1/TIM4_CH4 62 0 -3300 200 R 50 50 2 1 B
X PC6/LCD_HSYNC/DCMI_D0/SDIO_D6/USART6_TX/I2S2_MCK/TIM8_CH1/TIM3_CH1 63 0 -600 200 R 50 50 2 1 B
X PC7/LCD_G6/DCMI_D1/SDIO_D7/USART6_RX/I2S3_MCK/TIM8_CH2/TIM3_CH2 64 0 -700 200 R 50 50 2 1 B
X PC8/DCMI_D2/SDIO_D0/USART6_CK/TIM8_CH3/TIM3_CH3 65 0 -800 200 R 50 50 2 1 B
X PC9/DCMI_D3/SDIO_D1/I2S_CKIN/I2C3_SDA/TIM8_CH4/TIM3_CH4/MCO2 66 0 -900 200 R 50 50 2 1 B
X PC13/TAMP_1 7 0 -1300 200 R 50 50 2 1 B
X PC10/LCD_R2/DCMI_D8/SDIO_D2/UART4_TX/USART3_TX/I2S3_CK/SPI3_SCK 78 0 -1000 200 R 50 50 2 1 B
X PC11/DCMI_D4/SDIO_D3/UART4_RX/USART3_RX/SPI3_MISO/I2S3ext_SD 79 0 -1100 200 R 50 50 2 1 B
X PC14/OSC32_IN 8 0 -1500 200 R 50 50 2 1 B
X PC12/DCMI_D9/SDIO_CK/UART5_TX/USART3_CK/I2S3_SD/SPI3_MOSI 80 0 -1200 200 R 50 50 2 1 B
X PD0/FMC_D2/CAN1_RX 81 0 -1800 200 R 50 50 2 1 B
X PD1/FMC_D3/CAN1_TX 82 0 -1900 200 R 50 50 2 1 B
X PD2/DCMI_D11/SDIO_CMD/UART5_RX/TIM3_ETR 83 0 -2000 200 R 50 50 2 1 B
X PD3/LCD_G7/DCMI_D5/FMC_CLK/USART2_CTS/I2S2_CK/SPI2_SCK 84 0 -2100 200 R 50 50 2 1 B
X PD4/FMC_NOE/USART2_RTS 85 0 -2200 200 R 50 50 2 1 B
X PD5/FMC_NWE/USART2_TX 86 0 -2300 200 R 50 50 2 1 B
X PD6/LCD_B2/DCMI_D10/FMC_NWAIT/USART2_RX/SAI1_SD_A/I2S3_SD/SPI3_MOSI 87 0 -2400 200 R 50 50 2 1 B
X PD7/FMC_NCE2/FMC_NE1/USART2_CK 88 0 -2500 200 R 50 50 2 1 B
X PC15/OSC32_OUT 9 0 -1600 200 R 50 50 2 1 B
X PE2/FMC_A23/ETH_MII_TXD3/SAI1_MCLK_A/SPI4_SCK/TRACECLK 1 0 -1000 200 R 50 50 3 1 B
X PH0/OSC_IN 12 0 -500 200 R 50 50 3 1 I
X PH1/OSC_OUT 13 0 -600 200 R 50 50 3 1 I
X NRST 14 0 -100 200 R 50 50 3 1 I
X PE3/FMC_A19/SAI1_SD_B/TRACED0 2 0 -1100 200 R 50 50 3 1 B
X PE4/LCD_B0/DCMI_D4/FMC_A20/SAI1_FS_A/SPI4_NSS/TRACED1 3 0 -1200 200 R 50 50 3 1 B
X PE7/FMC_D4/UART7_Rx/TIM1_ETR 38 0 -1500 200 R 50 50 3 1 B
X PE8/FMC_D5/UART7_Tx/TIM1_CH1N 39 0 -1600 200 R 50 50 3 1 B
X PE5/LCD_G0/DCMI_D6/FMC_A21/SAI1_SCK_A/SPI4_MISO/TIM9_CH1/TRACED2 4 0 -1300 200 R 50 50 3 1 B
X PE9/FMC_D6/TIM1_CH1 40 0 -1700 200 R 50 50 3 1 B
X PE10/FMC_D7/TIM1_CH2N 41 0 -1800 200 R 50 50 3 1 B
X PE11/LCD_G3/FMC_D8/SPI4_NSS/TIM1_CH2 42 0 -1900 200 R 50 50 3 1 B
X PE12/LCD_B4/FMC_D9/SPI4_SCK/TIM1_CH3N 43 0 -2000 200 R 50 50 3 1 B
X PE13/LCD_DE/FMC_D10/SPI4_MISO/TIM1_CH3 44 0 -2100 200 R 50 50 3 1 B
X PE14/LCD_CLK/FMC_D11/SPI4_MOSI/TIM1_CH4 45 0 -2200 200 R 50 50 3 1 B
X PE15/LCD_R7/FMC_D12/TIM1_BKIN 46 0 -2300 200 R 50 50 3 1 B
X PE6/LCD_G1/DCMI_D7/FMC_A22/SAI1_SD_A/SPI4_MOSI/TIM9_CH2/TRACED3 5 0 -1400 200 R 50 50 3 1 B
X BOOT0 94 0 -300 200 R 50 50 3 1 I
X PE0/DCMI_D2/FMC_NBL0/UART8_RX/TIM4_ETR 97 0 -800 200 R 50 50 3 1 B
X PE1/DCMI_D3/FMC_NBL1/UART8_Tx 98 0 -900 200 R 50 50 3 1 B
X VSS 10 1200 -100 200 L 50 50 4 1 W
X VDD 100 0 -700 200 R 50 50 4 1 W
X VDD 11 0 -200 200 R 50 50 4 1 W
X VDD 19 0 -300 200 R 50 50 4 1 W
X VSSA 20 1200 -600 200 L 50 50 4 1 W
X VREF+ 21 0 -1100 200 R 50 50 4 1 W
X VDDA 22 0 -900 200 R 50 50 4 1 W
X VSS 27 1200 -200 200 L 50 50 4 1 W
X VDD 28 0 -400 200 R 50 50 4 1 W
X VCAP_1 49 1200 -900 200 L 50 50 4 1 w
X VDD 50 0 -500 200 R 50 50 4 1 W
X VBAT 6 0 -100 200 R 50 50 4 1 W
X VCAP_2 73 1200 -1000 200 L 50 50 4 1 w
X VSS 74 1200 -300 200 L 50 50 4 1 W
X VDD 75 0 -600 200 R 50 50 4 1 W
X VSS 99 1200 -400 200 L 50 50 4 1 W
X ADC123_IN0/ETH_MII_CRS/UART4_TX/USART2_CTS/TIM8_ETR/TIM5_CH1/TIM2_ETR/TIM2_CH1/WKUP/PA0 23 6100 0 200 L 50 50 5 1 B
X ADC123_IN1/ETH_RMII_REF_CLK/ETH_MII_RX_CLK/UART4_RX/USART2_RTS/TIM5_CH2/TIM2_CH2/PA1 24 6100 -100 200 L 50 50 5 1 B
X ADC123_IN2/ETH_MDIO/USART2_TX/TIM9_CH1/TIM5_CH3/TIM2_CH3/PA2 25 6100 -200 200 L 50 50 5 1 B
X ADC123_IN3/LCD_B5/ETH_MII_COL/OTG_HS_ULPI_D0/USART2_RX/TIM9_CH2/TIM5_CH4/TIM2_CH4/PA3 26 6100 -300 200 L 50 50 5 1 B
X DAC_OUT1/ADC12_IN4/LCD_VSYNC/DCMI_HSYNC/OTG_HS_SOF/USART2_CK/I2S3_WS/SPI3_NSS/SPI1_NSS/(3V)PA4 29 6100 -400 200 L 50 50 5 1 B
X DAC_OUT2/ADC12_IN5/OTG_HS_ULPI_CK/SPI1_SCK/TIM8_CH1N/TIM2_ETR/TIM2_CH1/(3V)PA5 30 6100 -500 200 L 50 50 5 1 B
X ADC12_IN6/LCD_G2/DCMI_PIXCLK/TIM13_CH1/SPI1_MISO/TIM8_BKIN/TIM3_CH1/TIM1_BKIN/PA6 31 6100 -600 200 L 50 50 5 1 B
X ADC12_IN7/ETH_RMII_CRS_DV/ETH_MII_RX_DV/TIM14_CH1/SPI1_MOSI/TIM8_CH1N/TIM3_CH2/TIM1_CH1N/PA7 32 6100 -700 200 L 50 50 5 1 B
X ADC12_IN8/ETH_MII_RXD2/OTG_HS_ULPI_D1/LCD_R3/TIM8_CH2N/TIM3_CH3/TIM1_CH2N/PB0 35 6100 -1800 200 L 50 50 5 1 B
X ADC12_IN9/ETH_MII_RXD3/OTG_HS_ULPI_D2/LCD_R6/TIM8_CH3N/TIM3_CH4/TIM1_CH3N/PB1 36 6100 -1900 200 L 50 50 5 1 B
X BOOT1/PB2 37 6100 -2000 200 L 50 50 5 1 B
X LCD_G4/ETH_MII_RX_ER/OTG_HS_ULPI_D3/USART3_TX/I2S2_CK/SPI2_SCK/I2C2_SCL/TIM2_CH3/PB10 47 6100 -2800 200 L 50 50 5 1 B
X LCD_G5/ETH_RMII_TX_EN/ETH_MII_TX_EN/OTG_HS_ULPI_D4/USART3_RX/I2C2_SDA/TIM2_CH4/PB11 48 6100 -2900 200 L 50 50 5 1 B
X OTG_HS_ID/ETH_RMII_TXD0/ETH_MII_TXD0/OTG_HS_ULPI_D5/CAN2_RX/USART3_CK/I2S2_WS/SPI2_NSS/I2C2_SMBA/TIM1_BKIN/PB12 51 6100 -3000 200 L 50 50 5 1 B
X OTG_HS_VBUS/ETH_RMII_TXD1/ETH_MII_TXD1/OTG_HS_ULPI_D6/CAN2_TX/USART3_CTS/I2S2_CK/SPI2_SCK/TIM1_CH1N/PB13 52 6100 -3100 200 L 50 50 5 1 B
X OTG_HS_DM/TIM12_CH1/USART3_RTS/I2S2ext_SD/SPI2_MISO/TIM8_CH2N/TIM1_CH2N/PB14 53 6100 -3200 200 L 50 50 5 1 B
X OTG_HS_DP/TIM12_CH2/I2S2_SD/SPI2_MOSI/TIM8_CH3N/TIM1_CH3N/RTC_REFIN/PB15 54 6100 -3300 200 L 50 50 5 1 B
X LCD_R6/OTG_FS_SOF/USART1_CK/I2C3_SCL/TIM1_CH1/MCO1/PA8 67 6100 -800 200 L 50 50 5 1 B
X OTG_FS_VBUS/DCMI_D0/USART1_TX/I2C3_SMBA/TIM1_CH2/PA9 68 6100 -900 200 L 50 50 5 1 B
X DCMI_D1/OTG_FS_ID/USART1_RX/TIM1_CH3/PA10 69 6100 -1000 200 L 50 50 5 1 B
X OTG_FS_DM/LCD_R4/CAN1_RX/USART1_CTS/TIM1_CH4/PA11 70 6100 -1100 200 L 50 50 5 1 B
X OTG_FS_DP/LCD_R5/CAN1_TX/USART1_RTS/TIM1_ETR/PA12 71 6100 -1200 200 L 50 50 5 1 B
X JTMS-SWDIO/PA13 72 6100 -1300 200 L 50 50 5 1 B
X JTCK-SWCLK/PA14 76 6100 -1400 200 L 50 50 5 1 B
X I2S3_WS/SPI3_NSS/SPI1_NSS/TIM2_ETR/TIM2_CH1/JTDI/PA15 77 6100 -1500 200 L 50 50 5 1 B
X I2S3_CK/SPI3_SCK/SPI1_SCK/TIM2_CH2/TRACESWO/JTDO/PB3 89 6100 -2100 200 L 50 50 5 1 B
X I2S3ext_SD/SPI3_MISO/SPI1_MISO/TIM3_CH1/NJTRST/PB4 90 6100 -2200 200 L 50 50 5 1 B
X DCMI_D10/FMC_SDCKE1/ETH_PPS_OUT/OTG_HS_ULPI_D7/CAN2_RX/I2S3_SD/SPI3_MOSI/SPI1_MOSI/I2C1_SMBA/TIM3_CH2/PB5 91 6100 -2300 200 L 50 50 5 1 B
X DCMI_D5/FMC_SDNE1/CAN2_TX/USART1_TX/I2C1_SCL/TIM4_CH1/PB6 92 6100 -2400 200 L 50 50 5 1 B
X DCMI_VSYNC/FMC_NL/USART1_RX/I2C1_SDA/TIM4_CH2/PB7 93 6100 -2500 200 L 50 50 5 1 B
X LCD_B6/DCMI_D6/SDIO_D4/ETH_MII_TXD3/CAN1_RX/I2C1_SCL/TIM10_CH1/TIM4_CH3/PB8 95 6100 -2600 200 L 50 50 5 1 B
X LCD_B7/DCMI_D7/SDIO_D5/CAN1_TX/I2S2_WS/SPI2_NSS/I2C1_SDA/TIM11_CH1/TIM4_CH4/PB9 96 6100 -2700 200 L 50 50 5 1 B
X ADC123_IN10/OTG_HS_ULPI_STP/FMC_SDNWE/PC0 15 4300 0 200 L 50 50 6 1 B
X ADC123_IN11/ETH_MDC/PC1 16 4300 -100 200 L 50 50 6 1 B
X ADC123_IN12/SPI2_MISO/I2S2ext_SD/OTG_HS_ULPI_DIR/ETH_MII_TXD2/FMC_SDNE0/PC2 17 4300 -200 200 L 50 50 6 1 B
X ADC123_IN13/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/FMC_SDCKE0/PC3 18 4300 -300 200 L 50 50 6 1 B
X ADC12_IN14/ETH_MII_RXD0/ETH_RMII_RXD0/PC4 33 4300 -400 200 L 50 50 6 1 B
X ADC12_IN15/ETH_MII_RXD1/ETH_RMII_RXD1/PC5 34 4300 -500 200 L 50 50 6 1 B
X USART3_TX/FMC_D13/PD8 55 4300 -2600 200 L 50 50 6 1 B
X USART3_RX/FMC_D14/PD9 56 4300 -2700 200 L 50 50 6 1 B
X USART3_CK/FMC_D15/LCD_B3/PD10 57 4300 -2800 200 L 50 50 6 1 B
X USART3_CTS/FMC_A16/PD11 58 4300 -2900 200 L 50 50 6 1 B
X TIM4_CH1/USART3_RTS/FMC_A17/PD12 59 4300 -3000 200 L 50 50 6 1 B
X TIM4_CH2/FMC_A18/PD13 60 4300 -3100 200 L 50 50 6 1 B
X TIM4_CH3/FMC_D0/PD14 61 4300 -3200 200 L 50 50 6 1 B
X TIM4_CH4/FMC_D1/PD15 62 4300 -3300 200 L 50 50 6 1 B
X TIM3_CH1/TIM8_CH1/I2S2_MCK/USART6_TX/SDIO_D6/DCMI_D0/LCD_HSYNC/PC6 63 4300 -600 200 L 50 50 6 1 B
X TIM3_CH2/TIM8_CH2/I2S3_MCK/USART6_RX/SDIO_D7/DCMI_D1/LCD_G6/PC7 64 4300 -700 200 L 50 50 6 1 B
X TIM3_CH3/TIM8_CH3/USART6_CK/SDIO_D0/DCMI_D2/PC8 65 4300 -800 200 L 50 50 6 1 B
X MCO2/TIM3_CH4/TIM8_CH4/I2C3_SDA/I2S_CKIN/SDIO_D1/DCMI_D3/PC9 66 4300 -900 200 L 50 50 6 1 B
X TAMP_1/PC13 7 4300 -1300 200 L 50 50 6 1 B
X SPI3_SCK/I2S3_CK/USART3_TX/UART4_TX/SDIO_D2/DCMI_D8/LCD_R2/PC10 78 4300 -1000 200 L 50 50 6 1 B
X I2S3ext_SD/SPI3_MISO/USART3_RX/UART4_RX/SDIO_D3/DCMI_D4/PC11 79 4300 -1100 200 L 50 50 6 1 B
X OSC32_IN/PC14 8 4300 -1500 200 L 50 50 6 1 B
X SPI3_MOSI/I2S3_SD/USART3_CK/UART5_TX/SDIO_CK/DCMI_D9/PC12 80 4300 -1200 200 L 50 50 6 1 B
X CAN1_RX/FMC_D2/PD0 81 4300 -1800 200 L 50 50 6 1 B
X CAN1_TX/FMC_D3/PD1 82 4300 -1900 200 L 50 50 6 1 B
X TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11/PD2 83 4300 -2000 200 L 50 50 6 1 B
X SPI2_SCK/I2S2_CK/USART2_CTS/FMC_CLK/DCMI_D5/LCD_G7/PD3 84 4300 -2100 200 L 50 50 6 1 B
X USART2_RTS/FMC_NOE/PD4 85 4300 -2200 200 L 50 50 6 1 B
X USART2_TX/FMC_NWE/PD5 86 4300 -2300 200 L 50 50 6 1 B
X SPI3_MOSI/I2S3_SD/SAI1_SD_A/USART2_RX/FMC_NWAIT/DCMI_D10/LCD_B2/PD6 87 4300 -2400 200 L 50 50 6 1 B
X USART2_CK/FMC_NE1/FMC_NCE2/PD7 88 4300 -2500 200 L 50 50 6 1 B
X OSC32_OUT/PC15 9 4300 -1600 200 L 50 50 6 1 B
X TRACECLK/SPI4_SCK/SAI1_MCLK_A/ETH_MII_TXD3/FMC_A23/PE2 1 3700 -1000 200 L 50 50 7 1 B
X OSC_IN/PH0 12 3700 -500 200 L 50 50 7 1 I
X OSC_OUT/PH1 13 3700 -600 200 L 50 50 7 1 I
X NRST 14 3700 -100 200 L 50 50 7 1 I
X TRACED0/SAI1_SD_B/FMC_A19/PE3 2 3700 -1100 200 L 50 50 7 1 B
X TRACED1/SPI4_NSS/SAI1_FS_A/FMC_A20/DCMI_D4/LCD_B0/PE4 3 3700 -1200 200 L 50 50 7 1 B
X TIM1_ETR/UART7_Rx/FMC_D4/PE7 38 3700 -1500 200 L 50 50 7 1 B
X TIM1_CH1N/UART7_Tx/FMC_D5/PE8 39 3700 -1600 200 L 50 50 7 1 B
X TRACED2/TIM9_CH1/SPI4_MISO/SAI1_SCK_A/FMC_A21/DCMI_D6/LCD_G0/PE5 4 3700 -1300 200 L 50 50 7 1 B
X TIM1_CH1/FMC_D6/PE9 40 3700 -1700 200 L 50 50 7 1 B
X TIM1_CH2N/FMC_D7/PE10 41 3700 -1800 200 L 50 50 7 1 B
X TIM1_CH2/SPI4_NSS/FMC_D8/LCD_G3/PE11 42 3700 -1900 200 L 50 50 7 1 B
X TIM1_CH3N/SPI4_SCK/FMC_D9/LCD_B4/PE12 43 3700 -2000 200 L 50 50 7 1 B
X TIM1_CH3/SPI4_MISO/FMC_D10/LCD_DE/PE13 44 3700 -2100 200 L 50 50 7 1 B
X TIM1_CH4/SPI4_MOSI/FMC_D11/LCD_CLK/PE14 45 3700 -2200 200 L 50 50 7 1 B
X TIM1_BKIN/FMC_D12/LCD_R7/PE15 46 3700 -2300 200 L 50 50 7 1 B
X TRACED3/TIM9_CH2/SPI4_MOSI/SAI1_SD_A/FMC_A22/DCMI_D7/LCD_G1/PE6 5 3700 -1400 200 L 50 50 7 1 B
X BOOT0 94 3700 -300 200 L 50 50 7 1 I
X TIM4_ETR/UART8_RX/FMC_NBL0/DCMI_D2/PE0 97 3700 -800 200 L 50 50 7 1 B
X UART8_Tx/FMC_NBL1/DCMI_D3/PE1 98 3700 -900 200 L 50 50 7 1 B
ENDDRAW
ENDDEF
#
# STM32F429VGTx
#
DEF STM32F429VGTx U 0 40 Y Y 7 L N
F0 "U" 200 250 60 H V L CNN
F1 "STM32F429VGTx" 200 150 60 H V L CNN
F2 "Package_QFP:LQFP-100_14x14mm_P0.5mm" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
F4 "STM32F429VGTx" 200 -50 60 H I L CNN "manf#"
F5 "ARM Cortex-M4 MCU, 1024KB flash, 192KB RAM, 180MHz, 1.8-3.6V, 82 GPIO, LQFP-100 14x14mm. Ref. Man : RM0090" 200 -250 60 H I L CNN
$FPLIST
 LQFP*14x14mm*P0.5mm*
$ENDFPLIST
DRAW
S 200 100 5900 -3500 1 1 12 f
S 200 100 4100 -3500 2 1 12 f
S 200 100 3500 -2400 3 1 12 f
S 200 100 1000 -1200 4 1 12 f
S 200 100 5900 -3500 5 1 12 f
S 200 100 4100 -3500 6 1 12 f
S 200 100 3500 -2400 7 1 12 f
X PA0/WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/USART2_CTS/UART4_TX/ETH_MII_CRS/ADC123_IN0 23 0 0 200 R 50 50 1 1 B
X PA1/TIM2_CH2/TIM5_CH2/USART2_RTS/UART4_RX/ETH_MII_RX_CLK/ETH_RMII_REF_CLK/ADC123_IN1 24 0 -100 200 R 50 50 1 1 B
X PA2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/ETH_MDIO/ADC123_IN2 25 0 -200 200 R 50 50 1 1 B
X PA3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/OTG_HS_ULPI_D0/ETH_MII_COL/LCD_B5/ADC123_IN3 26 0 -300 200 R 50 50 1 1 B
X PA4(3V)/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK/OTG_HS_SOF/DCMI_HSYNC/LCD_VSYNC/ADC12_IN4/DAC_OUT1 29 0 -400 200 R 50 50 1 1 B
X PA5(3V)/TIM2_CH1/TIM2_ETR/TIM8_CH1N/SPI1_SCK/OTG_HS_ULPI_CK/ADC12_IN5/DAC_OUT2 30 0 -500 200 R 50 50 1 1 B
X PA6/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/SPI1_MISO/TIM13_CH1/DCMI_PIXCLK/LCD_G2/ADC12_IN6 31 0 -600 200 R 50 50 1 1 B
X PA7/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/SPI1_MOSI/TIM14_CH1/ETH_MII_RX_DV/ETH_RMII_CRS_DV/ADC12_IN7 32 0 -700 200 R 50 50 1 1 B
X PB0/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/LCD_R3/OTG_HS_ULPI_D1/ETH_MII_RXD2/ADC12_IN8 35 0 -1800 200 R 50 50 1 1 B
X PB1/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/LCD_R6/OTG_HS_ULPI_D2/ETH_MII_RXD3/ADC12_IN9 36 0 -1900 200 R 50 50 1 1 B
X PB2/BOOT1 37 0 -2000 200 R 50 50 1 1 B
X PB10/TIM2_CH3/I2C2_SCL/SPI2_SCK/I2S2_CK/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/LCD_G4 47 0 -2800 200 R 50 50 1 1 B
X PB11/TIM2_CH4/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_MII_TX_EN/ETH_RMII_TX_EN/LCD_G5 48 0 -2900 200 R 50 50 1 1 B
X PB12/TIM1_BKIN/I2C2_SMBA/SPI2_NSS/I2S2_WS/USART3_CK/CAN2_RX/OTG_HS_ULPI_D5/ETH_MII_TXD0/ETH_RMII_TXD0/OTG_HS_ID 51 0 -3000 200 R 50 50 1 1 B
X PB13/TIM1_CH1N/SPI2_SCK/I2S2_CK/USART3_CTS/CAN2_TX/OTG_HS_ULPI_D6/ETH_MII_TXD1/ETH_RMII_TXD1/OTG_HS_VBUS 52 0 -3100 200 R 50 50 1 1 B
X PB14/TIM1_CH2N/TIM8_CH2N/SPI2_MISO/I2S2ext_SD/USART3_RTS/TIM12_CH1/OTG_HS_DM 53 0 -3200 200 R 50 50 1 1 B
X PB15/RTC_REFIN/TIM1_CH3N/TIM8_CH3N/SPI2_MOSI/I2S2_SD/TIM12_CH2/OTG_HS_DP 54 0 -3300 200 R 50 50 1 1 B
X PA8/MCO1/TIM1_CH1/I2C3_SCL/USART1_CK/OTG_FS_SOF/LCD_R6 67 0 -800 200 R 50 50 1 1 B
X PA9/TIM1_CH2/I2C3_SMBA/USART1_TX/DCMI_D0/OTG_FS_VBUS 68 0 -900 200 R 50 50 1 1 B
X PA10/TIM1_CH3/USART1_RX/OTG_FS_ID/DCMI_D1 69 0 -1000 200 R 50 50 1 1 B
X PA11/TIM1_CH4/USART1_CTS/CAN1_RX/LCD_R4/OTG_FS_DM 70 0 -1100 200 R 50 50 1 1 B
X PA12/TIM1_ETR/USART1_RTS/CAN1_TX/LCD_R5/OTG_FS_DP 71 0 -1200 200 R 50 50 1 1 B
X PA13/JTMS-SWDIO 72 0 -1300 200 R 50 50 1 1 B
X PA14/JTCK-SWCLK 76 0 -1400 200 R 50 50 1 1 B
X PA15/JTDI/TIM2_CH1/TIM2_ETR/SPI1_NSS/SPI3_NSS/I2S3_WS 77 0 -1500 200 R 50 50 1 1 B
X PB3/JTDO/TRACESWO/TIM2_CH2/SPI1_SCK/SPI3_SCK/I2S3_CK 89 0 -2100 200 R 50 50 1 1 B
X PB4/NJTRST/TIM3_CH1/SPI1_MISO/SPI3_MISO/I2S3ext_SD 90 0 -2200 200 R 50 50 1 1 B
X PB5/TIM3_CH2/I2C1_SMBA/SPI1_MOSI/SPI3_MOSI/I2S3_SD/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/FMC_SDCKE1/DCMI_D10 91 0 -2300 200 R 50 50 1 1 B
X PB6/TIM4_CH1/I2C1_SCL/USART1_TX/CAN2_TX/FMC_SDNE1/DCMI_D5 92 0 -2400 200 R 50 50 1 1 B
X PB7/TIM4_CH2/I2C1_SDA/USART1_RX/FMC_NL/DCMI_VSYNC 93 0 -2500 200 R 50 50 1 1 B
X PB8/TIM4_CH3/TIM10_CH1/I2C1_SCL/CAN1_RX/ETH_MII_TXD3/SDIO_D4/DCMI_D6/LCD_B6 95 0 -2600 200 R 50 50 1 1 B
X PB9/TIM4_CH4/TIM11_CH1/I2C1_SDA/SPI2_NSS/I2S2_WS/CAN1_TX/SDIO_D5/DCMI_D7/LCD_B7 96 0 -2700 200 R 50 50 1 1 B
X PC0/FMC_SDNWE/OTG_HS_ULPI_STP/ADC123_IN10 15 0 0 200 R 50 50 2 1 B
X PC1/ETH_MDC/ADC123_IN11 16 0 -100 200 R 50 50 2 1 B
X PC2//FMC_SDNE0/ETH_MII_TXD2/OTG_HS_ULPI_DIR/SPI2_MISO/I2S2ext_SD/ADC123_IN12 17 0 -200 200 R 50 50 2 1 B
X PC3/FMC_SDCKE0/ETH_MII_TX_CLK/OTG_HS_ULPI_NXT/SPI2_MOSI/I2S2_SD/ADC123_IN13 18 0 -300 200 R 50 50 2 1 B
X PC4/ETH_RMII_RXD0/ETH_MII_RXD0/ADC12_IN14 33 0 -400 200 R 50 50 2 1 B
X PC5/ETH_RMII_RXD1/ETH_MII_RXD1/ADC12_IN15 34 0 -500 200 R 50 50 2 1 B
X PD8/FMC_D13/USART3_TX 55 0 -2600 200 R 50 50 2 1 B
X PD9/FMC_D14/USART3_RX 56 0 -2700 200 R 50 50 2 1 B
X PD10/LCD_B3/FMC_D15/USART3_CK 57 0 -2800 200 R 50 50 2 1 B
X PD11/FMC_A16/USART3_CTS 58 0 -2900 200 R 50 50 2 1 B
X PD12/FMC_A17/USART3_RTS/TIM4_CH1 59 0 -3000 200 R 50 50 2 1 B
X PD13/FMC_A18/TIM4_CH2 60 0 -3100 200 R 50 50 2 1 B
X PD14/FMC_D0/TIM4_CH3 61 0 -3200 200 R 50 50 2 1 B
X PD15/FMC_D1/TIM4_CH4 62 0 -3300 200 R 50 50 2 1 B
X PC6/LCD_HSYNC/DCMI_D0/SDIO_D6/USART6_TX/I2S2_MCK/TIM8_CH1/TIM3_CH1 63 0 -600 200 R 50 50 2 1 B
X PC7/LCD_G6/DCMI_D1/SDIO_D7/USART6_RX/I2S3_MCK/TIM8_CH2/TIM3_CH2 64 0 -700 200 R 50 50 2 1 B
X PC8/DCMI_D2/SDIO_D0/USART6_CK/TIM8_CH3/TIM3_CH3 65 0 -800 200 R 50 50 2 1 B
X PC9/DCMI_D3/SDIO_D1/I2S_CKIN/I2C3_SDA/TIM8_CH4/TIM3_CH4/MCO2 66 0 -900 200 R 50 50 2 1 B
X PC13/TAMP_1 7 0 -1300 200 R 50 50 2 1 B
X PC10/LCD_R2/DCMI_D8/SDIO_D2/UART4_TX/USART3_TX/I2S3_CK/SPI3_SCK 78 0 -1000 200 R 50 50 2 1 B
X PC11/DCMI_D4/SDIO_D3/UART4_RX/USART3_RX/SPI3_MISO/I2S3ext_SD 79 0 -1100 200 R 50 50 2 1 B
X PC14/OSC32_IN 8 0 -1500 200 R 50 50 2 1 B
X PC12/DCMI_D9/SDIO_CK/UART5_TX/USART3_CK/I2S3_SD/SPI3_MOSI 80 0 -1200 200 R 50 50 2 1 B
X PD0/FMC_D2/CAN1_RX 81 0 -1800 200 R 50 50 2 1 B
X PD1/FMC_D3/CAN1_TX 82 0 -1900 200 R 50 50 2 1 B
X PD2/DCMI_D11/SDIO_CMD/UART5_RX/TIM3_ETR 83 0 -2000 200 R 50 50 2 1 B
X PD3/LCD_G7/DCMI_D5/FMC_CLK/USART2_CTS/I2S2_CK/SPI2_SCK 84 0 -2100 200 R 50 50 2 1 B
X PD4/FMC_NOE/USART2_RTS 85 0 -2200 200 R 50 50 2 1 B
X PD5/FMC_NWE/USART2_TX 86 0 -2300 200 R 50 50 2 1 B
X PD6/LCD_B2/DCMI_D10/FMC_NWAIT/USART2_RX/SAI1_SD_A/I2S3_SD/SPI3_MOSI 87 0 -2400 200 R 50 50 2 1 B
X PD7/FMC_NCE2/FMC_NE1/USART2_CK 88 0 -2500 200 R 50 50 2 1 B
X PC15/OSC32_OUT 9 0 -1600 200 R 50 50 2 1 B
X PE2/FMC_A23/ETH_MII_TXD3/SAI1_MCLK_A/SPI4_SCK/TRACECLK 1 0 -1000 200 R 50 50 3 1 B
X PH0/OSC_IN 12 0 -500 200 R 50 50 3 1 I
X PH1/OSC_OUT 13 0 -600 200 R 50 50 3 1 I
X NRST 14 0 -100 200 R 50 50 3 1 I
X PE3/FMC_A19/SAI1_SD_B/TRACED0 2 0 -1100 200 R 50 50 3 1 B
X PE4/LCD_B0/DCMI_D4/FMC_A20/SAI1_FS_A/SPI4_NSS/TRACED1 3 0 -1200 200 R 50 50 3 1 B
X PE7/FMC_D4/UART7_Rx/TIM1_ETR 38 0 -1500 200 R 50 50 3 1 B
X PE8/FMC_D5/UART7_Tx/TIM1_CH1N 39 0 -1600 200 R 50 50 3 1 B
X PE5/LCD_G0/DCMI_D6/FMC_A21/SAI1_SCK_A/SPI4_MISO/TIM9_CH1/TRACED2 4 0 -1300 200 R 50 50 3 1 B
X PE9/FMC_D6/TIM1_CH1 40 0 -1700 200 R 50 50 3 1 B
X PE10/FMC_D7/TIM1_CH2N 41 0 -1800 200 R 50 50 3 1 B
X PE11/LCD_G3/FMC_D8/SPI4_NSS/TIM1_CH2 42 0 -1900 200 R 50 50 3 1 B
X PE12/LCD_B4/FMC_D9/SPI4_SCK/TIM1_CH3N 43 0 -2000 200 R 50 50 3 1 B
X PE13/LCD_DE/FMC_D10/SPI4_MISO/TIM1_CH3 44 0 -2100 200 R 50 50 3 1 B
X PE14/LCD_CLK/FMC_D11/SPI4_MOSI/TIM1_CH4 45 0 -2200 200 R 50 50 3 1 B
X PE15/LCD_R7/FMC_D12/TIM1_BKIN 46 0 -2300 200 R 50 50 3 1 B
X PE6/LCD_G1/DCMI_D7/FMC_A22/SAI1_SD_A/SPI4_MOSI/TIM9_CH2/TRACED3 5 0 -1400 200 R 50 50 3 1 B
X BOOT0 94 0 -300 200 R 50 50 3 1 I
X PE0/DCMI_D2/FMC_NBL0/UART8_RX/TIM4_ETR 97 0 -800 200 R 50 50 3 1 B
X PE1/DCMI_D3/FMC_NBL1/UART8_Tx 98 0 -900 200 R 50 50 3 1 B
X VSS 10 1200 -100 200 L 50 50 4 1 W
X VDD 100 0 -700 200 R 50 50 4 1 W
X VDD 11 0 -200 200 R 50 50 4 1 W
X VDD 19 0 -300 200 R 50 50 4 1 W
X VSSA 20 1200 -600 200 L 50 50 4 1 W
X VREF+ 21 0 -1100 200 R 50 50 4 1 W
X VDDA 22 0 -900 200 R 50 50 4 1 W
X VSS 27 1200 -200 200 L 50 50 4 1 W
X VDD 28 0 -400 200 R 50 50 4 1 W
X VCAP_1 49 1200 -900 200 L 50 50 4 1 w
X VDD 50 0 -500 200 R 50 50 4 1 W
X VBAT 6 0 -100 200 R 50 50 4 1 W
X VCAP_2 73 1200 -1000 200 L 50 50 4 1 w
X VSS 74 1200 -300 200 L 50 50 4 1 W
X VDD 75 0 -600 200 R 50 50 4 1 W
X VSS 99 1200 -400 200 L 50 50 4 1 W
X ADC123_IN0/ETH_MII_CRS/UART4_TX/USART2_CTS/TIM8_ETR/TIM5_CH1/TIM2_ETR/TIM2_CH1/WKUP/PA0 23 6100 0 200 L 50 50 5 1 B
X ADC123_IN1/ETH_RMII_REF_CLK/ETH_MII_RX_CLK/UART4_RX/USART2_RTS/TIM5_CH2/TIM2_CH2/PA1 24 6100 -100 200 L 50 50 5 1 B
X ADC123_IN2/ETH_MDIO/USART2_TX/TIM9_CH1/TIM5_CH3/TIM2_CH3/PA2 25 6100 -200 200 L 50 50 5 1 B
X ADC123_IN3/LCD_B5/ETH_MII_COL/OTG_HS_ULPI_D0/USART2_RX/TIM9_CH2/TIM5_CH4/TIM2_CH4/PA3 26 6100 -300 200 L 50 50 5 1 B
X DAC_OUT1/ADC12_IN4/LCD_VSYNC/DCMI_HSYNC/OTG_HS_SOF/USART2_CK/I2S3_WS/SPI3_NSS/SPI1_NSS/(3V)PA4 29 6100 -400 200 L 50 50 5 1 B
X DAC_OUT2/ADC12_IN5/OTG_HS_ULPI_CK/SPI1_SCK/TIM8_CH1N/TIM2_ETR/TIM2_CH1/(3V)PA5 30 6100 -500 200 L 50 50 5 1 B
X ADC12_IN6/LCD_G2/DCMI_PIXCLK/TIM13_CH1/SPI1_MISO/TIM8_BKIN/TIM3_CH1/TIM1_BKIN/PA6 31 6100 -600 200 L 50 50 5 1 B
X ADC12_IN7/ETH_RMII_CRS_DV/ETH_MII_RX_DV/TIM14_CH1/SPI1_MOSI/TIM8_CH1N/TIM3_CH2/TIM1_CH1N/PA7 32 6100 -700 200 L 50 50 5 1 B
X ADC12_IN8/ETH_MII_RXD2/OTG_HS_ULPI_D1/LCD_R3/TIM8_CH2N/TIM3_CH3/TIM1_CH2N/PB0 35 6100 -1800 200 L 50 50 5 1 B
X ADC12_IN9/ETH_MII_RXD3/OTG_HS_ULPI_D2/LCD_R6/TIM8_CH3N/TIM3_CH4/TIM1_CH3N/PB1 36 6100 -1900 200 L 50 50 5 1 B
X BOOT1/PB2 37 6100 -2000 200 L 50 50 5 1 B
X LCD_G4/ETH_MII_RX_ER/OTG_HS_ULPI_D3/USART3_TX/I2S2_CK/SPI2_SCK/I2C2_SCL/TIM2_CH3/PB10 47 6100 -2800 200 L 50 50 5 1 B
X LCD_G5/ETH_RMII_TX_EN/ETH_MII_TX_EN/OTG_HS_ULPI_D4/USART3_RX/I2C2_SDA/TIM2_CH4/PB11 48 6100 -2900 200 L 50 50 5 1 B
X OTG_HS_ID/ETH_RMII_TXD0/ETH_MII_TXD0/OTG_HS_ULPI_D5/CAN2_RX/USART3_CK/I2S2_WS/SPI2_NSS/I2C2_SMBA/TIM1_BKIN/PB12 51 6100 -3000 200 L 50 50 5 1 B
X OTG_HS_VBUS/ETH_RMII_TXD1/ETH_MII_TXD1/OTG_HS_ULPI_D6/CAN2_TX/USART3_CTS/I2S2_CK/SPI2_SCK/TIM1_CH1N/PB13 52 6100 -3100 200 L 50 50 5 1 B
X OTG_HS_DM/TIM12_CH1/USART3_RTS/I2S2ext_SD/SPI2_MISO/TIM8_CH2N/TIM1_CH2N/PB14 53 6100 -3200 200 L 50 50 5 1 B
X OTG_HS_DP/TIM12_CH2/I2S2_SD/SPI2_MOSI/TIM8_CH3N/TIM1_CH3N/RTC_REFIN/PB15 54 6100 -3300 200 L 50 50 5 1 B
X LCD_R6/OTG_FS_SOF/USART1_CK/I2C3_SCL/TIM1_CH1/MCO1/PA8 67 6100 -800 200 L 50 50 5 1 B
X OTG_FS_VBUS/DCMI_D0/USART1_TX/I2C3_SMBA/TIM1_CH2/PA9 68 6100 -900 200 L 50 50 5 1 B
X DCMI_D1/OTG_FS_ID/USART1_RX/TIM1_CH3/PA10 69 6100 -1000 200 L 50 50 5 1 B
X OTG_FS_DM/LCD_R4/CAN1_RX/USART1_CTS/TIM1_CH4/PA11 70 6100 -1100 200 L 50 50 5 1 B
X OTG_FS_DP/LCD_R5/CAN1_TX/USART1_RTS/TIM1_ETR/PA12 71 6100 -1200 200 L 50 50 5 1 B
X JTMS-SWDIO/PA13 72 6100 -1300 200 L 50 50 5 1 B
X JTCK-SWCLK/PA14 76 6100 -1400 200 L 50 50 5 1 B
X I2S3_WS/SPI3_NSS/SPI1_NSS/TIM2_ETR/TIM2_CH1/JTDI/PA15 77 6100 -1500 200 L 50 50 5 1 B
X I2S3_CK/SPI3_SCK/SPI1_SCK/TIM2_CH2/TRACESWO/JTDO/PB3 89 6100 -2100 200 L 50 50 5 1 B
X I2S3ext_SD/SPI3_MISO/SPI1_MISO/TIM3_CH1/NJTRST/PB4 90 6100 -2200 200 L 50 50 5 1 B
X DCMI_D10/FMC_SDCKE1/ETH_PPS_OUT/OTG_HS_ULPI_D7/CAN2_RX/I2S3_SD/SPI3_MOSI/SPI1_MOSI/I2C1_SMBA/TIM3_CH2/PB5 91 6100 -2300 200 L 50 50 5 1 B
X DCMI_D5/FMC_SDNE1/CAN2_TX/USART1_TX/I2C1_SCL/TIM4_CH1/PB6 92 6100 -2400 200 L 50 50 5 1 B
X DCMI_VSYNC/FMC_NL/USART1_RX/I2C1_SDA/TIM4_CH2/PB7 93 6100 -2500 200 L 50 50 5 1 B
X LCD_B6/DCMI_D6/SDIO_D4/ETH_MII_TXD3/CAN1_RX/I2C1_SCL/TIM10_CH1/TIM4_CH3/PB8 95 6100 -2600 200 L 50 50 5 1 B
X LCD_B7/DCMI_D7/SDIO_D5/CAN1_TX/I2S2_WS/SPI2_NSS/I2C1_SDA/TIM11_CH1/TIM4_CH4/PB9 96 6100 -2700 200 L 50 50 5 1 B
X ADC123_IN10/OTG_HS_ULPI_STP/FMC_SDNWE/PC0 15 4300 0 200 L 50 50 6 1 B
X ADC123_IN11/ETH_MDC/PC1 16 4300 -100 200 L 50 50 6 1 B
X ADC123_IN12/SPI2_MISO/I2S2ext_SD/OTG_HS_ULPI_DIR/ETH_MII_TXD2/FMC_SDNE0/PC2 17 4300 -200 200 L 50 50 6 1 B
X ADC123_IN13/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/FMC_SDCKE0/PC3 18 4300 -300 200 L 50 50 6 1 B
X ADC12_IN14/ETH_MII_RXD0/ETH_RMII_RXD0/PC4 33 4300 -400 200 L 50 50 6 1 B
X ADC12_IN15/ETH_MII_RXD1/ETH_RMII_RXD1/PC5 34 4300 -500 200 L 50 50 6 1 B
X USART3_TX/FMC_D13/PD8 55 4300 -2600 200 L 50 50 6 1 B
X USART3_RX/FMC_D14/PD9 56 4300 -2700 200 L 50 50 6 1 B
X USART3_CK/FMC_D15/LCD_B3/PD10 57 4300 -2800 200 L 50 50 6 1 B
X USART3_CTS/FMC_A16/PD11 58 4300 -2900 200 L 50 50 6 1 B
X TIM4_CH1/USART3_RTS/FMC_A17/PD12 59 4300 -3000 200 L 50 50 6 1 B
X TIM4_CH2/FMC_A18/PD13 60 4300 -3100 200 L 50 50 6 1 B
X TIM4_CH3/FMC_D0/PD14 61 4300 -3200 200 L 50 50 6 1 B
X TIM4_CH4/FMC_D1/PD15 62 4300 -3300 200 L 50 50 6 1 B
X TIM3_CH1/TIM8_CH1/I2S2_MCK/USART6_TX/SDIO_D6/DCMI_D0/LCD_HSYNC/PC6 63 4300 -600 200 L 50 50 6 1 B
X TIM3_CH2/TIM8_CH2/I2S3_MCK/USART6_RX/SDIO_D7/DCMI_D1/LCD_G6/PC7 64 4300 -700 200 L 50 50 6 1 B
X TIM3_CH3/TIM8_CH3/USART6_CK/SDIO_D0/DCMI_D2/PC8 65 4300 -800 200 L 50 50 6 1 B
X MCO2/TIM3_CH4/TIM8_CH4/I2C3_SDA/I2S_CKIN/SDIO_D1/DCMI_D3/PC9 66 4300 -900 200 L 50 50 6 1 B
X TAMP_1/PC13 7 4300 -1300 200 L 50 50 6 1 B
X SPI3_SCK/I2S3_CK/USART3_TX/UART4_TX/SDIO_D2/DCMI_D8/LCD_R2/PC10 78 4300 -1000 200 L 50 50 6 1 B
X I2S3ext_SD/SPI3_MISO/USART3_RX/UART4_RX/SDIO_D3/DCMI_D4/PC11 79 4300 -1100 200 L 50 50 6 1 B
X OSC32_IN/PC14 8 4300 -1500 200 L 50 50 6 1 B
X SPI3_MOSI/I2S3_SD/USART3_CK/UART5_TX/SDIO_CK/DCMI_D9/PC12 80 4300 -1200 200 L 50 50 6 1 B
X CAN1_RX/FMC_D2/PD0 81 4300 -1800 200 L 50 50 6 1 B
X CAN1_TX/FMC_D3/PD1 82 4300 -1900 200 L 50 50 6 1 B
X TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11/PD2 83 4300 -2000 200 L 50 50 6 1 B
X SPI2_SCK/I2S2_CK/USART2_CTS/FMC_CLK/DCMI_D5/LCD_G7/PD3 84 4300 -2100 200 L 50 50 6 1 B
X USART2_RTS/FMC_NOE/PD4 85 4300 -2200 200 L 50 50 6 1 B
X USART2_TX/FMC_NWE/PD5 86 4300 -2300 200 L 50 50 6 1 B
X SPI3_MOSI/I2S3_SD/SAI1_SD_A/USART2_RX/FMC_NWAIT/DCMI_D10/LCD_B2/PD6 87 4300 -2400 200 L 50 50 6 1 B
X USART2_CK/FMC_NE1/FMC_NCE2/PD7 88 4300 -2500 200 L 50 50 6 1 B
X OSC32_OUT/PC15 9 4300 -1600 200 L 50 50 6 1 B
X TRACECLK/SPI4_SCK/SAI1_MCLK_A/ETH_MII_TXD3/FMC_A23/PE2 1 3700 -1000 200 L 50 50 7 1 B
X OSC_IN/PH0 12 3700 -500 200 L 50 50 7 1 I
X OSC_OUT/PH1 13 3700 -600 200 L 50 50 7 1 I
X NRST 14 3700 -100 200 L 50 50 7 1 I
X TRACED0/SAI1_SD_B/FMC_A19/PE3 2 3700 -1100 200 L 50 50 7 1 B
X TRACED1/SPI4_NSS/SAI1_FS_A/FMC_A20/DCMI_D4/LCD_B0/PE4 3 3700 -1200 200 L 50 50 7 1 B
X TIM1_ETR/UART7_Rx/FMC_D4/PE7 38 3700 -1500 200 L 50 50 7 1 B
X TIM1_CH1N/UART7_Tx/FMC_D5/PE8 39 3700 -1600 200 L 50 50 7 1 B
X TRACED2/TIM9_CH1/SPI4_MISO/SAI1_SCK_A/FMC_A21/DCMI_D6/LCD_G0/PE5 4 3700 -1300 200 L 50 50 7 1 B
X TIM1_CH1/FMC_D6/PE9 40 3700 -1700 200 L 50 50 7 1 B
X TIM1_CH2N/FMC_D7/PE10 41 3700 -1800 200 L 50 50 7 1 B
X TIM1_CH2/SPI4_NSS/FMC_D8/LCD_G3/PE11 42 3700 -1900 200 L 50 50 7 1 B
X TIM1_CH3N/SPI4_SCK/FMC_D9/LCD_B4/PE12 43 3700 -2000 200 L 50 50 7 1 B
X TIM1_CH3/SPI4_MISO/FMC_D10/LCD_DE/PE13 44 3700 -2100 200 L 50 50 7 1 B
X TIM1_CH4/SPI4_MOSI/FMC_D11/LCD_CLK/PE14 45 3700 -2200 200 L 50 50 7 1 B
X TIM1_BKIN/FMC_D12/LCD_R7/PE15 46 3700 -2300 200 L 50 50 7 1 B
X TRACED3/TIM9_CH2/SPI4_MOSI/SAI1_SD_A/FMC_A22/DCMI_D7/LCD_G1/PE6 5 3700 -1400 200 L 50 50 7 1 B
X BOOT0 94 3700 -300 200 L 50 50 7 1 I
X TIM4_ETR/UART8_RX/FMC_NBL0/DCMI_D2/PE0 97 3700 -800 200 L 50 50 7 1 B
X UART8_Tx/FMC_NBL1/DCMI_D3/PE1 98 3700 -900 200 L 50 50 7 1 B
ENDDRAW
ENDDEF
#
# STM32F429VITx
#
DEF STM32F429VITx U 0 40 Y Y 7 L N
F0 "U" 200 250 60 H V L CNN
F1 "STM32F429VITx" 200 150 60 H V L CNN
F2 "Package_QFP:LQFP-100_14x14mm_P0.5mm" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
F4 "STM32F429VITx" 200 -50 60 H I L CNN "manf#"
F5 "ARM Cortex-M4 MCU, 2048KB flash, 192KB RAM, 180MHz, 1.8-3.6V, 82 GPIO, LQFP-100 14x14mm. Ref. Man : RM0090" 200 -250 60 H I L CNN
$FPLIST
 LQFP*14x14mm*P0.5mm*
$ENDFPLIST
DRAW
S 200 100 5900 -3500 1 1 12 f
S 200 100 4100 -3500 2 1 12 f
S 200 100 3500 -2400 3 1 12 f
S 200 100 1000 -1200 4 1 12 f
S 200 100 5900 -3500 5 1 12 f
S 200 100 4100 -3500 6 1 12 f
S 200 100 3500 -2400 7 1 12 f
X PA0/WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/USART2_CTS/UART4_TX/ETH_MII_CRS/ADC123_IN0 23 0 0 200 R 50 50 1 1 B
X PA1/TIM2_CH2/TIM5_CH2/USART2_RTS/UART4_RX/ETH_MII_RX_CLK/ETH_RMII_REF_CLK/ADC123_IN1 24 0 -100 200 R 50 50 1 1 B
X PA2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/ETH_MDIO/ADC123_IN2 25 0 -200 200 R 50 50 1 1 B
X PA3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/OTG_HS_ULPI_D0/ETH_MII_COL/LCD_B5/ADC123_IN3 26 0 -300 200 R 50 50 1 1 B
X PA4(3V)/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK/OTG_HS_SOF/DCMI_HSYNC/LCD_VSYNC/ADC12_IN4/DAC_OUT1 29 0 -400 200 R 50 50 1 1 B
X PA5(3V)/TIM2_CH1/TIM2_ETR/TIM8_CH1N/SPI1_SCK/OTG_HS_ULPI_CK/ADC12_IN5/DAC_OUT2 30 0 -500 200 R 50 50 1 1 B
X PA6/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/SPI1_MISO/TIM13_CH1/DCMI_PIXCLK/LCD_G2/ADC12_IN6 31 0 -600 200 R 50 50 1 1 B
X PA7/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/SPI1_MOSI/TIM14_CH1/ETH_MII_RX_DV/ETH_RMII_CRS_DV/ADC12_IN7 32 0 -700 200 R 50 50 1 1 B
X PB0/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/LCD_R3/OTG_HS_ULPI_D1/ETH_MII_RXD2/ADC12_IN8 35 0 -1800 200 R 50 50 1 1 B
X PB1/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/LCD_R6/OTG_HS_ULPI_D2/ETH_MII_RXD3/ADC12_IN9 36 0 -1900 200 R 50 50 1 1 B
X PB2/BOOT1 37 0 -2000 200 R 50 50 1 1 B
X PB10/TIM2_CH3/I2C2_SCL/SPI2_SCK/I2S2_CK/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/LCD_G4 47 0 -2800 200 R 50 50 1 1 B
X PB11/TIM2_CH4/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_MII_TX_EN/ETH_RMII_TX_EN/LCD_G5 48 0 -2900 200 R 50 50 1 1 B
X PB12/TIM1_BKIN/I2C2_SMBA/SPI2_NSS/I2S2_WS/USART3_CK/CAN2_RX/OTG_HS_ULPI_D5/ETH_MII_TXD0/ETH_RMII_TXD0/OTG_HS_ID 51 0 -3000 200 R 50 50 1 1 B
X PB13/TIM1_CH1N/SPI2_SCK/I2S2_CK/USART3_CTS/CAN2_TX/OTG_HS_ULPI_D6/ETH_MII_TXD1/ETH_RMII_TXD1/OTG_HS_VBUS 52 0 -3100 200 R 50 50 1 1 B
X PB14/TIM1_CH2N/TIM8_CH2N/SPI2_MISO/I2S2ext_SD/USART3_RTS/TIM12_CH1/OTG_HS_DM 53 0 -3200 200 R 50 50 1 1 B
X PB15/RTC_REFIN/TIM1_CH3N/TIM8_CH3N/SPI2_MOSI/I2S2_SD/TIM12_CH2/OTG_HS_DP 54 0 -3300 200 R 50 50 1 1 B
X PA8/MCO1/TIM1_CH1/I2C3_SCL/USART1_CK/OTG_FS_SOF/LCD_R6 67 0 -800 200 R 50 50 1 1 B
X PA9/TIM1_CH2/I2C3_SMBA/USART1_TX/DCMI_D0/OTG_FS_VBUS 68 0 -900 200 R 50 50 1 1 B
X PA10/TIM1_CH3/USART1_RX/OTG_FS_ID/DCMI_D1 69 0 -1000 200 R 50 50 1 1 B
X PA11/TIM1_CH4/USART1_CTS/CAN1_RX/LCD_R4/OTG_FS_DM 70 0 -1100 200 R 50 50 1 1 B
X PA12/TIM1_ETR/USART1_RTS/CAN1_TX/LCD_R5/OTG_FS_DP 71 0 -1200 200 R 50 50 1 1 B
X PA13/JTMS-SWDIO 72 0 -1300 200 R 50 50 1 1 B
X PA14/JTCK-SWCLK 76 0 -1400 200 R 50 50 1 1 B
X PA15/JTDI/TIM2_CH1/TIM2_ETR/SPI1_NSS/SPI3_NSS/I2S3_WS 77 0 -1500 200 R 50 50 1 1 B
X PB3/JTDO/TRACESWO/TIM2_CH2/SPI1_SCK/SPI3_SCK/I2S3_CK 89 0 -2100 200 R 50 50 1 1 B
X PB4/NJTRST/TIM3_CH1/SPI1_MISO/SPI3_MISO/I2S3ext_SD 90 0 -2200 200 R 50 50 1 1 B
X PB5/TIM3_CH2/I2C1_SMBA/SPI1_MOSI/SPI3_MOSI/I2S3_SD/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/FMC_SDCKE1/DCMI_D10 91 0 -2300 200 R 50 50 1 1 B
X PB6/TIM4_CH1/I2C1_SCL/USART1_TX/CAN2_TX/FMC_SDNE1/DCMI_D5 92 0 -2400 200 R 50 50 1 1 B
X PB7/TIM4_CH2/I2C1_SDA/USART1_RX/FMC_NL/DCMI_VSYNC 93 0 -2500 200 R 50 50 1 1 B
X PB8/TIM4_CH3/TIM10_CH1/I2C1_SCL/CAN1_RX/ETH_MII_TXD3/SDIO_D4/DCMI_D6/LCD_B6 95 0 -2600 200 R 50 50 1 1 B
X PB9/TIM4_CH4/TIM11_CH1/I2C1_SDA/SPI2_NSS/I2S2_WS/CAN1_TX/SDIO_D5/DCMI_D7/LCD_B7 96 0 -2700 200 R 50 50 1 1 B
X PC0/FMC_SDNWE/OTG_HS_ULPI_STP/ADC123_IN10 15 0 0 200 R 50 50 2 1 B
X PC1/ETH_MDC/ADC123_IN11 16 0 -100 200 R 50 50 2 1 B
X PC2//FMC_SDNE0/ETH_MII_TXD2/OTG_HS_ULPI_DIR/SPI2_MISO/I2S2ext_SD/ADC123_IN12 17 0 -200 200 R 50 50 2 1 B
X PC3/FMC_SDCKE0/ETH_MII_TX_CLK/OTG_HS_ULPI_NXT/SPI2_MOSI/I2S2_SD/ADC123_IN13 18 0 -300 200 R 50 50 2 1 B
X PC4/ETH_RMII_RXD0/ETH_MII_RXD0/ADC12_IN14 33 0 -400 200 R 50 50 2 1 B
X PC5/ETH_RMII_RXD1/ETH_MII_RXD1/ADC12_IN15 34 0 -500 200 R 50 50 2 1 B
X PD8/FMC_D13/USART3_TX 55 0 -2600 200 R 50 50 2 1 B
X PD9/FMC_D14/USART3_RX 56 0 -2700 200 R 50 50 2 1 B
X PD10/LCD_B3/FMC_D15/USART3_CK 57 0 -2800 200 R 50 50 2 1 B
X PD11/FMC_A16/USART3_CTS 58 0 -2900 200 R 50 50 2 1 B
X PD12/FMC_A17/USART3_RTS/TIM4_CH1 59 0 -3000 200 R 50 50 2 1 B
X PD13/FMC_A18/TIM4_CH2 60 0 -3100 200 R 50 50 2 1 B
X PD14/FMC_D0/TIM4_CH3 61 0 -3200 200 R 50 50 2 1 B
X PD15/FMC_D1/TIM4_CH4 62 0 -3300 200 R 50 50 2 1 B
X PC6/LCD_HSYNC/DCMI_D0/SDIO_D6/USART6_TX/I2S2_MCK/TIM8_CH1/TIM3_CH1 63 0 -600 200 R 50 50 2 1 B
X PC7/LCD_G6/DCMI_D1/SDIO_D7/USART6_RX/I2S3_MCK/TIM8_CH2/TIM3_CH2 64 0 -700 200 R 50 50 2 1 B
X PC8/DCMI_D2/SDIO_D0/USART6_CK/TIM8_CH3/TIM3_CH3 65 0 -800 200 R 50 50 2 1 B
X PC9/DCMI_D3/SDIO_D1/I2S_CKIN/I2C3_SDA/TIM8_CH4/TIM3_CH4/MCO2 66 0 -900 200 R 50 50 2 1 B
X PC13/TAMP_1 7 0 -1300 200 R 50 50 2 1 B
X PC10/LCD_R2/DCMI_D8/SDIO_D2/UART4_TX/USART3_TX/I2S3_CK/SPI3_SCK 78 0 -1000 200 R 50 50 2 1 B
X PC11/DCMI_D4/SDIO_D3/UART4_RX/USART3_RX/SPI3_MISO/I2S3ext_SD 79 0 -1100 200 R 50 50 2 1 B
X PC14/OSC32_IN 8 0 -1500 200 R 50 50 2 1 B
X PC12/DCMI_D9/SDIO_CK/UART5_TX/USART3_CK/I2S3_SD/SPI3_MOSI 80 0 -1200 200 R 50 50 2 1 B
X PD0/FMC_D2/CAN1_RX 81 0 -1800 200 R 50 50 2 1 B
X PD1/FMC_D3/CAN1_TX 82 0 -1900 200 R 50 50 2 1 B
X PD2/DCMI_D11/SDIO_CMD/UART5_RX/TIM3_ETR 83 0 -2000 200 R 50 50 2 1 B
X PD3/LCD_G7/DCMI_D5/FMC_CLK/USART2_CTS/I2S2_CK/SPI2_SCK 84 0 -2100 200 R 50 50 2 1 B
X PD4/FMC_NOE/USART2_RTS 85 0 -2200 200 R 50 50 2 1 B
X PD5/FMC_NWE/USART2_TX 86 0 -2300 200 R 50 50 2 1 B
X PD6/LCD_B2/DCMI_D10/FMC_NWAIT/USART2_RX/SAI1_SD_A/I2S3_SD/SPI3_MOSI 87 0 -2400 200 R 50 50 2 1 B
X PD7/FMC_NCE2/FMC_NE1/USART2_CK 88 0 -2500 200 R 50 50 2 1 B
X PC15/OSC32_OUT 9 0 -1600 200 R 50 50 2 1 B
X PE2/FMC_A23/ETH_MII_TXD3/SAI1_MCLK_A/SPI4_SCK/TRACECLK 1 0 -1000 200 R 50 50 3 1 B
X PH0/OSC_IN 12 0 -500 200 R 50 50 3 1 I
X PH1/OSC_OUT 13 0 -600 200 R 50 50 3 1 I
X NRST 14 0 -100 200 R 50 50 3 1 I
X PE3/FMC_A19/SAI1_SD_B/TRACED0 2 0 -1100 200 R 50 50 3 1 B
X PE4/LCD_B0/DCMI_D4/FMC_A20/SAI1_FS_A/SPI4_NSS/TRACED1 3 0 -1200 200 R 50 50 3 1 B
X PE7/FMC_D4/UART7_Rx/TIM1_ETR 38 0 -1500 200 R 50 50 3 1 B
X PE8/FMC_D5/UART7_Tx/TIM1_CH1N 39 0 -1600 200 R 50 50 3 1 B
X PE5/LCD_G0/DCMI_D6/FMC_A21/SAI1_SCK_A/SPI4_MISO/TIM9_CH1/TRACED2 4 0 -1300 200 R 50 50 3 1 B
X PE9/FMC_D6/TIM1_CH1 40 0 -1700 200 R 50 50 3 1 B
X PE10/FMC_D7/TIM1_CH2N 41 0 -1800 200 R 50 50 3 1 B
X PE11/LCD_G3/FMC_D8/SPI4_NSS/TIM1_CH2 42 0 -1900 200 R 50 50 3 1 B
X PE12/LCD_B4/FMC_D9/SPI4_SCK/TIM1_CH3N 43 0 -2000 200 R 50 50 3 1 B
X PE13/LCD_DE/FMC_D10/SPI4_MISO/TIM1_CH3 44 0 -2100 200 R 50 50 3 1 B
X PE14/LCD_CLK/FMC_D11/SPI4_MOSI/TIM1_CH4 45 0 -2200 200 R 50 50 3 1 B
X PE15/LCD_R7/FMC_D12/TIM1_BKIN 46 0 -2300 200 R 50 50 3 1 B
X PE6/LCD_G1/DCMI_D7/FMC_A22/SAI1_SD_A/SPI4_MOSI/TIM9_CH2/TRACED3 5 0 -1400 200 R 50 50 3 1 B
X BOOT0 94 0 -300 200 R 50 50 3 1 I
X PE0/DCMI_D2/FMC_NBL0/UART8_RX/TIM4_ETR 97 0 -800 200 R 50 50 3 1 B
X PE1/DCMI_D3/FMC_NBL1/UART8_Tx 98 0 -900 200 R 50 50 3 1 B
X VSS 10 1200 -100 200 L 50 50 4 1 W
X VDD 100 0 -700 200 R 50 50 4 1 W
X VDD 11 0 -200 200 R 50 50 4 1 W
X VDD 19 0 -300 200 R 50 50 4 1 W
X VSSA 20 1200 -600 200 L 50 50 4 1 W
X VREF+ 21 0 -1100 200 R 50 50 4 1 W
X VDDA 22 0 -900 200 R 50 50 4 1 W
X VSS 27 1200 -200 200 L 50 50 4 1 W
X VDD 28 0 -400 200 R 50 50 4 1 W
X VCAP_1 49 1200 -900 200 L 50 50 4 1 w
X VDD 50 0 -500 200 R 50 50 4 1 W
X VBAT 6 0 -100 200 R 50 50 4 1 W
X VCAP_2 73 1200 -1000 200 L 50 50 4 1 w
X VSS 74 1200 -300 200 L 50 50 4 1 W
X VDD 75 0 -600 200 R 50 50 4 1 W
X VSS 99 1200 -400 200 L 50 50 4 1 W
X ADC123_IN0/ETH_MII_CRS/UART4_TX/USART2_CTS/TIM8_ETR/TIM5_CH1/TIM2_ETR/TIM2_CH1/WKUP/PA0 23 6100 0 200 L 50 50 5 1 B
X ADC123_IN1/ETH_RMII_REF_CLK/ETH_MII_RX_CLK/UART4_RX/USART2_RTS/TIM5_CH2/TIM2_CH2/PA1 24 6100 -100 200 L 50 50 5 1 B
X ADC123_IN2/ETH_MDIO/USART2_TX/TIM9_CH1/TIM5_CH3/TIM2_CH3/PA2 25 6100 -200 200 L 50 50 5 1 B
X ADC123_IN3/LCD_B5/ETH_MII_COL/OTG_HS_ULPI_D0/USART2_RX/TIM9_CH2/TIM5_CH4/TIM2_CH4/PA3 26 6100 -300 200 L 50 50 5 1 B
X DAC_OUT1/ADC12_IN4/LCD_VSYNC/DCMI_HSYNC/OTG_HS_SOF/USART2_CK/I2S3_WS/SPI3_NSS/SPI1_NSS/(3V)PA4 29 6100 -400 200 L 50 50 5 1 B
X DAC_OUT2/ADC12_IN5/OTG_HS_ULPI_CK/SPI1_SCK/TIM8_CH1N/TIM2_ETR/TIM2_CH1/(3V)PA5 30 6100 -500 200 L 50 50 5 1 B
X ADC12_IN6/LCD_G2/DCMI_PIXCLK/TIM13_CH1/SPI1_MISO/TIM8_BKIN/TIM3_CH1/TIM1_BKIN/PA6 31 6100 -600 200 L 50 50 5 1 B
X ADC12_IN7/ETH_RMII_CRS_DV/ETH_MII_RX_DV/TIM14_CH1/SPI1_MOSI/TIM8_CH1N/TIM3_CH2/TIM1_CH1N/PA7 32 6100 -700 200 L 50 50 5 1 B
X ADC12_IN8/ETH_MII_RXD2/OTG_HS_ULPI_D1/LCD_R3/TIM8_CH2N/TIM3_CH3/TIM1_CH2N/PB0 35 6100 -1800 200 L 50 50 5 1 B
X ADC12_IN9/ETH_MII_RXD3/OTG_HS_ULPI_D2/LCD_R6/TIM8_CH3N/TIM3_CH4/TIM1_CH3N/PB1 36 6100 -1900 200 L 50 50 5 1 B
X BOOT1/PB2 37 6100 -2000 200 L 50 50 5 1 B
X LCD_G4/ETH_MII_RX_ER/OTG_HS_ULPI_D3/USART3_TX/I2S2_CK/SPI2_SCK/I2C2_SCL/TIM2_CH3/PB10 47 6100 -2800 200 L 50 50 5 1 B
X LCD_G5/ETH_RMII_TX_EN/ETH_MII_TX_EN/OTG_HS_ULPI_D4/USART3_RX/I2C2_SDA/TIM2_CH4/PB11 48 6100 -2900 200 L 50 50 5 1 B
X OTG_HS_ID/ETH_RMII_TXD0/ETH_MII_TXD0/OTG_HS_ULPI_D5/CAN2_RX/USART3_CK/I2S2_WS/SPI2_NSS/I2C2_SMBA/TIM1_BKIN/PB12 51 6100 -3000 200 L 50 50 5 1 B
X OTG_HS_VBUS/ETH_RMII_TXD1/ETH_MII_TXD1/OTG_HS_ULPI_D6/CAN2_TX/USART3_CTS/I2S2_CK/SPI2_SCK/TIM1_CH1N/PB13 52 6100 -3100 200 L 50 50 5 1 B
X OTG_HS_DM/TIM12_CH1/USART3_RTS/I2S2ext_SD/SPI2_MISO/TIM8_CH2N/TIM1_CH2N/PB14 53 6100 -3200 200 L 50 50 5 1 B
X OTG_HS_DP/TIM12_CH2/I2S2_SD/SPI2_MOSI/TIM8_CH3N/TIM1_CH3N/RTC_REFIN/PB15 54 6100 -3300 200 L 50 50 5 1 B
X LCD_R6/OTG_FS_SOF/USART1_CK/I2C3_SCL/TIM1_CH1/MCO1/PA8 67 6100 -800 200 L 50 50 5 1 B
X OTG_FS_VBUS/DCMI_D0/USART1_TX/I2C3_SMBA/TIM1_CH2/PA9 68 6100 -900 200 L 50 50 5 1 B
X DCMI_D1/OTG_FS_ID/USART1_RX/TIM1_CH3/PA10 69 6100 -1000 200 L 50 50 5 1 B
X OTG_FS_DM/LCD_R4/CAN1_RX/USART1_CTS/TIM1_CH4/PA11 70 6100 -1100 200 L 50 50 5 1 B
X OTG_FS_DP/LCD_R5/CAN1_TX/USART1_RTS/TIM1_ETR/PA12 71 6100 -1200 200 L 50 50 5 1 B
X JTMS-SWDIO/PA13 72 6100 -1300 200 L 50 50 5 1 B
X JTCK-SWCLK/PA14 76 6100 -1400 200 L 50 50 5 1 B
X I2S3_WS/SPI3_NSS/SPI1_NSS/TIM2_ETR/TIM2_CH1/JTDI/PA15 77 6100 -1500 200 L 50 50 5 1 B
X I2S3_CK/SPI3_SCK/SPI1_SCK/TIM2_CH2/TRACESWO/JTDO/PB3 89 6100 -2100 200 L 50 50 5 1 B
X I2S3ext_SD/SPI3_MISO/SPI1_MISO/TIM3_CH1/NJTRST/PB4 90 6100 -2200 200 L 50 50 5 1 B
X DCMI_D10/FMC_SDCKE1/ETH_PPS_OUT/OTG_HS_ULPI_D7/CAN2_RX/I2S3_SD/SPI3_MOSI/SPI1_MOSI/I2C1_SMBA/TIM3_CH2/PB5 91 6100 -2300 200 L 50 50 5 1 B
X DCMI_D5/FMC_SDNE1/CAN2_TX/USART1_TX/I2C1_SCL/TIM4_CH1/PB6 92 6100 -2400 200 L 50 50 5 1 B
X DCMI_VSYNC/FMC_NL/USART1_RX/I2C1_SDA/TIM4_CH2/PB7 93 6100 -2500 200 L 50 50 5 1 B
X LCD_B6/DCMI_D6/SDIO_D4/ETH_MII_TXD3/CAN1_RX/I2C1_SCL/TIM10_CH1/TIM4_CH3/PB8 95 6100 -2600 200 L 50 50 5 1 B
X LCD_B7/DCMI_D7/SDIO_D5/CAN1_TX/I2S2_WS/SPI2_NSS/I2C1_SDA/TIM11_CH1/TIM4_CH4/PB9 96 6100 -2700 200 L 50 50 5 1 B
X ADC123_IN10/OTG_HS_ULPI_STP/FMC_SDNWE/PC0 15 4300 0 200 L 50 50 6 1 B
X ADC123_IN11/ETH_MDC/PC1 16 4300 -100 200 L 50 50 6 1 B
X ADC123_IN12/SPI2_MISO/I2S2ext_SD/OTG_HS_ULPI_DIR/ETH_MII_TXD2/FMC_SDNE0/PC2 17 4300 -200 200 L 50 50 6 1 B
X ADC123_IN13/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/FMC_SDCKE0/PC3 18 4300 -300 200 L 50 50 6 1 B
X ADC12_IN14/ETH_MII_RXD0/ETH_RMII_RXD0/PC4 33 4300 -400 200 L 50 50 6 1 B
X ADC12_IN15/ETH_MII_RXD1/ETH_RMII_RXD1/PC5 34 4300 -500 200 L 50 50 6 1 B
X USART3_TX/FMC_D13/PD8 55 4300 -2600 200 L 50 50 6 1 B
X USART3_RX/FMC_D14/PD9 56 4300 -2700 200 L 50 50 6 1 B
X USART3_CK/FMC_D15/LCD_B3/PD10 57 4300 -2800 200 L 50 50 6 1 B
X USART3_CTS/FMC_A16/PD11 58 4300 -2900 200 L 50 50 6 1 B
X TIM4_CH1/USART3_RTS/FMC_A17/PD12 59 4300 -3000 200 L 50 50 6 1 B
X TIM4_CH2/FMC_A18/PD13 60 4300 -3100 200 L 50 50 6 1 B
X TIM4_CH3/FMC_D0/PD14 61 4300 -3200 200 L 50 50 6 1 B
X TIM4_CH4/FMC_D1/PD15 62 4300 -3300 200 L 50 50 6 1 B
X TIM3_CH1/TIM8_CH1/I2S2_MCK/USART6_TX/SDIO_D6/DCMI_D0/LCD_HSYNC/PC6 63 4300 -600 200 L 50 50 6 1 B
X TIM3_CH2/TIM8_CH2/I2S3_MCK/USART6_RX/SDIO_D7/DCMI_D1/LCD_G6/PC7 64 4300 -700 200 L 50 50 6 1 B
X TIM3_CH3/TIM8_CH3/USART6_CK/SDIO_D0/DCMI_D2/PC8 65 4300 -800 200 L 50 50 6 1 B
X MCO2/TIM3_CH4/TIM8_CH4/I2C3_SDA/I2S_CKIN/SDIO_D1/DCMI_D3/PC9 66 4300 -900 200 L 50 50 6 1 B
X TAMP_1/PC13 7 4300 -1300 200 L 50 50 6 1 B
X SPI3_SCK/I2S3_CK/USART3_TX/UART4_TX/SDIO_D2/DCMI_D8/LCD_R2/PC10 78 4300 -1000 200 L 50 50 6 1 B
X I2S3ext_SD/SPI3_MISO/USART3_RX/UART4_RX/SDIO_D3/DCMI_D4/PC11 79 4300 -1100 200 L 50 50 6 1 B
X OSC32_IN/PC14 8 4300 -1500 200 L 50 50 6 1 B
X SPI3_MOSI/I2S3_SD/USART3_CK/UART5_TX/SDIO_CK/DCMI_D9/PC12 80 4300 -1200 200 L 50 50 6 1 B
X CAN1_RX/FMC_D2/PD0 81 4300 -1800 200 L 50 50 6 1 B
X CAN1_TX/FMC_D3/PD1 82 4300 -1900 200 L 50 50 6 1 B
X TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11/PD2 83 4300 -2000 200 L 50 50 6 1 B
X SPI2_SCK/I2S2_CK/USART2_CTS/FMC_CLK/DCMI_D5/LCD_G7/PD3 84 4300 -2100 200 L 50 50 6 1 B
X USART2_RTS/FMC_NOE/PD4 85 4300 -2200 200 L 50 50 6 1 B
X USART2_TX/FMC_NWE/PD5 86 4300 -2300 200 L 50 50 6 1 B
X SPI3_MOSI/I2S3_SD/SAI1_SD_A/USART2_RX/FMC_NWAIT/DCMI_D10/LCD_B2/PD6 87 4300 -2400 200 L 50 50 6 1 B
X USART2_CK/FMC_NE1/FMC_NCE2/PD7 88 4300 -2500 200 L 50 50 6 1 B
X OSC32_OUT/PC15 9 4300 -1600 200 L 50 50 6 1 B
X TRACECLK/SPI4_SCK/SAI1_MCLK_A/ETH_MII_TXD3/FMC_A23/PE2 1 3700 -1000 200 L 50 50 7 1 B
X OSC_IN/PH0 12 3700 -500 200 L 50 50 7 1 I
X OSC_OUT/PH1 13 3700 -600 200 L 50 50 7 1 I
X NRST 14 3700 -100 200 L 50 50 7 1 I
X TRACED0/SAI1_SD_B/FMC_A19/PE3 2 3700 -1100 200 L 50 50 7 1 B
X TRACED1/SPI4_NSS/SAI1_FS_A/FMC_A20/DCMI_D4/LCD_B0/PE4 3 3700 -1200 200 L 50 50 7 1 B
X TIM1_ETR/UART7_Rx/FMC_D4/PE7 38 3700 -1500 200 L 50 50 7 1 B
X TIM1_CH1N/UART7_Tx/FMC_D5/PE8 39 3700 -1600 200 L 50 50 7 1 B
X TRACED2/TIM9_CH1/SPI4_MISO/SAI1_SCK_A/FMC_A21/DCMI_D6/LCD_G0/PE5 4 3700 -1300 200 L 50 50 7 1 B
X TIM1_CH1/FMC_D6/PE9 40 3700 -1700 200 L 50 50 7 1 B
X TIM1_CH2N/FMC_D7/PE10 41 3700 -1800 200 L 50 50 7 1 B
X TIM1_CH2/SPI4_NSS/FMC_D8/LCD_G3/PE11 42 3700 -1900 200 L 50 50 7 1 B
X TIM1_CH3N/SPI4_SCK/FMC_D9/LCD_B4/PE12 43 3700 -2000 200 L 50 50 7 1 B
X TIM1_CH3/SPI4_MISO/FMC_D10/LCD_DE/PE13 44 3700 -2100 200 L 50 50 7 1 B
X TIM1_CH4/SPI4_MOSI/FMC_D11/LCD_CLK/PE14 45 3700 -2200 200 L 50 50 7 1 B
X TIM1_BKIN/FMC_D12/LCD_R7/PE15 46 3700 -2300 200 L 50 50 7 1 B
X TRACED3/TIM9_CH2/SPI4_MOSI/SAI1_SD_A/FMC_A22/DCMI_D7/LCD_G1/PE6 5 3700 -1400 200 L 50 50 7 1 B
X BOOT0 94 3700 -300 200 L 50 50 7 1 I
X TIM4_ETR/UART8_RX/FMC_NBL0/DCMI_D2/PE0 97 3700 -800 200 L 50 50 7 1 B
X UART8_Tx/FMC_NBL1/DCMI_D3/PE1 98 3700 -900 200 L 50 50 7 1 B
ENDDRAW
ENDDEF
#
#End Library
