$date
	Mon Jan 22 20:57:45 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! w $end
$var reg 1 " f $end
$var reg 1 # l $end
$var reg 1 $ v $end
$scope module blackbox $end
$var wire 1 " f $end
$var wire 1 # l $end
$var wire 1 $ v $end
$var wire 1 ! w $end
$var wire 1 % w01 $end
$var wire 1 & w14 $end
$var wire 1 ' w17 $end
$var wire 1 ( w19 $end
$var wire 1 ) w20 $end
$var wire 1 * w28 $end
$var wire 1 + w31 $end
$var wire 1 , w32 $end
$var wire 1 - w34 $end
$var wire 1 . w35 $end
$var wire 1 / w38 $end
$var wire 1 0 w44 $end
$var wire 1 1 w60 $end
$var wire 1 2 w65 $end
$var wire 1 3 w71 $end
$var wire 1 4 w76 $end
$var wire 1 5 w83 $end
$var wire 1 6 w89 $end
$var wire 1 7 w91 $end
$var wire 1 8 w92 $end
$var wire 1 9 w94 $end
$var wire 1 : w95 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1:
09
18
07
16
05
14
03
12
11
10
1/
1.
1-
1,
0+
1*
0)
1(
0'
1&
1%
0$
0#
0"
1!
$end
#10
13
1)
0%
0!
0-
0,
0.
0:
04
0(
01
06
1$
#20
1:
0&
1(
11
16
00
08
0/
0$
1"
#30
0:
0(
01
06
1$
#40
03
1,
1.
0)
1%
1!
1-
0+
0'
1:
14
1(
11
16
10
18
1/
0*
1&
0$
0"
1#
#50
0%
0!
0,
0.
04
0(
01
17
06
1$
#60
1%
1!
1+
1'
13
1)
14
0-
1(
11
07
16
00
08
0/
0$
1"
#70
0%
0!
15
0+
0'
02
04
0(
01
17
06
1$
#80
