<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1752077716" />
    <testcase name="test_add" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="6" time="0.000713348388671875" sim_time_ns="0.002" ratio_time="2.803679144385027" />
    <testcase name="test_add_carry_out" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="18" time="0.000152587890625" sim_time_ns="0.002" ratio_time="13.1072" />
    <testcase name="test_add_carry_in" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="33" time="8.893013000488281e-05" sim_time_ns="0.002" ratio_time="22.489565683646113" />
    <testcase name="test_sub" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="48" time="8.0108642578125e-05" sim_time_ns="0.002" ratio_time="24.96609523809524" />
    <testcase name="test_sub_neg_arg" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="62" time="7.677078247070312e-05" sim_time_ns="0.002" ratio_time="26.051577639751553" />
    <testcase name="test_sub_neg_result" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="78" time="7.677078247070312e-05" sim_time_ns="0.002" ratio_time="26.051577639751553" />
  </testsuite>
</testsuites>
