module jg
  ( output logic [4:2][3:2] wr
  , output real ofaliwmc [4:3][3:4]
  , output uwire dxbv [3:4][1:0]
  , output uwire cfmmngfunq
  , input bit ibmj
  , input bit lgertm
  );
  
  
  
  // Top inputs -> top outputs assigs
  assign wr = lgertm;
  
  // Assigns
endmodule: jg

module qfeekp
  (output logic [3:1] tuxfe, input logic [4:1][1:0][4:3] efznxh, input int ywdgrbxgo [2:3], input logic [4:1][1:4] aytkjsxh);
  
  real vllyqhb [4:3][3:4];
  uwire t [3:4][1:0];
  
  jg uhndpd(.wr(uyvxwe), .ofaliwmc(vllyqhb), .dxbv(t), .cfmmngfunq(ixes), .ibmj(mgtqfte), .lgertm(khcljl));
  
  // Top inputs -> top outputs assigs
  assign tuxfe = aytkjsxh;
  
  // Assigns
  assign mgtqfte = 'b0;
  assign khcljl = 'b1;
endmodule: qfeekp

module xroyjwg
  ( output uwire oiuvd
  , output logic [2:4][2:2][2:3] w
  , output integer pn [4:1]
  , output bit [2:1][1:0] awqywvacdl
  , input uwire n [0:3][4:4]
  , input wire epbbjwj
  , input wire xnjjreqri [1:4][0:3]
  , input logic [0:1][2:0] vlvuo
  );
  
  
  
  // Top inputs -> top outputs assigs
  assign oiuvd = vlvuo;
  assign awqywvacdl = epbbjwj;
  
  // Assigns
endmodule: xroyjwg


--------------------------

Data.Fin.[1mFin[0m [38;5;10mcovered fully[0m (19 times)
  - FS: [38;5;10mcovered[0m (10 times)
  - FZ: [38;5;10mcovered[0m (9 times)

Prelude.Types.[1mNat[0m [38;5;10mcovered fully[0m (161 times)
  - S: [38;5;10mcovered[0m (111 times)
  - Z: [38;5;10mcovered[0m (50 times)

Test.Verilog.Assign.MD.[1mMultiDrivenAssigns[0m [38;5;11mcovered partially[0m (3 times)
  - Cons: [38;5;9mnot covered[0m
  - Empty: [38;5;10mcovered[0m (3 times)

Test.Verilog.Assign.MD.[1mMultidriven[0m [38;5;9mnot covered[0m
  - P: [38;5;9mnot covered[0m
  - U: [38;5;9mnot covered[0m
  - W: [38;5;9mnot covered[0m

Test.Verilog.Assign.MD.[1mMultidrivenAt[0m [38;5;9mnot covered[0m
  - MHere: [38;5;9mnot covered[0m
  - MThere: [38;5;9mnot covered[0m

Test.Verilog.Assign.SD.[1mFinNotInSD[0m [38;5;10mcovered fully[0m (7 times)
  - FNICons: [38;5;10mcovered[0m (2 times)
  - FNIEmpty: [38;5;10mcovered[0m (5 times)

Test.Verilog.Assign.SD.[1mSingleDrivenAssigns[0m [38;5;11mcovered partially[0m (3 times)
  - Cons: [38;5;10mcovered[0m (3 times)
  - Empty: [38;5;9mnot covered[0m

Test.Verilog.Literal.[1mBinary[0m [38;5;11mcovered partially[0m (2 times)
  - PArr: [38;5;9mnot covered[0m
  - Single: [38;5;10mcovered[0m (2 times)
  - UArr: [38;5;9mnot covered[0m

Test.Verilog.Literal.[1mBinaryList[0m [38;5;9mnot covered[0m
  - (::): [38;5;9mnot covered[0m
  - Nil: [38;5;9mnot covered[0m

Test.Verilog.Literal.[1mBitState[0m [38;5;11mcovered partially[0m (2 times)
  - S2: [38;5;10mcovered[0m (2 times)
  - S4: [38;5;9mnot covered[0m

Test.Verilog.Literal.[1mLiteralsList[0m [38;5;10mcovered fully[0m (5 times)
  - Cons: [38;5;10mcovered[0m (2 times)
  - Empty: [38;5;10mcovered[0m (3 times)

Test.Verilog.Literal.[1mSValue2[0m [38;5;10mcovered fully[0m (2 times)
  - O': [38;5;10mcovered[0m (1 time)
  - Z': [38;5;10mcovered[0m (1 time)

Test.Verilog.Literal.[1mSValue4[0m [38;5;9mnot covered[0m
  - H: [38;5;9mnot covered[0m
  - O'': [38;5;9mnot covered[0m
  - X: [38;5;9mnot covered[0m
  - Z'': [38;5;9mnot covered[0m

Test.Verilog.Module.[1mAllowedInPackedArr[0m [38;5;10mcovered fully[0m (15 times)
  - B: [38;5;10mcovered[0m (1 time)
  - L: [38;5;10mcovered[0m (6 times)
  - P: [38;5;10mcovered[0m (8 times)

Test.Verilog.Module.ConnectionsValidation.[1mCanConnect[0m [38;5;11mcovered partially[0m (5 times)
  - CCUnpackedUnpacked: [38;5;9mnot covered[0m
  - CCVarOrPacked: [38;5;10mcovered[0m (5 times)

Test.Verilog.Module.ConnectionsValidation.[1mEqNat[0m [38;5;9mnot covered[0m
  - Same: [38;5;9mnot covered[0m

Test.Verilog.Module.ConnectionsValidation.[1mEqSuperBasic[0m [38;5;9mnot covered[0m
  - EqBasicP: [38;5;9mnot covered[0m
  - EqBasicU: [38;5;9mnot covered[0m
  - EqBasicV: [38;5;9mnot covered[0m

Test.Verilog.Module.ConnectionsValidation.[1mEqUnpackedArrSig[0m [38;5;9mnot covered[0m
  - EqUArr: [38;5;9mnot covered[0m
  - Other: [38;5;9mnot covered[0m

Test.Verilog.Module.ConnectionsValidation.[1mSourceForSink[0m [38;5;10mcovered fully[0m (11 times)
  - NoSource: [38;5;10mcovered[0m (6 times)
  - SingleSource: [38;5;10mcovered[0m (5 times)

Test.Verilog.Module.ConnectionsValidation.[1mVarOrPacked[0m [38;5;10mcovered fully[0m (10 times)
  - P: [38;5;10mcovered[0m (5 times)
  - V: [38;5;10mcovered[0m (5 times)

Test.Verilog.Module.ConnsList.[1mConnections[0m [38;5;10mcovered fully[0m (14 times)
  - (::): [38;5;10mcovered[0m (11 times)
  - Nil: [38;5;10mcovered[0m (3 times)

Test.Verilog.Module.[1mEqSVBasic[0m [38;5;9mnot covered[0m
  - EqBit': [38;5;9mnot covered[0m
  - EqInt': [38;5;9mnot covered[0m
  - EqInteger': [38;5;9mnot covered[0m
  - EqLogic': [38;5;9mnot covered[0m
  - EqReal': [38;5;9mnot covered[0m
  - EqUwire': [38;5;9mnot covered[0m
  - EqWire': [38;5;9mnot covered[0m

Test.Verilog.Module.FinsList.[1mFinsList[0m [38;5;10mcovered fully[0m (4 times)
  - (::): [38;5;10mcovered[0m (1 time)
  - Nil: [38;5;10mcovered[0m (3 times)

Test.Verilog.Module.ModuleSig.[1mModuleSig[0m [38;5;10mcovered fully[0m (3 times)
  - MkModuleSig: [38;5;10mcovered[0m (3 times)

Test.Verilog.Module.[1mModules[0m [38;5;10mcovered fully[0m (4 times)
  - End: [38;5;10mcovered[0m (1 time)
  - NewCompositeModule: [38;5;10mcovered[0m (3 times)

Test.Verilog.Module.Ports.[1mPortsList[0m [38;5;10mcovered fully[0m (24 times)
  - (::): [38;5;10mcovered[0m (18 times)
  - Nil: [38;5;10mcovered[0m (6 times)

Test.Verilog.Module.[1mSVArray[0m [38;5;10mcovered fully[0m (17 times)
  - Packed: [38;5;10mcovered[0m (7 times)
  - Unpacked: [38;5;10mcovered[0m (10 times)

Test.Verilog.Module.[1mSVBasic[0m [38;5;11mcovered partially[0m (11 times)
  - Bit': [38;5;10mcovered[0m (2 times)
  - Int': [38;5;10mcovered[0m (1 time)
  - Integer': [38;5;10mcovered[0m (1 time)
  - Logic': [38;5;9mnot covered[0m
  - Real': [38;5;10mcovered[0m (1 time)
  - Uwire': [38;5;10mcovered[0m (4 times)
  - Wire': [38;5;10mcovered[0m (2 times)

Test.Verilog.Module.[1mSVType[0m [38;5;10mcovered fully[0m (28 times)
  - Arr: [38;5;10mcovered[0m (17 times)
  - Var: [38;5;10mcovered[0m (11 times)
