<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3514" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3514{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3514{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3514{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3514{left:69px;bottom:1084px;}
#t5_3514{left:95px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#t6_3514{left:387px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#t7_3514{left:95px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.78px;}
#t8_3514{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t9_3514{left:706px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#ta_3514{left:95px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tb_3514{left:95px;bottom:1020px;letter-spacing:-0.13px;word-spacing:-1.13px;}
#tc_3514{left:95px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_3514{left:501px;bottom:1004px;letter-spacing:-0.24px;}
#te_3514{left:536px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tf_3514{left:69px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_3514{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#th_3514{left:69px;bottom:923px;letter-spacing:0.16px;}
#ti_3514{left:69px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tj_3514{left:69px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_3514{left:69px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3514{left:69px;bottom:848px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tm_3514{left:69px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3514{left:69px;bottom:645px;}
#to_3514{left:95px;bottom:648px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tp_3514{left:417px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_3514{left:95px;bottom:632px;letter-spacing:-0.16px;word-spacing:-1.32px;}
#tr_3514{left:95px;bottom:615px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_3514{left:95px;bottom:598px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#tt_3514{left:95px;bottom:581px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_3514{left:656px;bottom:581px;letter-spacing:-0.24px;}
#tv_3514{left:691px;bottom:581px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_3514{left:95px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_3514{left:69px;bottom:540px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_3514{left:69px;bottom:523px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tz_3514{left:69px;bottom:483px;letter-spacing:0.16px;}
#t10_3514{left:69px;bottom:459px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_3514{left:69px;bottom:442px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t12_3514{left:69px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_3514{left:69px;bottom:218px;}
#t14_3514{left:95px;bottom:221px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t15_3514{left:348px;bottom:221px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t16_3514{left:95px;bottom:204px;letter-spacing:-0.17px;word-spacing:-1.21px;}
#t17_3514{left:560px;bottom:204px;}
#t18_3514{left:570px;bottom:204px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#t19_3514{left:672px;bottom:204px;}
#t1a_3514{left:682px;bottom:204px;letter-spacing:-0.2px;word-spacing:-1.18px;}
#t1b_3514{left:95px;bottom:188px;}
#t1c_3514{left:105px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1d_3514{left:330px;bottom:188px;}
#t1e_3514{left:340px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1f_3514{left:565px;bottom:188px;}
#t1g_3514{left:575px;bottom:188px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1h_3514{left:95px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_3514{left:670px;bottom:171px;letter-spacing:-0.24px;}
#t1j_3514{left:705px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1k_3514{left:95px;bottom:154px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1l_3514{left:69px;bottom:128px;}
#t1m_3514{left:95px;bottom:131px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_3514{left:276px;bottom:700px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1o_3514{left:378px;bottom:700px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1p_3514{left:312px;bottom:273px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1q_3514{left:413px;bottom:273px;letter-spacing:0.16px;word-spacing:0.02px;}
#t1r_3514{left:272px;bottom:789px;letter-spacing:-0.16px;}
#t1s_3514{left:679px;bottom:789px;}
#t1t_3514{left:373px;bottom:766px;letter-spacing:0.01px;}
#t1u_3514{left:279px;bottom:378px;letter-spacing:-0.16px;}
#t1v_3514{left:686px;bottom:378px;}
#t1w_3514{left:452px;bottom:355px;letter-spacing:0.13px;}
#t1x_3514{left:662px;bottom:379px;}
#t1y_3514{left:369px;bottom:322px;letter-spacing:0.01px;}
#t1z_3514{left:260px;bottom:310px;letter-spacing:0.13px;}

.s1_3514{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3514{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3514{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3514{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3514{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3514{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3514{font-size:11px;font-family:Arial_b5v;color:#000;}
.s8_3514{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.v0_3514{transform:scaleX(1.022);}
.t.v1_3514{transform:scaleX(1.039);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3514" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3514Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3514" style="-webkit-user-select: none;"><object width="935" height="1210" data="3514/3514.svg" type="image/svg+xml" id="pdf3514" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3514" class="t s1_3514">15-24 </span><span id="t2_3514" class="t s1_3514">Vol. 3B </span>
<span id="t3_3514" class="t s2_3514">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3514" class="t s3_3514">• </span><span id="t5_3514" class="t s4_3514">Pkg_Duty_Cycle_Cnt (bits 63:0, R/O) </span><span id="t6_3514" class="t s5_3514">— Stores accumulated HDC forced-idle cycle count of this processor </span>
<span id="t7_3514" class="t s5_3514">core since last RESET. This counter increments at the same rate of the TSC. Package shallow residency may be </span>
<span id="t8_3514" class="t s5_3514">implementation specific. In the initial implementation, the threshold is package C2-state. </span><span id="t9_3514" class="t s5_3514">The count is updated </span>
<span id="ta_3514" class="t s5_3514">only after package C2-state exit from a forced idled C-state. At each update, the increment counts cycles when </span>
<span id="tb_3514" class="t s5_3514">the package is in C2 state and at least one processor core in this package was forced into idle state due to HDC. </span>
<span id="tc_3514" class="t s5_3514">If CPUID.06H:EAX[bit 13] = 0, attempt to access this MSR </span><span id="td_3514" class="t v0_3514 s5_3514">may </span><span id="te_3514" class="t s5_3514">cause a #GP fault. Default = zero (0). </span>
<span id="tf_3514" class="t s5_3514">A value of zero in MSR_PKG_HDC_SHALLOW_RESIDENCY indicates either HDC is not supported or this processor </span>
<span id="tg_3514" class="t s5_3514">package never serviced any forced HDC idle. </span>
<span id="th_3514" class="t s6_3514">MSR_PKG_HDC_DEEP_RESIDENCY </span>
<span id="ti_3514" class="t s5_3514">The counter MSR_PKG_HDC_DEEP_RESIDENCY allows software to track HDC residency time when the package is </span>
<span id="tj_3514" class="t s5_3514">in a software-specified package Cx state, all processor cores in the package are not active and at least one logical </span>
<span id="tk_3514" class="t s5_3514">processor was forced into idle state due to HDC. Selection of a specific package Cx state can be configured using </span>
<span id="tl_3514" class="t s5_3514">MSR_PKG_HDC_CONFIG. The layout of the MSR_PKG_HDC_DEEP_RESIDENCY is shown in Figure 15-21. There is </span>
<span id="tm_3514" class="t s5_3514">one MSR_PKG_HDC_DEEP_RESIDENCY per package. The bit fields are described below: </span>
<span id="tn_3514" class="t s3_3514">• </span><span id="to_3514" class="t s4_3514">Pkg_Cx_Duty_Cycle_Cnt (bits 63:0, R/O) </span><span id="tp_3514" class="t s5_3514">— Stores accumulated HDC forced-idle cycle count of this </span>
<span id="tq_3514" class="t s5_3514">processor core since last RESET. This counter increments at the same rate of the TSC. The count is updated only </span>
<span id="tr_3514" class="t s5_3514">after package C-state exit from a forced idle state. At each update, the increment counts cycles when the </span>
<span id="ts_3514" class="t s5_3514">package is in the software-configured Cx state and at least one processor core in this package was forced into </span>
<span id="tt_3514" class="t s5_3514">idle state due to HDC. If CPUID.06H:EAX[bit 13] = 0, attempt to access this MSR </span><span id="tu_3514" class="t v0_3514 s5_3514">may </span><span id="tv_3514" class="t s5_3514">cause a #GP fault. </span>
<span id="tw_3514" class="t s5_3514">Default = zero (0). </span>
<span id="tx_3514" class="t s5_3514">A value of zero in MSR_PKG_HDC_SHALLOW_RESIDENCY indicates either HDC is not supported or this processor </span>
<span id="ty_3514" class="t s5_3514">package never serviced any forced HDC idle. </span>
<span id="tz_3514" class="t s6_3514">MSR_PKG_HDC_CONFIG </span>
<span id="t10_3514" class="t s5_3514">MSR_PKG_HDC_CONFIG allows software to configure the package Cx state that the counter MSR_PKG_HD- </span>
<span id="t11_3514" class="t s5_3514">C_DEEP_RESIDENCY monitors. The layout of the MSR_PKG_HDC_CONFIG is shown in Figure 15-22. There is one </span>
<span id="t12_3514" class="t s5_3514">MSR_PKG_HDC_CONFIG per package. The bit fields are described below: </span>
<span id="t13_3514" class="t s3_3514">• </span><span id="t14_3514" class="t s4_3514">Pkg_Cx_Monitor (bits 2:0, R/W) </span><span id="t15_3514" class="t s5_3514">— Selects which package C-state the MSR_HDC_DEEP_RESIDENCY </span>
<span id="t16_3514" class="t s5_3514">counter will monitor. The encoding of the HDC_Cx_Monitor field are: </span><span id="t17_3514" class="t s4_3514">0</span><span id="t18_3514" class="t s5_3514">: no-counting; </span><span id="t19_3514" class="t s4_3514">1</span><span id="t1a_3514" class="t s5_3514">: count package C2 only, </span>
<span id="t1b_3514" class="t s4_3514">2</span><span id="t1c_3514" class="t s5_3514">: count package C3 and deeper; </span><span id="t1d_3514" class="t s4_3514">3</span><span id="t1e_3514" class="t s5_3514">: count package C6 and deeper; </span><span id="t1f_3514" class="t s4_3514">4</span><span id="t1g_3514" class="t s5_3514">: count package C7 and deeper; other </span>
<span id="t1h_3514" class="t s5_3514">encodings are reserved. If CPUID.06H:EAX[bit 13] = 0, attempt to access this MSR </span><span id="t1i_3514" class="t v0_3514 s5_3514">may </span><span id="t1j_3514" class="t s5_3514">cause a #GP fault. </span>
<span id="t1k_3514" class="t s5_3514">Default = zero (0). </span>
<span id="t1l_3514" class="t s3_3514">• </span><span id="t1m_3514" class="t s5_3514">Bits 63:3 are reserved and must be zero. </span>
<span id="t1n_3514" class="t s6_3514">Figure 15-21. </span><span id="t1o_3514" class="t s6_3514">MSR_PKG_HDC_DEEP_RESIDENCY MSR </span>
<span id="t1p_3514" class="t s6_3514">Figure 15-22. </span><span id="t1q_3514" class="t s6_3514">MSR_PKG_HDC_CONFIG MSR </span>
<span id="t1r_3514" class="t s7_3514">63 </span><span id="t1s_3514" class="t s7_3514">0 </span>
<span id="t1t_3514" class="t v1_3514 s8_3514">Pkg_Cx_duty_cycle_cnt </span>
<span id="t1u_3514" class="t s7_3514">63 </span><span id="t1v_3514" class="t s7_3514">0 </span>
<span id="t1w_3514" class="t s8_3514">Reserved </span>
<span id="t1x_3514" class="t s7_3514">2 </span>
<span id="t1y_3514" class="t v1_3514 s8_3514">HDC_Cx_Monitor </span>
<span id="t1z_3514" class="t s8_3514">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
