\documentclass[11pt, twoside, pdftex]{article}

\newcommand{\hdlName}{VHDL}
\newcommand{\hdlAdj}{ }    % for System Verilog only
\newcommand{\hdlModuleName}{entity}
\newcommand{\hdlFileExt}{vhd}
\newcommand{\demos}{vhdl}

\newif\ifverilog
%\verilogtrue % commented out for VHDL version
\newif\ifnotSV % not System Verilog
\notSVtrue % not System Verilog

\input{DESim_Tutorial.tex}

