%Warning-MODDUP: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:1:8: Duplicate declaration of module: 'clock_scale'
    1 | module clock_scale (
      |        ^~~~~~~~~~~
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:3:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:1:8: ... Location of original declaration
    1 | module clock_scale (
      |        ^~~~~~~~~~~
                 ... For warning description see https://verilator.org/warn/MODDUP?v=5.040
                 ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:9:30: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's CONST '11'h1' generates 11 bits.
                                                                                                 : ... note: In instance 'tt_um_felixfeierabend.signal_gen.tonegenA'
    9 |     reg[11:0] next_counter = 11'b1;
      |                              ^~~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:5:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.040
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:45:23: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'volumeA' generates 4 bits.
                                                                                           : ... note: In instance 'tt_um_felixfeierabend.signal_gen.mix'
   45 |                 multA <= volumeA;  
      |                       ^~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:4:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-WIDTHEXPAND: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:23:6: Input port connection 'scale_factor' expects 12 bits on the pin connection, but pin connection's CONST '11'h32' generates 11 bits.
                                                                                                          : ... note: In instance 'tt_um_felixfeierabend'
   23 |     .scale_factor(11'd50),
      |      ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:5:23: Bits of signal are not used: 'ui_in'[2:1]
                                                                                                           : ... note: In instance 'tt_um_felixfeierabend'
    5 |     input  wire [7:0] ui_in,     
      |                       ^~~~~
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.040
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:7:23: Bits of signal are not used: 'uio_in'[7:3]
                                                                                                           : ... note: In instance 'tt_um_felixfeierabend'
    7 |     input  wire [7:0] uio_in,    
      |                       ^~~~~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:17:12: Signal is not used: 'debug_bits'
                                                                                                            : ... note: In instance 'tt_um_felixfeierabend'
   17 | wire [6:0] debug_bits;
      |            ^~~~~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:20:26: Procedural assignment to declaration with initial value: 'periodA'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   20 |     reg [11:0] periodA = 12'd200;
      |                          ^~~~~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:69:13: ... Location of variable process write
                                                                                                : ... Perhaps should initialize instead using a reset in this process
   69 |             periodA = 12'd200;
      |             ^~~~~~~
                      ... For warning description see https://verilator.org/warn/PROCASSINIT?v=5.040
                      ... Use "/* verilator lint_off PROCASSINIT */" and lint_on around source to disable this message.
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:21:22: Procedural assignment to declaration with initial value: 'volA'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   21 |     reg [3:0] volA = 4'd8;
      |                      ^~~~
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:70:13: ... Location of variable process write
                                                                                                : ... Perhaps should initialize instead using a reset in this process
   70 |             volA = 4'd8;
      |             ^~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:24:19: Procedural assignment to declaration with initial value: 'enableA'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   24 |     reg enableA = 1;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:88:30: ... Location of variable process write
                                                                                                : ... Perhaps should initialize instead using a reset in this process
   88 |                     3'b101: {enableA, enableN} <= {data[1:0]};
      |                              ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:25:19: Procedural assignment to declaration with initial value: 'enableN'
                                                                                                : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
                                                                                                : ... Location of variable initialization
   25 |     reg enableN = 1;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:74:13: ... Location of variable process write
                                                                                                : ... Perhaps should initialize instead using a reset in this process
   74 |             enableN = 1;
      |             ^~~~~~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:29:10: Signal is not used: 'pwm'
                                                                                                 : ... note: In instance 'tt_um_felixfeierabend.signal_gen'
   29 |     wire pwm;
      |          ^~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:22:15: Bits of signal are not used: 'multA'[2:0]
                                                                                            : ... note: In instance 'tt_um_felixfeierabend.signal_gen.mix'
   22 |     reg [7:0] multA, multB;
      |               ^~~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:4:1: ... note: In file included from 'signal_gen.v'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:22:22: Signal is not driven, nor used: 'multB'
                                                                                            : ... note: In instance 'tt_um_felixfeierabend.signal_gen.mix'
   22 |     reg [7:0] multA, multB;
      |                      ^~~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:4:1: ... note: In file included from 'signal_gen.v'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:23:22: Signal is not driven, nor used: 'b_val'
                                                                                            : ... note: In instance 'tt_um_felixfeierabend.signal_gen.mix'
   23 |     reg [4:0] a_val, b_val, n_val;
      |                      ^~~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:4:1: ... note: In file included from 'signal_gen.v'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:26:19: Procedural assignment to declaration with initial value: 'started'
                                                                                           : ... note: In instance 'tt_um_felixfeierabend.signal_gen.mix'
                                                                                           : ... Location of variable initialization
   26 |     reg started = 0;
      |                   ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:4:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/mixer.v:37:13: ... Location of variable process write
                                                                                           : ... Perhaps should initialize instead using a reset in this process
   37 |             started <= 1'b0;
      |             ^~~~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:8:25: Procedural assignment to declaration with initial value: 'counter'
                                                                                                 : ... note: In instance 'tt_um_felixfeierabend.signal_gen.tonegenA'
                                                                                                 : ... Location of variable initialization
    8 |     reg[11:0] counter = 0;
      |                         ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:5:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:14:13: ... Location of variable process write
                                                                                                  : ... Perhaps should initialize instead using a reset in this process
   14 |             counter <= 0;
      |             ^~~~~~~
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:9:15: Signal is not used: 'next_counter'
                                                                                                  : ... note: In instance 'tt_um_felixfeierabend.signal_gen.tonegenA'
    9 |     reg[11:0] next_counter = 11'b1;
      |               ^~~~~~~~~~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:5:1: ... note: In file included from 'signal_gen.v'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-UNUSEDSIGNAL: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/clock_scaler.v:10:9: Signal is not used: 'clk_val'
                                                                                                  : ... note: In instance 'tt_um_felixfeierabend.signal_gen.tonegenA'
   10 |     reg clk_val = 0;
      |         ^~~~~~~
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:5:1: ... note: In file included from 'signal_gen.v'
                       /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:5:24: Procedural assignment to declaration with initial value: 'pwm_o'
                                                                                         : ... note: In instance 'tt_um_felixfeierabend.signal_gen.pwmGen'
                                                                                         : ... Location of variable initialization
    5 |     output reg pwm_o = 0    
      |                        ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:6:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:12:13: ... Location of variable process write
                                                                                          : ... Perhaps should initialize instead using a reset in this process
   12 |             pwm_o <= 0;
      |             ^~~~~
%Warning-PROCASSINIT: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:7:24: Procedural assignment to declaration with initial value: 'clk_cnt'
                                                                                         : ... note: In instance 'tt_um_felixfeierabend.signal_gen.pwmGen'
                                                                                         : ... Location of variable initialization
    7 |     reg[7:0] clk_cnt = 0;    
      |                        ^
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:6:1: ... note: In file included from 'signal_gen.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                      /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/pwm8.v:11:13: ... Location of variable process write
                                                                                          : ... Perhaps should initialize instead using a reset in this process
   11 |             clk_cnt <= 8'b0;
      |             ^~~~~~~
%Warning-BLKSEQ: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:69:21: Blocking assignment '=' in sequential logic process
                                                                                           : ... Suggest using delayed assignment '<='
   69 |             periodA = 12'd200;
      |                     ^
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
                 ... For warning description see https://verilator.org/warn/BLKSEQ?v=5.040
                 ... Use "/* verilator lint_off BLKSEQ */" and lint_on around source to disable this message.
%Warning-BLKSEQ: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:70:18: Blocking assignment '=' in sequential logic process
                                                                                           : ... Suggest using delayed assignment '<='
   70 |             volA = 4'd8;
      |                  ^
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
%Warning-BLKSEQ: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/signal_gen.v:74:21: Blocking assignment '=' in sequential logic process
                                                                                           : ... Suggest using delayed assignment '<='
   74 |             enableN = 1;
      |                     ^
                 /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v:2:1: ... note: In file included from 'tt_um_felixfeierabend.v'
- V e r i l a t i o n   R e p o r t: Verilator 5.040 2025-08-30 rev v5.040
- Verilator: Built from 0.287 MB sources in 306 modules, into 0.023 MB in 5 C++ files needing 0.000 MB
- Verilator: Walltime 0.124 s (elab=0.009, cvt=0.015, bld=0.000); cpu 0.039 s on 1 threads; alloced 35.688 MB
