#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May  3 16:49:27 2020
# Process ID: 13676
# Current directory: C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2636 C:\Users\kaibr\Desktop\Kais_Files\UCT\EEE4120F\Prac_4\Prac_4\Prac_4.xpr
# Log file: C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/vivado.log
# Journal file: C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/kaibr/Desktop/Prac_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 647.699 ; gain = 56.156
INFO: [Common 17-41] Interrupt caught. launch_simulation -simset [get_filesets Debounce_Sim ]
Command: launch_simulation -simset Debounce_Sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'Debounce_Sim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WallClock' in fileset 'Debounce_Sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'Debounce_Sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xvlog --incr --relax -prj tb_WallClock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WallClock
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Delay_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/Debounce_Sim/tb_WallClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WallClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xelab -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delay_Reset
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.BCD_Decoder
Compiling module xil_defaultlib.SS_Driver
Compiling module xil_defaultlib.ClockDiv
Compiling module xil_defaultlib.WallClock
Compiling module xil_defaultlib.tb_WallClock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WallClock_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim/xsim.dir/tb_WallClock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim/xsim.dir/tb_WallClock_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May  3 16:50:34 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 92.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun May  3 16:50:34 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 671.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_WallClock_behav -key {Behavioral:Debounce_Sim:Functional:tb_WallClock} -tclbatch {tb_WallClock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_WallClock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_WallClock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 682.895 ; gain = 11.590
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 710.438 ; gain = 0.000
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'Debounce_Sim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WallClock' in fileset 'Debounce_Sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'Debounce_Sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xvlog --incr --relax -prj tb_WallClock_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xelab -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 710.438 ; gain = 0.000
add_bp {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v} 11
relaunch_sim
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'Debounce_Sim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WallClock' in fileset 'Debounce_Sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'Debounce_Sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xvlog --incr --relax -prj tb_WallClock_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xelab -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 710.438 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 21
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 14
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 22
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 34
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Delay_Reset.v" Line 12
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 12
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim/glbl.v" Line 54
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim/glbl.v" Line 17
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/Debounce_Sim/tb_WallClock.v" Line 8
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/Debounce_Sim/tb_WallClock.v" Line 11
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/Debounce_Sim/tb_WallClock.v" Line 12
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 13
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 19
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 20
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 27
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 29
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 30
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 31
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 45
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 8
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 8
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 10
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 11
relaunch_sim
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'Debounce_Sim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WallClock' in fileset 'Debounce_Sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'Debounce_Sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xvlog --incr --relax -prj tb_WallClock_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xelab -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 715.848 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 21
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 14
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 13
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 18
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 20
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 25
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 22
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 23
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 24
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 21
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 16
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 19
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 14
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 24
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 27
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 22
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 57
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 58
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 61
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 86
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 101
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 102
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 56
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 108
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 135
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 106
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 29
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 30
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 33
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 38
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim/glbl.v" Line 67
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Delay_Reset.v" Line 12
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 34
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 29
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 30
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 33
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 38
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 28
step
Stopped at time : 5 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/Debounce_Sim/tb_WallClock.v" Line 37
step
Stopped at time : 5 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/Debounce_Sim/tb_WallClock.v" Line 38
run all
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 13
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 18
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 24
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 25
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 22
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 23
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 24
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 21
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 16
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 19
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 14
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 24
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 27
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 22
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 57
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 58
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 61
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 86
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 101
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 102
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 56
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 29
run all
Stopped at time : 20 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
remove_bps -file {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v} -line 11
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 720.891 ; gain = 1.953
relaunch_sim
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'Debounce_Sim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WallClock' in fileset 'Debounce_Sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'Debounce_Sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xvlog --incr --relax -prj tb_WallClock_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xelab -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 728.453 ; gain = 0.000
add_bp {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v} 11
add_bp {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v} 101
add_bp {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v} 19
add_bp {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v} 27
add_bp {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v} 61
relaunch_sim
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'Debounce_Sim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WallClock' in fileset 'Debounce_Sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'Debounce_Sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xvlog --incr --relax -prj tb_WallClock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WallClock
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Delay_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/Debounce_Sim/tb_WallClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WallClock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xelab -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delay_Reset
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.BCD_Decoder
Compiling module xil_defaultlib.SS_Driver
Compiling module xil_defaultlib.ClockDiv
Compiling module xil_defaultlib.WallClock
Compiling module xil_defaultlib.tb_WallClock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WallClock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 728.453 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 21
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 19
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 20
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 27
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 29
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 30
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 31
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 45
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 8
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 8
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 10
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 22
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 23
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 24
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 21
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 16
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 19
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" Line 14
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 61
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 86
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 101
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 102
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 56
run all
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
add_bp {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v} 12
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 13
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 18
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 24
remove_bps -file {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v} -line 11
relaunch_sim
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'Debounce_Sim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WallClock' in fileset 'Debounce_Sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'Debounce_Sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xvlog --incr --relax -prj tb_WallClock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WallClock
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Delay_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/Debounce_Sim/tb_WallClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WallClock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xelab -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delay_Reset
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.BCD_Decoder
Compiling module xil_defaultlib.SS_Driver
Compiling module xil_defaultlib.ClockDiv
Compiling module xil_defaultlib.WallClock
Compiling module xil_defaultlib.tb_WallClock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WallClock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 19
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 728.453 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 20
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 27
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 29
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 13
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 18
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 20
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 25
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
relaunch_sim
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'Debounce_Sim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WallClock' in fileset 'Debounce_Sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'Debounce_Sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xvlog --incr --relax -prj tb_WallClock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WallClock
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Delay_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/Debounce_Sim/tb_WallClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WallClock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xelab -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delay_Reset
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.BCD_Decoder
Compiling module xil_defaultlib.SS_Driver
Compiling module xil_defaultlib.ClockDiv
Compiling module xil_defaultlib.WallClock
Compiling module xil_defaultlib.tb_WallClock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WallClock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 19
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 728.453 ; gain = 0.000
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 27
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 61
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 101
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 102
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 56
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 108
run all
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 13
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 18
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 20
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 13
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 18
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 20
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 11
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" Line 22
run all
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 61
run all
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 101
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 102
relaunch_sim
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'Debounce_Sim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WallClock' in fileset 'Debounce_Sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'Debounce_Sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xvlog --incr --relax -prj tb_WallClock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WallClock
INFO: [VRFC 10-2458] undeclared symbol BTNC, assumed default net type wire [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Delay_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/SS_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/Debounce_Sim/tb_WallClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_WallClock
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xelab -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/BCD_Decoder.v" Line 1. Module BCD_Decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delay_Reset
Compiling module xil_defaultlib.Debounce
Compiling module xil_defaultlib.BCD_Decoder
Compiling module xil_defaultlib.SS_Driver
Compiling module xil_defaultlib.ClockDiv
Compiling module xil_defaultlib.WallClock
Compiling module xil_defaultlib.tb_WallClock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_WallClock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 19
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 728.453 ; gain = 0.000
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 27
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 61
run all
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 101
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 102
step
Stopped at time : 0 fs : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 56
run all
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
run all
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v" Line 12
run all
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 61
run all
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 101
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 102
step
Stopped at time : 10 ns : File "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v" Line 56
remove_bps -file {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v} -line 61
remove_bps -file {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v} -line 19
remove_bps -file {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v} -line 27
remove_bps -file {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Clock.v} -line 101
remove_bps -file {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.srcs/sources_1/Debounce.v} -line 12
run all
run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 728.453 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'Debounce_Sim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_WallClock' in fileset 'Debounce_Sim'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'Debounce_Sim'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xvlog --incr --relax -prj tb_WallClock_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset Debounce_Sim -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_4/Prac_4/Prac_4.sim/Debounce_Sim/behav/xsim'
"xelab -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9f37bce2f1014ae89857aacf94435f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_WallClock_behav xil_defaultlib.tb_WallClock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 728.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  3 17:41:25 2020...
