=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.001533 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000386/0 sec (0.000166/0 sec, 0.00022/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 7.6e-05/0 sec (2.9e-05/2.9e-05 sec, 4.7e-05/4.7e-05 sec )
[LOG] Total clause minimization time: 9.5e-05/0 sec (2.3e-05/2.3e-05 sec, 7.2e-05/7.2e-05 sec )
[LOG] Total clause size reduction: 112 --> 8 (28 --> 2, 84 --> 6 )
[LOG] Average clause size reduction: 18.6667 --> 1.33333 (14 --> 1, 21 --> 1.5 )
[LOG] Overall execution time: 0.002329 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.00131 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00028/0 sec (0.000166/0 sec, 0.000114/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 6.2e-05/0 sec (4.1e-05/4.1e-05 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 4.2e-05/0 sec (2.8e-05/2.8e-05 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 66 --> 3 (44 --> 2, 22 --> 1 )
[LOG] Average clause size reduction: 13.2 --> 0.6 (14.6667 --> 0.666667, 11 --> 0.5 )
[LOG] Overall execution time: 0.001955 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.003773 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002423/0 sec (0.000347/0 sec, 0.000464/0 sec, 0.000775/0 sec, 0.000837/0 sec )
[LOG] Nr of iterations: 21 (3, 4, 7, 7 )
[LOG] Total clause computation time: 0.000527/0 sec (6.2e-05/6.2e-05 sec, 9.4e-05/9.4e-05 sec, 0.000176/0.000176 sec, 0.000195/0.000195 sec )
[LOG] Total clause minimization time: 0.001007/0 sec (6.9e-05/6.9e-05 sec, 0.000174/0.000174 sec, 0.000372/0.000372 sec, 0.000392/0.000392 sec )
[LOG] Total clause size reduction: 1208 --> 36 (140 --> 2, 210 --> 6, 426 --> 14, 432 --> 14 )
[LOG] Average clause size reduction: 57.5238 --> 1.71429 (46.6667 --> 0.666667, 52.5 --> 1.5, 60.8571 --> 2, 61.7143 --> 2 )
[LOG] Overall execution time: 0.004595 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.002742 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001448/0 sec (0.000355/0 sec, 0.000322/0 sec, 0.000458/0 sec, 0.000313/0 sec )
[LOG] Nr of iterations: 14 (3, 3, 5, 3 )
[LOG] Total clause computation time: 0.000315/0 sec (8.8e-05/8.8e-05 sec, 6e-05/6e-05 sec, 0.000103/0.000103 sec, 6.4e-05/6.4e-05 sec )
[LOG] Total clause minimization time: 0.000406/0 sec (7.7e-05/7.7e-05 sec, 8.5e-05/8.5e-05 sec, 0.000177/0.000177 sec, 6.7e-05/6.7e-05 sec )
[LOG] Total clause size reduction: 548 --> 18 (108 --> 3, 108 --> 4, 220 --> 8, 112 --> 3 )
[LOG] Average clause size reduction: 39.1429 --> 1.28571 (36 --> 1, 36 --> 1.33333, 44 --> 1.6, 37.3333 --> 1 )
[LOG] Overall execution time: 0.00354 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 73
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.006192 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 114 AND gates.
[LOG] Size after ABC: 52 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00443/0 sec (0.000407/0 sec, 0.00064/0 sec, 0.000363/0 sec, 0.001594/0 sec, 0.000442/0 sec, 0.000984/0 sec )
[LOG] Nr of iterations: 24 (2, 4, 2, 9, 2, 5 )
[LOG] Total clause computation time: 0.000773/0 sec (4.5e-05/4.5e-05 sec, 0.000139/0.000139 sec, 4.2e-05/4.2e-05 sec, 0.000318/0.000318 sec, 5.3e-05/5.3e-05 sec, 0.000176/0.000176 sec )
[LOG] Total clause minimization time: 0.001789/0 sec (4.5e-05/4.5e-05 sec, 0.000225/0.000225 sec, 4.8e-05/4.8e-05 sec, 0.000966/0.000966 sec, 5.1e-05/5.1e-05 sec, 0.000454/0.000454 sec )
[LOG] Total clause size reduction: 2047 --> 42 (112 --> 1, 336 --> 5, 113 --> 1, 912 --> 24, 110 --> 1, 464 --> 10 )
[LOG] Average clause size reduction: 85.2917 --> 1.75 (56 --> 0.5, 84 --> 1.25, 56.5 --> 0.5, 101.333 --> 2.66667, 55 --> 0.5, 92.8 --> 2 )
[LOG] Overall execution time: 0.007206 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 171 12 2 1 155
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.004213 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 46 new AND gates.
[LOG] Size before ABC: 76 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002707/0 sec (0.000406/0 sec, 0.000486/0 sec, 0.000755/0 sec, 0.000326/0 sec, 0.00041/0 sec, 0.000324/0 sec )
[LOG] Nr of iterations: 20 (3, 4, 6, 2, 3, 2 )
[LOG] Total clause computation time: 0.000571/0 sec (8.8e-05/8.8e-05 sec, 0.000103/0.000103 sec, 0.000166/0.000166 sec, 6.3e-05/6.3e-05 sec, 9.1e-05/9.1e-05 sec, 6e-05/6e-05 sec )
[LOG] Total clause minimization time: 0.000768/0 sec (7.5e-05/7.5e-05 sec, 0.000162/0.000162 sec, 0.000357/0.000357 sec, 4.2e-05/4.2e-05 sec, 9.4e-05/9.4e-05 sec, 3.8e-05/3.8e-05 sec )
[LOG] Total clause size reduction: 1221 --> 27 (172 --> 2, 258 --> 6, 435 --> 14, 88 --> 1, 178 --> 3, 90 --> 1 )
[LOG] Average clause size reduction: 61.05 --> 1.35 (57.3333 --> 0.666667, 64.5 --> 1.5, 72.5 --> 2.33333, 44 --> 0.5, 59.3333 --> 1, 45 --> 0.5 )
[LOG] Overall execution time: 0.005103 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 119
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.00845 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 66 new AND gates.
[LOG] Size before ABC: 130 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006359/0 sec (0.000634/0 sec, 0.001285/0 sec, 0.000717/0 sec, 0.000808/0 sec, 0.00057/0 sec, 0.000969/0 sec, 0.000581/0 sec, 0.000795/0 sec )
[LOG] Nr of iterations: 25 (2, 6, 3, 3, 2, 4, 2, 3 )
[LOG] Total clause computation time: 0.000996/0 sec (6.3e-05/6.3e-05 sec, 0.000279/0.000279 sec, 0.000108/0.000108 sec, 0.000122/0.000122 sec, 6.3e-05/6.3e-05 sec, 0.00016/0.00016 sec, 6.8e-05/6.8e-05 sec, 0.000133/0.000133 sec )
[LOG] Total clause minimization time: 0.001825/0 sec (7.2e-05/7.2e-05 sec, 0.000583/0.000583 sec, 0.000181/0.000181 sec, 0.000258/0.000258 sec, 6.8e-05/6.8e-05 sec, 0.000367/0.000367 sec, 7.5e-05/7.5e-05 sec, 0.000221/0.000221 sec )
[LOG] Total clause size reduction: 2656 --> 33 (154 --> 1, 770 --> 11, 310 --> 3, 312 --> 5, 157 --> 1, 474 --> 7, 159 --> 1, 320 --> 4 )
[LOG] Average clause size reduction: 106.24 --> 1.32 (77 --> 0.5, 128.333 --> 1.83333, 103.333 --> 1, 104 --> 1.66667, 78.5 --> 0.5, 118.5 --> 1.75, 79.5 --> 0.5, 106.667 --> 1.33333 )
[LOG] Overall execution time: 0.009646 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 224 16 2 1 203
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.006332 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 66 new AND gates.
[LOG] Size before ABC: 90 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004502/0 sec (0.000517/0 sec, 0.000556/0 sec, 0.000436/0 sec, 0.000449/0 sec, 0.000447/0 sec, 0.000846/0 sec, 0.000778/0 sec, 0.000473/0 sec )
[LOG] Nr of iterations: 22 (2, 3, 2, 2, 2, 5, 4, 2 )
[LOG] Total clause computation time: 0.000884/0 sec (9.2e-05/9.2e-05 sec, 0.000113/0.000113 sec, 7.9e-05/7.9e-05 sec, 8.4e-05/8.4e-05 sec, 8e-05/8e-05 sec, 0.000186/0.000186 sec, 0.000157/0.000157 sec, 9.3e-05/9.3e-05 sec )
[LOG] Total clause minimization time: 0.001029/0 sec (6e-05/6e-05 sec, 0.000137/0.000137 sec, 5.7e-05/5.7e-05 sec, 5.5e-05/5.5e-05 sec, 6.4e-05/6.4e-05 sec, 0.000335/0.000335 sec, 0.000269/0.000269 sec, 5.2e-05/5.2e-05 sec )
[LOG] Total clause size reduction: 1695 --> 22 (118 --> 1, 236 --> 3, 119 --> 1, 120 --> 1, 121 --> 1, 488 --> 8, 369 --> 6, 124 --> 1 )
[LOG] Average clause size reduction: 77.0455 --> 1 (59 --> 0.5, 78.6667 --> 1, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 97.6 --> 1.6, 92.25 --> 1.5, 62 --> 0.5 )
[LOG] Overall execution time: 0.007385 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 188 16 2 1 167
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.014847 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 197 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012323/0 sec (0.001154/0 sec, 0.001936/0 sec, 0.000731/0 sec, 0.002262/0 sec, 0.000764/0 sec, 0.00155/0 sec, 0.00077/0 sec, 0.001028/0 sec, 0.001311/0 sec, 0.000817/0 sec )
[LOG] Nr of iterations: 38 (3, 7, 2, 8, 2, 5, 2, 3, 4, 2 )
[LOG] Total clause computation time: 0.002198/0 sec (0.000189/0.000189 sec, 0.000363/0.000363 sec, 0.00011/0.00011 sec, 0.00043/0.00043 sec, 0.000116/0.000116 sec, 0.000285/0.000285 sec, 0.000119/0.000119 sec, 0.000194/0.000194 sec, 0.000255/0.000255 sec, 0.000137/0.000137 sec )
[LOG] Total clause minimization time: 0.00448/0 sec (0.000348/0.000348 sec, 0.001039/0.001039 sec, 9.8e-05/9.8e-05 sec, 0.001268/0.001268 sec, 0.000106/0.000106 sec, 0.000695/0.000695 sec, 8.7e-05/8.7e-05 sec, 0.00026/0.00026 sec, 0.000482/0.000482 sec, 9.7e-05/9.7e-05 sec )
[LOG] Total clause size reduction: 5563 --> 65 (392 --> 6, 1176 --> 16, 192 --> 1, 1386 --> 20, 199 --> 1, 800 --> 10, 201 --> 1, 404 --> 3, 609 --> 6, 204 --> 1 )
[LOG] Average clause size reduction: 146.395 --> 1.71053 (130.667 --> 2, 168 --> 2.28571, 96 --> 0.5, 173.25 --> 2.5, 99.5 --> 0.5, 160 --> 2, 100.5 --> 0.5, 134.667 --> 1, 152.25 --> 1.5, 102 --> 0.5 )
[LOG] Overall execution time: 0.016423 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 286 20 2 1 257
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.010945 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 132 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00876/0 sec (0.000656/0 sec, 0.000604/0 sec, 0.000994/0 sec, 0.000884/0 sec, 0.000577/0 sec, 0.000713/0 sec, 0.001157/0 sec, 0.001232/0 sec, 0.001206/0 sec, 0.000737/0 sec )
[LOG] Nr of iterations: 39 (3, 3, 5, 4, 2, 3, 5, 6, 5, 3 )
[LOG] Total clause computation time: 0.001884/0 sec (0.000134/0.000134 sec, 0.000116/0.000116 sec, 0.00023/0.00023 sec, 0.000202/0.000202 sec, 0.000111/0.000111 sec, 0.000172/0.000172 sec, 0.000238/0.000238 sec, 0.000277/0.000277 sec, 0.000247/0.000247 sec, 0.000157/0.000157 sec )
[LOG] Total clause minimization time: 0.002833/0 sec (0.00013/0.00013 sec, 0.000153/0.000153 sec, 0.000374/0.000374 sec, 0.000281/0.000281 sec, 6.9e-05/6.9e-05 sec, 0.000138/0.000138 sec, 0.000504/0.000504 sec, 0.000522/0.000522 sec, 0.000519/0.000519 sec, 0.000143/0.000143 sec )
[LOG] Total clause size reduction: 4400 --> 51 (300 --> 2, 300 --> 4, 604 --> 7, 456 --> 5, 153 --> 1, 308 --> 2, 620 --> 10, 755 --> 9, 588 --> 9, 316 --> 2 )
[LOG] Average clause size reduction: 112.821 --> 1.30769 (100 --> 0.666667, 100 --> 1.33333, 120.8 --> 1.4, 114 --> 1.25, 76.5 --> 0.5, 102.667 --> 0.666667, 124 --> 2, 125.833 --> 1.5, 117.6 --> 1.8, 105.333 --> 0.666667 )
[LOG] Overall execution time: 0.012176 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 211
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.020614 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 97 new AND gates.
[LOG] Size before ABC: 239 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.017657/0 sec (0.001114/0 sec, 0.001378/0 sec, 0.00165/0 sec, 0.002109/0 sec, 0.001902/0 sec, 0.001865/0 sec, 0.001154/0 sec, 0.001184/0 sec, 0.001198/0 sec, 0.000899/0 sec, 0.001225/0 sec, 0.001979/0 sec )
[LOG] Nr of iterations: 48 (3, 4, 5, 6, 5, 5, 3, 3, 3, 2, 3, 6 )
[LOG] Total clause computation time: 0.002778/0 sec (0.000137/0.000137 sec, 0.000205/0.000205 sec, 0.0003/0.0003 sec, 0.000366/0.000366 sec, 0.000322/0.000322 sec, 0.000295/0.000295 sec, 0.000179/0.000179 sec, 0.000171/0.000171 sec, 0.000181/0.000181 sec, 9.7e-05/9.7e-05 sec, 0.000171/0.000171 sec, 0.000354/0.000354 sec )
[LOG] Total clause minimization time: 0.006379/0 sec (0.000235/0.000235 sec, 0.000469/0.000469 sec, 0.000647/0.000647 sec, 0.001012/0.001012 sec, 0.000829/0.000829 sec, 0.000822/0.000822 sec, 0.000301/0.000301 sec, 0.000341/0.000341 sec, 0.00033/0.00033 sec, 0.000116/0.000116 sec, 0.000361/0.000361 sec, 0.000916/0.000916 sec )
[LOG] Total clause size reduction: 8722 --> 80 (476 --> 2, 714 --> 6, 956 --> 8, 1200 --> 14, 964 --> 10, 968 --> 10, 486 --> 4, 488 --> 4, 490 --> 4, 246 --> 1, 494 --> 5, 1240 --> 12 )
[LOG] Average clause size reduction: 181.708 --> 1.66667 (158.667 --> 0.666667, 178.5 --> 1.5, 191.2 --> 1.6, 200 --> 2.33333, 192.8 --> 2, 193.6 --> 2, 162 --> 1.33333, 162.667 --> 1.33333, 163.333 --> 1.33333, 123 --> 0.5, 164.667 --> 1.66667, 206.667 --> 2 )
[LOG] Overall execution time: 0.022505 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 342 24 2 1 310
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.016736 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 97 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 94 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014143/0 sec (0.000901/0 sec, 0.001069/0 sec, 0.000731/0 sec, 0.001523/0 sec, 0.002633/0 sec, 0.00134/0 sec, 0.001113/0 sec, 0.001158/0 sec, 0.00073/0 sec, 0.00097/0 sec, 0.001129/0 sec, 0.000846/0 sec )
[LOG] Nr of iterations: 51 (4, 5, 3, 6, 10, 5, 3, 4, 2, 3, 3, 3 )
[LOG] Total clause computation time: 0.002853/0 sec (0.000194/0.000194 sec, 0.000204/0.000204 sec, 0.000161/0.000161 sec, 0.00034/0.00034 sec, 0.000518/0.000518 sec, 0.000318/0.000318 sec, 0.000207/0.000207 sec, 0.000258/0.000258 sec, 9.6e-05/9.6e-05 sec, 0.000207/0.000207 sec, 0.000215/0.000215 sec, 0.000135/0.000135 sec )
[LOG] Total clause minimization time: 0.005192/0 sec (0.000218/0.000218 sec, 0.000444/0.000444 sec, 0.000153/0.000153 sec, 0.000708/0.000708 sec, 0.001587/0.001587 sec, 0.000486/0.000486 sec, 0.000381/0.000381 sec, 0.000365/0.000365 sec, 9.7e-05/9.7e-05 sec, 0.000218/0.000218 sec, 0.000369/0.000369 sec, 0.000166/0.000166 sec )
[LOG] Total clause size reduction: 7157 --> 83 (546 --> 3, 728 --> 9, 366 --> 2, 920 --> 12, 1620 --> 27, 704 --> 7, 374 --> 6, 564 --> 5, 189 --> 1, 380 --> 3, 382 --> 6, 384 --> 2 )
[LOG] Average clause size reduction: 140.333 --> 1.62745 (136.5 --> 0.75, 145.6 --> 1.8, 122 --> 0.666667, 153.333 --> 2, 162 --> 2.7, 140.8 --> 1.4, 124.667 --> 2, 141 --> 1.25, 94.5 --> 0.5, 126.667 --> 1, 127.333 --> 2, 128 --> 0.666667 )
[LOG] Overall execution time: 0.018166 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 289 24 2 1 254
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.025826 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 271 AND gates.
[LOG] Size after ABC: 112 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02237/0 sec (0.001286/0 sec, 0.000892/0 sec, 0.001329/0 sec, 0.001639/0 sec, 0.001793/0 sec, 0.001764/0 sec, 0.001791/0 sec, 0.00178/0 sec, 0.002339/0 sec, 0.001123/0 sec, 0.001238/0 sec, 0.001528/0 sec, 0.001844/0 sec, 0.002024/0 sec )
[LOG] Nr of iterations: 53 (3, 2, 4, 4, 4, 4, 4, 4, 5, 2, 3, 4, 5, 5 )
[LOG] Total clause computation time: 0.00348/0 sec (0.000237/0.000237 sec, 9.3e-05/9.3e-05 sec, 0.000215/0.000215 sec, 0.000262/0.000262 sec, 0.00027/0.00027 sec, 0.000292/0.000292 sec, 0.00028/0.00028 sec, 0.000271/0.000271 sec, 0.000358/0.000358 sec, 0.000123/0.000123 sec, 0.000159/0.000159 sec, 0.000246/0.000246 sec, 0.000346/0.000346 sec, 0.000328/0.000328 sec )
[LOG] Total clause minimization time: 0.007623/0 sec (0.000296/0.000296 sec, 0.000117/0.000117 sec, 0.000411/0.000411 sec, 0.00065/0.00065 sec, 0.000693/0.000693 sec, 0.000634/0.000634 sec, 0.000657/0.000657 sec, 0.000634/0.000634 sec, 0.001092/0.001092 sec, 0.000112/0.000112 sec, 0.00029/0.00029 sec, 0.000482/0.000482 sec, 0.00068/0.00068 sec, 0.000875/0.000875 sec )
[LOG] Total clause size reduction: 11159 --> 83 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 7, 849 --> 7, 852 --> 6, 855 --> 7, 858 --> 7, 1148 --> 13, 288 --> 1, 578 --> 3, 870 --> 5, 1164 --> 7, 1168 --> 11 )
[LOG] Average clause size reduction: 210.547 --> 1.56604 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 1.75, 212.25 --> 1.75, 213 --> 1.5, 213.75 --> 1.75, 214.5 --> 1.75, 229.6 --> 2.6, 144 --> 0.5, 192.667 --> 1, 217.5 --> 1.25, 232.8 --> 1.4, 233.6 --> 2.2 )
[LOG] Overall execution time: 0.02783 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 407 28 2 1 367
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.020033 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 120 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 107 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017176/0 sec (0.000889/0 sec, 0.001601/0 sec, 0.001085/0 sec, 0.001222/0 sec, 0.001245/0 sec, 0.001368/0 sec, 0.000954/0 sec, 0.001613/0 sec, 0.002327/0 sec, 0.001205/0 sec, 0.000833/0 sec, 0.001216/0 sec, 0.000807/0 sec, 0.000811/0 sec )
[LOG] Nr of iterations: 55 (2, 5, 4, 4, 4, 5, 3, 6, 8, 4, 2, 4, 2, 2 )
[LOG] Total clause computation time: 0.00337/0 sec (0.000144/0.000144 sec, 0.00029/0.00029 sec, 0.000241/0.000241 sec, 0.000261/0.000261 sec, 0.000261/0.000261 sec, 0.000313/0.000313 sec, 0.000187/0.000187 sec, 0.000356/0.000356 sec, 0.000487/0.000487 sec, 0.000247/0.000247 sec, 0.000139/0.000139 sec, 0.000258/0.000258 sec, 9.2e-05/9.2e-05 sec, 9.4e-05/9.4e-05 sec )
[LOG] Total clause minimization time: 0.005553/0 sec (0.000104/0.000104 sec, 0.000725/0.000725 sec, 0.000304/0.000304 sec, 0.000388/0.000388 sec, 0.000422/0.000422 sec, 0.000481/0.000481 sec, 0.000202/0.000202 sec, 0.000727/0.000727 sec, 0.00123/0.00123 sec, 0.000345/0.000345 sec, 8.9e-05/8.9e-05 sec, 0.000338/0.000338 sec, 9.9e-05/9.9e-05 sec, 9.9e-05/9.9e-05 sec )
[LOG] Total clause size reduction: 8983 --> 75 (214 --> 1, 856 --> 11, 645 --> 4, 648 --> 5, 651 --> 6, 872 --> 6, 438 --> 3, 1100 --> 11, 1547 --> 17, 666 --> 4, 223 --> 1, 672 --> 4, 225 --> 1, 226 --> 1 )
[LOG] Average clause size reduction: 163.327 --> 1.36364 (107 --> 0.5, 171.2 --> 2.2, 161.25 --> 1, 162 --> 1.25, 162.75 --> 1.5, 174.4 --> 1.2, 146 --> 1, 183.333 --> 1.83333, 193.375 --> 2.125, 166.5 --> 1, 111.5 --> 0.5, 168 --> 1, 112.5 --> 0.5, 113 --> 0.5 )
[LOG] Overall execution time: 0.021798 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 336 28 2 1 305
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.037806 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 140 new AND gates.
[LOG] Size before ABC: 336 AND gates.
[LOG] Size after ABC: 128 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033666/0 sec (0.001591/0 sec, 0.001911/0 sec, 0.001582/0 sec, 0.001986/0 sec, 0.003179/0 sec, 0.002163/0 sec, 0.001319/0 sec, 0.002916/0 sec, 0.001649/0 sec, 0.001943/0 sec, 0.001683/0 sec, 0.001541/0 sec, 0.003973/0 sec, 0.001738/0 sec, 0.002008/0 sec, 0.002484/0 sec )
[LOG] Nr of iterations: 69 (3, 4, 3, 4, 7, 4, 2, 7, 3, 4, 3, 3, 10, 3, 4, 5 )
[LOG] Total clause computation time: 0.005851/0 sec (0.000211/0.000211 sec, 0.000335/0.000335 sec, 0.000259/0.000259 sec, 0.000341/0.000341 sec, 0.000579/0.000579 sec, 0.000369/0.000369 sec, 0.000177/0.000177 sec, 0.00055/0.00055 sec, 0.000278/0.000278 sec, 0.000342/0.000342 sec, 0.00027/0.00027 sec, 0.000271/0.000271 sec, 0.000803/0.000803 sec, 0.000295/0.000295 sec, 0.000353/0.000353 sec, 0.000418/0.000418 sec )
[LOG] Total clause minimization time: 0.012613/0 sec (0.00039/0.00039 sec, 0.000643/0.000643 sec, 0.000394/0.000394 sec, 0.000694/0.000694 sec, 0.001604/0.001604 sec, 0.000798/0.000798 sec, 0.000167/0.000167 sec, 0.001458/0.001458 sec, 0.000479/0.000479 sec, 0.000685/0.000685 sec, 0.000497/0.000497 sec, 0.00035/0.00035 sec, 0.002197/0.002197 sec, 0.000487/0.000487 sec, 0.000686/0.000686 sec, 0.001084/0.001084 sec )
[LOG] Total clause size reduction: 17439 --> 121 (644 --> 4, 966 --> 6, 646 --> 3, 972 --> 6, 1950 --> 16, 978 --> 7, 327 --> 1, 1968 --> 15, 658 --> 5, 990 --> 7, 662 --> 5, 664 --> 3, 2997 --> 22, 668 --> 5, 1005 --> 6, 1344 --> 10 )
[LOG] Average clause size reduction: 252.739 --> 1.75362 (214.667 --> 1.33333, 241.5 --> 1.5, 215.333 --> 1, 243 --> 1.5, 278.571 --> 2.28571, 244.5 --> 1.75, 163.5 --> 0.5, 281.143 --> 2.14286, 219.333 --> 1.66667, 247.5 --> 1.75, 220.667 --> 1.66667, 221.333 --> 1, 299.7 --> 2.2, 222.667 --> 1.66667, 251.25 --> 1.5, 268.8 --> 2 )
[LOG] Overall execution time: 0.040395 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 467 32 2 1 429
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.030442 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 160 new AND gates.
[LOG] Size before ABC: 274 AND gates.
[LOG] Size after ABC: 152 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027054/0 sec (0.001353/0 sec, 0.001631/0 sec, 0.000996/0 sec, 0.002619/0 sec, 0.000988/0 sec, 0.001558/0 sec, 0.001446/0 sec, 0.001583/0 sec, 0.003708/0 sec, 0.002496/0 sec, 0.00093/0 sec, 0.001411/0 sec, 0.001547/0 sec, 0.001615/0 sec, 0.002201/0 sec, 0.000972/0 sec )
[LOG] Nr of iterations: 74 (4, 5, 2, 8, 2, 4, 4, 5, 11, 7, 2, 4, 4, 4, 6, 2 )
[LOG] Total clause computation time: 0.005154/0 sec (0.00029/0.00029 sec, 0.000321/0.000321 sec, 0.000162/0.000162 sec, 0.000492/0.000492 sec, 0.000158/0.000158 sec, 0.000282/0.000282 sec, 0.000296/0.000296 sec, 0.000394/0.000394 sec, 0.0007/0.0007 sec, 0.000492/0.000492 sec, 0.000105/0.000105 sec, 0.000285/0.000285 sec, 0.000305/0.000305 sec, 0.000333/0.000333 sec, 0.00043/0.00043 sec, 0.000109/0.000109 sec )
[LOG] Total clause minimization time: 0.010227/0 sec (0.000321/0.000321 sec, 0.00062/0.00062 sec, 0.000146/0.000146 sec, 0.001391/0.001391 sec, 0.000109/0.000109 sec, 0.000535/0.000535 sec, 0.0004/0.0004 sec, 0.000521/0.000521 sec, 0.002288/0.002288 sec, 0.001277/0.001277 sec, 0.000107/0.000107 sec, 0.000388/0.000388 sec, 0.000489/0.000489 sec, 0.000536/0.000536 sec, 0.001/0.001 sec, 9.9e-05/9.9e-05 sec )
[LOG] Total clause size reduction: 14624 --> 131 (738 --> 3, 984 --> 8, 247 --> 1, 1736 --> 19, 249 --> 1, 750 --> 7, 753 --> 5, 1008 --> 6, 2530 --> 32, 1524 --> 17, 255 --> 1, 750 --> 4, 771 --> 5, 774 --> 7, 1295 --> 14, 260 --> 1 )
[LOG] Average clause size reduction: 197.622 --> 1.77027 (184.5 --> 0.75, 196.8 --> 1.6, 123.5 --> 0.5, 217 --> 2.375, 124.5 --> 0.5, 187.5 --> 1.75, 188.25 --> 1.25, 201.6 --> 1.2, 230 --> 2.90909, 217.714 --> 2.42857, 127.5 --> 0.5, 187.5 --> 1, 192.75 --> 1.25, 193.5 --> 1.75, 215.833 --> 2.33333, 130 --> 0.5 )
[LOG] Overall execution time: 0.032393 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 415 32 2 1 373
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.04318 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 160 new AND gates.
[LOG] Size before ABC: 358 AND gates.
[LOG] Size after ABC: 150 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038631/0 sec (0.001848/0 sec, 0.001385/0 sec, 0.002123/0 sec, 0.001395/0 sec, 0.001362/0 sec, 0.002064/0 sec, 0.001313/0 sec, 0.00284/0 sec, 0.003267/0 sec, 0.001806/0 sec, 0.001387/0 sec, 0.001848/0 sec, 0.002777/0 sec, 0.001798/0 sec, 0.004716/0 sec, 0.002796/0 sec, 0.002386/0 sec, 0.00152/0 sec )
[LOG] Nr of iterations: 70 (3, 2, 4, 2, 2, 4, 2, 6, 7, 3, 2, 3, 6, 3, 10, 5, 4, 2 )
[LOG] Total clause computation time: 0.006293/0 sec (0.000232/0.000232 sec, 0.000181/0.000181 sec, 0.00038/0.00038 sec, 0.000183/0.000183 sec, 0.000158/0.000158 sec, 0.00034/0.00034 sec, 0.000119/0.000119 sec, 0.000483/0.000483 sec, 0.000575/0.000575 sec, 0.000249/0.000249 sec, 0.000135/0.000135 sec, 0.000282/0.000282 sec, 0.000511/0.000511 sec, 0.000277/0.000277 sec, 0.00094/0.00094 sec, 0.000538/0.000538 sec, 0.000453/0.000453 sec, 0.000257/0.000257 sec )
[LOG] Total clause minimization time: 0.013575/0 sec (0.000454/0.000454 sec, 0.000171/0.000171 sec, 0.00068/0.00068 sec, 0.000159/0.000159 sec, 0.000152/0.000152 sec, 0.000785/0.000785 sec, 0.000232/0.000232 sec, 0.001355/0.001355 sec, 0.001664/0.001664 sec, 0.000524/0.000524 sec, 0.00023/0.00023 sec, 0.000555/0.000555 sec, 0.001227/0.001227 sec, 0.000468/0.000468 sec, 0.002703/0.002703 sec, 0.001186/0.001186 sec, 0.000851/0.000851 sec, 0.000179/0.000179 sec )
[LOG] Total clause size reduction: 19383 --> 117 (728 --> 4, 364 --> 1, 1095 --> 5, 366 --> 1, 367 --> 1, 1104 --> 7, 369 --> 2, 1850 --> 13, 2226 --> 16, 744 --> 5, 373 --> 2, 748 --> 5, 1875 --> 10, 752 --> 4, 3393 --> 23, 1512 --> 10, 1137 --> 7, 380 --> 1 )
[LOG] Average clause size reduction: 276.9 --> 1.67143 (242.667 --> 1.33333, 182 --> 0.5, 273.75 --> 1.25, 183 --> 0.5, 183.5 --> 0.5, 276 --> 1.75, 184.5 --> 1, 308.333 --> 2.16667, 318 --> 2.28571, 248 --> 1.66667, 186.5 --> 1, 249.333 --> 1.66667, 312.5 --> 1.66667, 250.667 --> 1.33333, 339.3 --> 2.3, 302.4 --> 2, 284.25 --> 1.75, 190 --> 0.5 )
[LOG] Overall execution time: 0.04614 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 533 36 2 1 487
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.031357 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 159 new AND gates.
[LOG] Size before ABC: 249 AND gates.
[LOG] Size after ABC: 142 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027591/0 sec (0.001323/0 sec, 0.001844/0 sec, 0.001768/0 sec, 0.001346/0 sec, 0.001592/0 sec, 0.001799/0 sec, 0.001125/0 sec, 0.001696/0 sec, 0.001011/0 sec, 0.002028/0 sec, 0.001224/0 sec, 0.001031/0 sec, 0.001211/0 sec, 0.001982/0 sec, 0.002706/0 sec, 0.00156/0 sec, 0.001277/0 sec, 0.001068/0 sec )
[LOG] Nr of iterations: 65 (3, 5, 4, 3, 4, 4, 2, 4, 2, 5, 3, 2, 3, 5, 7, 4, 3, 2 )
[LOG] Total clause computation time: 0.005162/0 sec (0.00027/0.00027 sec, 0.000364/0.000364 sec, 0.000331/0.000331 sec, 0.000258/0.000258 sec, 0.000342/0.000342 sec, 0.000337/0.000337 sec, 0.000178/0.000178 sec, 0.000331/0.000331 sec, 0.00016/0.00016 sec, 0.000363/0.000363 sec, 0.000233/0.000233 sec, 0.000164/0.000164 sec, 0.00022/0.00022 sec, 0.000379/0.000379 sec, 0.000533/0.000533 sec, 0.000329/0.000329 sec, 0.000249/0.000249 sec, 0.000121/0.000121 sec )
[LOG] Total clause minimization time: 0.008182/0 sec (0.000264/0.000264 sec, 0.000699/0.000699 sec, 0.000652/0.000652 sec, 0.000293/0.000293 sec, 0.000442/0.000442 sec, 0.00064/0.00064 sec, 0.000124/0.000124 sec, 0.000524/0.000524 sec, 0.000118/0.000118 sec, 0.0009/0.0009 sec, 0.000235/0.000235 sec, 0.000107/0.000107 sec, 0.000228/0.000228 sec, 0.000807/0.000807 sec, 0.001373/0.001373 sec, 0.000428/0.000428 sec, 0.000221/0.000221 sec, 0.000127/0.000127 sec )
[LOG] Total clause size reduction: 13409 --> 86 (556 --> 2, 1112 --> 8, 837 --> 7, 560 --> 3, 843 --> 4, 846 --> 7, 278 --> 1, 852 --> 6, 285 --> 1, 1144 --> 11, 574 --> 2, 282 --> 1, 578 --> 2, 1160 --> 10, 1746 --> 14, 876 --> 4, 586 --> 2, 294 --> 1 )
[LOG] Average clause size reduction: 206.292 --> 1.32308 (185.333 --> 0.666667, 222.4 --> 1.6, 209.25 --> 1.75, 186.667 --> 1, 210.75 --> 1, 211.5 --> 1.75, 139 --> 0.5, 213 --> 1.5, 142.5 --> 0.5, 228.8 --> 2.2, 191.333 --> 0.666667, 141 --> 0.5, 192.667 --> 0.666667, 232 --> 2, 249.429 --> 2, 219 --> 1, 195.333 --> 0.666667, 147 --> 0.5 )
[LOG] Overall execution time: 0.033434 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 439 36 2 1 400
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.048529 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 173 new AND gates.
[LOG] Size before ABC: 380 AND gates.
[LOG] Size after ABC: 164 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043228/0 sec (0.001545/0 sec, 0.001533/0 sec, 0.001992/0 sec, 0.001488/0 sec, 0.001513/0 sec, 0.001878/0 sec, 0.003133/0 sec, 0.002502/0 sec, 0.001847/0 sec, 0.004003/0 sec, 0.0027/0 sec, 0.001511/0 sec, 0.003024/0 sec, 0.001469/0 sec, 0.001479/0 sec, 0.002151/0 sec, 0.001967/0 sec, 0.002472/0 sec, 0.002395/0 sec, 0.002626/0 sec )
[LOG] Nr of iterations: 71 (2, 2, 3, 2, 2, 3, 6, 5, 3, 8, 5, 2, 6, 2, 2, 3, 3, 4, 4, 4 )
[LOG] Total clause computation time: 0.006306/0 sec (0.00014/0.00014 sec, 0.000137/0.000137 sec, 0.000272/0.000272 sec, 0.000146/0.000146 sec, 0.000143/0.000143 sec, 0.000239/0.000239 sec, 0.000555/0.000555 sec, 0.000428/0.000428 sec, 0.000253/0.000253 sec, 0.000699/0.000699 sec, 0.000437/0.000437 sec, 0.000141/0.000141 sec, 0.000544/0.000544 sec, 0.000165/0.000165 sec, 0.000162/0.000162 sec, 0.000316/0.000316 sec, 0.000294/0.000294 sec, 0.000376/0.000376 sec, 0.00043/0.00043 sec, 0.000429/0.000429 sec )
[LOG] Total clause minimization time: 0.013849/0 sec (0.000177/0.000177 sec, 0.000248/0.000248 sec, 0.000541/0.000541 sec, 0.000183/0.000183 sec, 0.000193/0.000193 sec, 0.000452/0.000452 sec, 0.00139/0.00139 sec, 0.001007/0.001007 sec, 0.000506/0.000506 sec, 0.002179/0.002179 sec, 0.001133/0.001133 sec, 0.000255/0.000255 sec, 0.001331/0.001331 sec, 0.000174/0.000174 sec, 0.000181/0.000181 sec, 0.000673/0.000673 sec, 0.000521/0.000521 sec, 0.000929/0.000929 sec, 0.00079/0.00079 sec, 0.000986/0.000986 sec )
[LOG] Total clause size reduction: 21177 --> 108 (406 --> 1, 406 --> 2, 814 --> 4, 408 --> 1, 409 --> 1, 820 --> 3, 2055 --> 12, 1648 --> 8, 826 --> 4, 2898 --> 19, 1660 --> 9, 416 --> 2, 2085 --> 10, 418 --> 1, 419 --> 1, 840 --> 5, 842 --> 4, 1266 --> 7, 1269 --> 6, 1272 --> 8 )
[LOG] Average clause size reduction: 298.268 --> 1.52113 (203 --> 0.5, 203 --> 1, 271.333 --> 1.33333, 204 --> 0.5, 204.5 --> 0.5, 273.333 --> 1, 342.5 --> 2, 329.6 --> 1.6, 275.333 --> 1.33333, 362.25 --> 2.375, 332 --> 1.8, 208 --> 1, 347.5 --> 1.66667, 209 --> 0.5, 209.5 --> 0.5, 280 --> 1.66667, 280.667 --> 1.33333, 316.5 --> 1.75, 317.25 --> 1.5, 318 --> 2 )
[LOG] Overall execution time: 0.051601 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 591 40 2 1 538
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.037583 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 170 new AND gates.
[LOG] Size before ABC: 285 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033325/0 sec (0.001355/0 sec, 0.001671/0 sec, 0.00195/0 sec, 0.001482/0 sec, 0.00168/0 sec, 0.001138/0 sec, 0.002429/0 sec, 0.001112/0 sec, 0.0029/0 sec, 0.001435/0 sec, 0.001185/0 sec, 0.002023/0 sec, 0.001172/0 sec, 0.001833/0 sec, 0.001553/0 sec, 0.002567/0 sec, 0.001908/0 sec, 0.001167/0 sec, 0.001384/0 sec, 0.001381/0 sec )
[LOG] Nr of iterations: 74 (3, 4, 5, 3, 4, 2, 6, 2, 8, 3, 2, 5, 2, 4, 3, 6, 4, 2, 3, 3 )
[LOG] Total clause computation time: 0.006101/0 sec (0.000253/0.000253 sec, 0.000291/0.000291 sec, 0.00038/0.00038 sec, 0.000254/0.000254 sec, 0.000317/0.000317 sec, 0.000184/0.000184 sec, 0.00049/0.00049 sec, 0.000179/0.000179 sec, 0.000597/0.000597 sec, 0.000264/0.000264 sec, 0.000181/0.000181 sec, 0.000403/0.000403 sec, 0.000185/0.000185 sec, 0.000396/0.000396 sec, 0.000284/0.000284 sec, 0.000572/0.000572 sec, 0.000354/0.000354 sec, 0.000126/0.000126 sec, 0.0002/0.0002 sec, 0.000191/0.000191 sec )
[LOG] Total clause minimization time: 0.010056/0 sec (0.00025/0.00025 sec, 0.000574/0.000574 sec, 0.000761/0.000761 sec, 0.000412/0.000412 sec, 0.00053/0.00053 sec, 0.000125/0.000125 sec, 0.001115/0.001115 sec, 0.000124/0.000124 sec, 0.001452/0.001452 sec, 0.000328/0.000328 sec, 0.000134/0.000134 sec, 0.000746/0.000746 sec, 0.000126/0.000126 sec, 0.000557/0.000557 sec, 0.00039/0.00039 sec, 0.00109/0.00109 sec, 0.00065/0.00065 sec, 0.00014/0.00014 sec, 0.000281/0.000281 sec, 0.000271/0.000271 sec )
[LOG] Total clause size reduction: 17170 --> 104 (620 --> 2, 930 --> 7, 1244 --> 9, 624 --> 5, 939 --> 6, 314 --> 1, 1575 --> 13, 316 --> 1, 2219 --> 15, 626 --> 3, 319 --> 1, 1280 --> 8, 321 --> 1, 966 --> 5, 646 --> 4, 1620 --> 11, 975 --> 7, 326 --> 1, 654 --> 2, 656 --> 2 )
[LOG] Average clause size reduction: 232.027 --> 1.40541 (206.667 --> 0.666667, 232.5 --> 1.75, 248.8 --> 1.8, 208 --> 1.66667, 234.75 --> 1.5, 157 --> 0.5, 262.5 --> 2.16667, 158 --> 0.5, 277.375 --> 1.875, 208.667 --> 1, 159.5 --> 0.5, 256 --> 1.6, 160.5 --> 0.5, 241.5 --> 1.25, 215.333 --> 1.33333, 270 --> 1.83333, 243.75 --> 1.75, 163 --> 0.5, 218 --> 0.666667, 218.667 --> 0.666667 )
[LOG] Overall execution time: 0.039965 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 439
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001137 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000145/0 sec (0.000145/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001794 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001017 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.7e-05/0 sec (8.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9e-06/0 sec (9e-06/9e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001634 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.00126 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000201/0 sec (0.000201/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001972 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001068 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000104/0 sec (0.000104/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001716 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.00144 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000273/0 sec (0.000273/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00222 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001144 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000123/0 sec (0.000123/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001804 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001481 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00033/0 sec (0.00033/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002334 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001121 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000129/0 sec (0.000129/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001764 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.001564 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000344/0 sec (0.000344/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002475 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001288 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000169/0 sec (0.000169/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002021 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.001547 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000378/0 sec (0.000378/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4e-05/0 sec (4e-05/4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002466 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001131 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000167/0 sec (0.000167/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001819 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.001688 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000432/0 sec (0.000432/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.6e-05/0 sec (3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002662 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001218 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000207/0 sec (0.000207/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001995 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.001872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000547/0 sec (0.000547/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003071 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001211 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000212/0 sec (0.000212/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001972 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.001803 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000524/0 sec (0.000524/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.3e-05/0 sec (4.3e-05/4.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002973 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.69 sec (Real time) / 1.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.00122 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000226/0 sec (0.000226/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001992 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.27 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.002052 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000618/0 sec (0.000618/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.7e-05/0 sec (4.7e-05/4.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003275 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.38 sec (Real time) / 5.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001362 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000271/0 sec (0.000271/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00218 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.03 sec (Real time) / 3.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.002418 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000786/0 sec (0.000786/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6e-05/0 sec (6e-05/6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004098 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 710.29 sec (Real time) / 699.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.001636 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000336/0 sec (0.000336/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002651 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 451.52 sec (Real time) / 442.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.003015 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001079/0 sec (0.001079/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.7e-05/0 sec (7.7e-05/7.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005367 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.29 sec (Real time) / 9920.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.001815 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00043/0 sec (0.00043/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003053 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.39 sec (Real time) / 9921.59 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.003719 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001389/0 sec (0.001389/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000103/0 sec (0.000103/0.000103 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006914 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.40 sec (Real time) / 9917.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.001982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000528/0 sec (0.000528/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.3e-05/0 sec (3.3e-05/3.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003509 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.63 sec (Real time) / 9918.63 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.00522 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002011/0 sec (0.002011/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000127/0 sec (0.000127/0.000127 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009682 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9918.48 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.002244 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000639/0 sec (0.000639/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003985 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.59 sec (Real time) / 9906.24 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001297 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000124/0 sec (0.000124/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.7e-05/0 sec (2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002055 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001171 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000101/0 sec (0.000101/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001813 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001314 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000149/0 sec (0.000149/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002026 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001224 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.2e-05/0 sec (8.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00189 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.002331 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000944/0 sec (0.000476/0 sec, 0.000238/0 sec, 0.00023/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000119/0 sec (6e-05/6e-05 sec, 3.5e-05/3.5e-05 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0.000141/0 sec (0.000141/0.000141 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003224 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.002018 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000766/0 sec (0.00038/0 sec, 0.000211/0 sec, 0.000175/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000157/0 sec (6.1e-05/6.1e-05 sec, 5.8e-05/5.8e-05 sec, 3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 0.000116/0 sec (0.000116/0.000116 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002852 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.002267 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000892/0 sec (0.000444/0 sec, 0.000233/0 sec, 0.000215/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000141/0 sec (6.7e-05/6.7e-05 sec, 4e-05/4e-05 sec, 3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 0.000131/0 sec (0.000131/0.000131 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.001745 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000523/0 sec (0.000242/0 sec, 0.000144/0 sec, 0.000137/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 9.8e-05/0 sec (5.3e-05/5.3e-05 sec, 2.5e-05/2.5e-05 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002504 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.016715 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014216/0 sec (0.009602/0 sec, 0.000996/0 sec, 0.0008/0 sec, 0.000739/0 sec, 0.000742/0 sec, 0.000685/0 sec, 0.000652/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002366/0 sec (0.001276/0.001276 sec, 0.000344/0.000344 sec, 0.000227/0.000227 sec, 0.00017/0.00017 sec, 0.00014/0.00014 sec, 0.000122/0.000122 sec, 8.7e-05/8.7e-05 sec )
[LOG] Total clause minimization time: 0.007459/0 sec (0.007459/0.007459 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.018151 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.014086 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011937/0 sec (0.007486/0 sec, 0.001013/0 sec, 0.000832/0 sec, 0.000715/0 sec, 0.000673/0 sec, 0.000624/0 sec, 0.000594/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002981/0 sec (0.001109/0.001109 sec, 0.000545/0.000545 sec, 0.000395/0.000395 sec, 0.000296/0.000296 sec, 0.000246/0.000246 sec, 0.000208/0.000208 sec, 0.000182/0.000182 sec )
[LOG] Total clause minimization time: 0.005816/0 sec (0.005816/0.005816 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015329 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.013754 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011556/0 sec (0.007678/0 sec, 0.000869/0 sec, 0.000671/0 sec, 0.000635/0 sec, 0.000587/0 sec, 0.000558/0 sec, 0.000558/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002133/0 sec (0.001108/0.001108 sec, 0.000348/0.000348 sec, 0.000197/0.000197 sec, 0.000167/0.000167 sec, 0.000124/0.000124 sec, 9.8e-05/9.8e-05 sec, 9.1e-05/9.1e-05 sec )
[LOG] Total clause minimization time: 0.005862/0 sec (0.005862/0.005862 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014892 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.008801 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006791/0 sec (0.003967/0 sec, 0.000734/0 sec, 0.000536/0 sec, 0.000446/0 sec, 0.000386/0 sec, 0.000367/0 sec, 0.000355/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001336/0 sec (0.000647/0.000647 sec, 0.000294/0.000294 sec, 0.000149/0.000149 sec, 9.3e-05/9.3e-05 sec, 6.6e-05/6.6e-05 sec, 4.6e-05/4.6e-05 sec, 4.1e-05/4.1e-05 sec )
[LOG] Total clause minimization time: 0.002835/0 sec (0.002835/0.002835 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009815 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.474623 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.458219/1 sec (0.348865/0 sec, 0.037835/0 sec, 0.017854/1 sec, 0.009822/0 sec, 0.006972/0 sec, 0.006369/0 sec, 0.006233/0 sec, 0.006122/0 sec, 0.006024/0 sec, 0.006232/0 sec, 0.005891/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.086946/1 sec (0.034591/0.034591 sec, 0.031699/0.031699 sec, 0.012215/0.012215 sec, 0.004053/0.004053 sec, 0.001463/0.001463 sec, 0.000803/0.000803 sec, 0.00054/0.00054 sec, 0.000453/0.000453 sec, 0.000418/0.000418 sec, 0.000384/0.000384 sec, 0.000327/0.000327 sec )
[LOG] Total clause minimization time: 0.30607/0 sec (0.30607/0.30607 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.476778 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.464645 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.449584/0 sec (0.280608/0 sec, 0.096282/0 sec, 0.021157/0 sec, 0.009985/0 sec, 0.00701/0 sec, 0.006186/0 sec, 0.005968/0 sec, 0.0057/0 sec, 0.005897/0 sec, 0.005318/0 sec, 0.005473/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.147144/0 sec (0.029842/0.029842 sec, 0.090511/0.090511 sec, 0.015407/0.015407 sec, 0.004673/0.004673 sec, 0.001795/0.001795 sec, 0.001069/0.001069 sec, 0.000835/0.000835 sec, 0.000863/0.000863 sec, 0.000888/0.000888 sec, 0.000663/0.000663 sec, 0.000598/0.000598 sec )
[LOG] Total clause minimization time: 0.244579/0 sec (0.244579/0.244579 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.466389 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.367655 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.3527/0 sec (0.254622/0 sec, 0.034814/0 sec, 0.015539/0 sec, 0.009265/0 sec, 0.006261/0 sec, 0.005629/0 sec, 0.005386/0 sec, 0.005588/0 sec, 0.005331/0 sec, 0.005059/0 sec, 0.005206/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.074052/0 sec (0.026317/0.026317 sec, 0.029132/0.029132 sec, 0.010159/0.010159 sec, 0.004202/0.004202 sec, 0.001437/0.001437 sec, 0.000768/0.000768 sec, 0.000533/0.000533 sec, 0.000435/0.000435 sec, 0.000394/0.000394 sec, 0.000346/0.000346 sec, 0.000329/0.000329 sec )
[LOG] Total clause minimization time: 0.221736/0 sec (0.221736/0.221736 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.36924 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.256444 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.242315/0 sec (0.140487/0 sec, 0.037596/0 sec, 0.018655/0 sec, 0.008956/0 sec, 0.006367/0 sec, 0.005364/0 sec, 0.005154/0 sec, 0.00509/0 sec, 0.005137/0 sec, 0.004744/0 sec, 0.004765/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.07008/0 sec (0.016681/0.016681 sec, 0.032003/0.032003 sec, 0.013639/0.013639 sec, 0.004077/0.004077 sec, 0.00136/0.00136 sec, 0.000689/0.000689 sec, 0.000439/0.000439 sec, 0.000359/0.000359 sec, 0.000312/0.000312 sec, 0.00027/0.00027 sec, 0.000251/0.000251 sec )
[LOG] Total clause minimization time: 0.11828/0 sec (0.11828/0.11828 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.257677 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 35.8199 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 35.318/35 sec (11.6294/11 sec, 17.5703/18 sec, 3.07789/3 sec, 0.856446/1 sec, 0.496628/0 sec, 0.206039/1 sec, 0.183463/0 sec, 0.173862/0 sec, 0.165931/0 sec, 0.158883/0 sec, 0.163355/1 sec, 0.161071/0 sec, 0.161902/0 sec, 0.160094/0 sec, 0.152802/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 22.7316/22 sec (1.1863/1.1863 sec, 17.4366/17.4366 sec, 2.905/2.905 sec, 0.719353/0.719353 sec, 0.338181/0.338181 sec, 0.049515/0.049515 sec, 0.027134/0.027134 sec, 0.01715/0.01715 sec, 0.010359/0.010359 sec, 0.008135/0.008135 sec, 0.007405/0.007405 sec, 0.006835/0.006835 sec, 0.00699/0.00699 sec, 0.00639/0.00639 sec, 0.006294/0.006294 sec )
[LOG] Total clause minimization time: 10.2425/10 sec (10.2425/10.2425 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 35.823 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 36.05 sec (Real time) / 35.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 22.6356 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 22.2322/22 sec (8.69258/8 sec, 6.61191/7 sec, 4.71996/5 sec, 0.436687/0 sec, 0.281216/1 sec, 0.179374/0 sec, 0.162436/0 sec, 0.145797/0 sec, 0.139474/0 sec, 0.137325/0 sec, 0.136789/1 sec, 0.136088/0 sec, 0.137561/0 sec, 0.158488/0 sec, 0.15654/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 12.7063/12 sec (1.04066/1.04066 sec, 6.47695/6.47695 sec, 4.58185/4.58185 sec, 0.301627/0.301627 sec, 0.151271/0.151271 sec, 0.049847/0.049847 sec, 0.032145/0.032145 sec, 0.015157/0.015157 sec, 0.010196/0.010196 sec, 0.008177/0.008177 sec, 0.007188/0.007188 sec, 0.006916/0.006916 sec, 0.006676/0.006676 sec, 0.00772/0.00772 sec, 0.009927/0.009927 sec )
[LOG] Total clause minimization time: 7.49544/8 sec (7.49544/7.49544 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 22.638 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.83 sec (Real time) / 22.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 36.047 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 35.6039/36 sec (8.36693/8 sec, 22.06/22 sec, 2.40698/3 sec, 0.851419/0 sec, 0.266964/1 sec, 0.201337/0 sec, 0.177833/0 sec, 0.174947/0 sec, 0.16501/1 sec, 0.158936/0 sec, 0.157734/0 sec, 0.1524/0 sec, 0.153327/0 sec, 0.152281/0 sec, 0.157814/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 26.0862/26 sec (0.983841/0.983841 sec, 21.9237/21.9237 sec, 2.23573/2.23573 sec, 0.692258/0.692258 sec, 0.111633/0.111633 sec, 0.048546/0.048546 sec, 0.023487/0.023487 sec, 0.015603/0.015603 sec, 0.010722/0.010722 sec, 0.008145/0.008145 sec, 0.007273/0.007273 sec, 0.006587/0.006587 sec, 0.00645/0.00645 sec, 0.006053/0.006053 sec, 0.006226/0.006226 sec )
[LOG] Total clause minimization time: 7.22721/7 sec (7.22721/7.22721 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 36.0491 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 36.25 sec (Real time) / 35.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 32.4399 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 31.9832/32 sec (5.20172/5 sec, 19.8651/20 sec, 4.16421/4 sec, 0.804085/1 sec, 0.282165/0 sec, 0.200612/1 sec, 0.175941/0 sec, 0.172447/0 sec, 0.162664/0 sec, 0.160392/0 sec, 0.157859/1 sec, 0.161209/0 sec, 0.158904/0 sec, 0.156786/0 sec, 0.159061/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 25.3818/26 sec (0.724559/0.724559 sec, 19.7275/19.7275 sec, 4.00271/4.00271 sec, 0.650877/0.650877 sec, 0.131661/0.131661 sec, 0.05263/0.05263 sec, 0.025374/0.025374 sec, 0.015699/0.015699 sec, 0.010008/0.010008 sec, 0.008085/0.008085 sec, 0.007107/0.007107 sec, 0.006836/0.006836 sec, 0.006543/0.006543 sec, 0.006219/0.006219 sec, 0.00602/0.00602 sec )
[LOG] Total clause minimization time: 4.34417/4 sec (4.34417/4.34417 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 32.4415 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 32.64 sec (Real time) / 32.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 3292.2 sec CPU time.
[LOG] Relation determinization time: 3297 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3287.18/3292 sec (55.8233/56 sec, 3051.03/3055 sec, 140.576/141 sec, 25.9453/26 sec, 5.86897/6 sec, 1.35901/2 sec, 0.760787/1 sec, 0.669373/1 sec, 0.608099/1 sec, 0.591402/0 sec, 0.577321/0 sec, 0.575795/0 sec, 0.55751/1 sec, 0.554032/1 sec, 0.565436/1 sec, 0.564969/0 sec, 0.556963/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 3231.61/3240 sec (8.87355/8.87355 sec, 3050.46/3050.46 sec, 139.935/139.935 sec, 25.3631/25.3631 sec, 5.32538/5.32538 sec, 0.838803/0.838803 sec, 0.233462/0.233462 sec, 0.14425/0.14425 sec, 0.083141/0.083141 sec, 0.064158/0.064158 sec, 0.049515/0.049515 sec, 0.045304/0.045304 sec, 0.041982/0.041982 sec, 0.040583/0.040583 sec, 0.040315/0.040315 sec, 0.038878/0.038878 sec, 0.038708/0.038708 sec )
[LOG] Total clause minimization time: 45.7558/46 sec (45.7558/45.7558 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3292.2 sec CPU time.
[LOG] Overall execution time: 3297 sec real time.
Synthesis time: 3297.49 sec (Real time) / 3289.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1612.86 sec CPU time.
[LOG] Relation determinization time: 1616 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1607.91/1612 sec (43.2297/44 sec, 1258.17/1260 sec, 264.382/265 sec, 30.3225/30 sec, 4.08511/4 sec, 1.26083/1 sec, 0.760978/1 sec, 0.626451/1 sec, 0.597263/1 sec, 0.585102/1 sec, 0.564836/1 sec, 0.559756/0 sec, 0.555845/0 sec, 0.550801/0 sec, 0.547595/1 sec, 0.551425/1 sec, 0.553681/1 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1565.36/1569 sec (9.14036/9.14036 sec, 1257.62/1257.62 sec, 263.757/263.757 sec, 29.7355/29.7355 sec, 3.58064/3.58064 sec, 0.748639/0.748639 sec, 0.234939/0.234939 sec, 0.106236/0.106236 sec, 0.081823/0.081823 sec, 0.062562/0.062562 sec, 0.050049/0.050049 sec, 0.04483/0.04483 sec, 0.041714/0.041714 sec, 0.040658/0.040658 sec, 0.038998/0.038998 sec, 0.038851/0.038851 sec, 0.037669/0.037669 sec )
[LOG] Total clause minimization time: 33.2269/33 sec (33.2269/33.2269 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1612.86 sec CPU time.
[LOG] Overall execution time: 1616 sec real time.
Synthesis time: 1615.26 sec (Real time) / 1610.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.55 sec (Real time) / 9972.33 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.55 sec (Real time) / 9972.71 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.55 sec (Real time) / 9972.32 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.56 sec (Real time) / 9970.39 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9968.58 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.19 sec (Real time) / 9969.22 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.15 sec (Real time) / 9969.12 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9980.93 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9975.61 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9975.37 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.002321 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000615/0 sec (0.000206/0 sec, 0.000142/0 sec, 0.000119/0 sec, 0.000148/0 sec )
[LOG] Nr of iterations: 10 (3, 2, 2, 3 )
[LOG] Total clause computation time: 0.000129/0 sec (4.8e-05/4.8e-05 sec, 2.3e-05/2.3e-05 sec, 2.3e-05/2.3e-05 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 8.4e-05/0 sec (2.9e-05/2.9e-05 sec, 1.8e-05/1.8e-05 sec, 1.3e-05/1.3e-05 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause size reduction: 153 --> 6 (50 --> 2, 26 --> 1, 27 --> 1, 50 --> 2 )
[LOG] Average clause size reduction: 15.3 --> 0.6 (16.6667 --> 0.666667, 13 --> 0.5, 13.5 --> 0.5, 16.6667 --> 0.666667 )
[LOG] Overall execution time: 0.003254 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.016532 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 105 new AND gates.
[LOG] Size before ABC: 214 AND gates.
[LOG] Size after ABC: 102 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013268/0 sec (0.001111/0 sec, 0.000656/0 sec, 0.001045/0 sec, 0.00126/0 sec, 0.001387/0 sec, 0.003771/0 sec, 0.00296/0 sec, 0.001078/0 sec )
[LOG] Nr of iterations: 51 (5, 3, 5, 5, 6, 13, 10, 4 )
[LOG] Total clause computation time: 0.002527/0 sec (0.000214/0.000214 sec, 0.000142/0.000142 sec, 0.000222/0.000222 sec, 0.000285/0.000285 sec, 0.000217/0.000217 sec, 0.000666/0.000666 sec, 0.000583/0.000583 sec, 0.000198/0.000198 sec )
[LOG] Total clause minimization time: 0.00715/0 sec (0.000367/0.000367 sec, 0.000168/0.000168 sec, 0.000462/0.000462 sec, 0.000603/0.000603 sec, 0.000775/0.000775 sec, 0.002599/0.002599 sec, 0.001829/0.001829 sec, 0.000347/0.000347 sec )
[LOG] Total clause size reduction: 5673 --> 115 (548 --> 7, 274 --> 4, 532 --> 8, 528 --> 10, 680 --> 13, 1584 --> 38, 1152 --> 29, 375 --> 6 )
[LOG] Average clause size reduction: 111.235 --> 2.2549 (109.6 --> 1.4, 91.3333 --> 1.33333, 106.4 --> 1.6, 105.6 --> 2, 113.333 --> 2.16667, 121.846 --> 2.92308, 115.2 --> 2.9, 93.75 --> 1.5 )
[LOG] Overall execution time: 0.017988 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 246 8 0 1 233
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.065302 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 238 new AND gates.
[LOG] Size before ABC: 559 AND gates.
[LOG] Size after ABC: 232 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.060448/0 sec (0.003141/0 sec, 0.005523/0 sec, 0.00699/0 sec, 0.003565/0 sec, 0.006572/0 sec, 0.006791/0 sec, 0.002651/0 sec, 0.001886/0 sec, 0.018176/0 sec, 0.005153/0 sec )
[LOG] Nr of iterations: 103 (7, 12, 12, 8, 11, 11, 4, 3, 27, 8 )
[LOG] Total clause computation time: 0.008655/0 sec (0.00046/0.00046 sec, 0.000818/0.000818 sec, 0.000816/0.000816 sec, 0.000536/0.000536 sec, 0.001055/0.001055 sec, 0.000993/0.000993 sec, 0.000426/0.000426 sec, 0.000268/0.000268 sec, 0.002561/0.002561 sec, 0.000722/0.000722 sec )
[LOG] Total clause minimization time: 0.041387/0 sec (0.001762/0.001762 sec, 0.003882/0.003882 sec, 0.005085/0.005085 sec, 0.002049/0.002049 sec, 0.004527/0.004527 sec, 0.00474/0.00474 sec, 0.001212/0.001212 sec, 0.000683/0.000683 sec, 0.01435/0.01435 sec, 0.003097/0.003097 sec )
[LOG] Total clause size reduction: 20881 --> 375 (1368 --> 23, 2508 --> 44, 2508 --> 48, 1596 --> 26, 2110 --> 43, 2270 --> 41, 672 --> 11, 394 --> 7, 5824 --> 108, 1631 --> 24 )
[LOG] Average clause size reduction: 202.728 --> 3.64078 (195.429 --> 3.28571, 209 --> 3.66667, 209 --> 4, 199.5 --> 3.25, 191.818 --> 3.90909, 206.364 --> 3.72727, 168 --> 2.75, 131.333 --> 2.33333, 215.704 --> 4, 203.875 --> 3 )
[LOG] Overall execution time: 0.067165 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 469 10 0 1 455
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.149652 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 394 new AND gates.
[LOG] Size before ABC: 853 AND gates.
[LOG] Size after ABC: 390 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.14187/0 sec (0.005263/0 sec, 0.031528/0 sec, 0.007715/0 sec, 0.004997/0 sec, 0.007222/0 sec, 0.021215/0 sec, 0.011489/0 sec, 0.009273/0 sec, 0.002574/0 sec, 0.016536/0 sec, 0.008926/0 sec, 0.015132/0 sec )
[LOG] Nr of iterations: 137 (8, 34, 9, 6, 9, 18, 9, 7, 2, 11, 9, 15 )
[LOG] Total clause computation time: 0.024204/0 sec (0.001073/0.001073 sec, 0.004343/0.004343 sec, 0.001557/0.001557 sec, 0.001216/0.001216 sec, 0.001618/0.001618 sec, 0.003018/0.003018 sec, 0.001722/0.001722 sec, 0.001517/0.001517 sec, 0.000712/0.000712 sec, 0.00297/0.00297 sec, 0.001971/0.001971 sec, 0.002487/0.002487 sec )
[LOG] Total clause minimization time: 0.097735/0 sec (0.002798/0.002798 sec, 0.025484/0.025484 sec, 0.004611/0.004611 sec, 0.002274/0.002274 sec, 0.004142/0.004142 sec, 0.016488/0.016488 sec, 0.008004/0.008004 sec, 0.006095/0.006095 sec, 0.000236/0.000236 sec, 0.011901/0.011901 sec, 0.005175/0.005175 sec, 0.010527/0.010527 sec )
[LOG] Total clause size reduction: 41706 --> 571 (2366 --> 23, 11220 --> 177, 2688 --> 32, 1650 --> 16, 2592 --> 25, 5610 --> 79, 2680 --> 38, 1860 --> 34, 312 --> 1, 3350 --> 54, 2688 --> 28, 4690 --> 64 )
[LOG] Average clause size reduction: 304.423 --> 4.16788 (295.75 --> 2.875, 330 --> 5.20588, 298.667 --> 3.55556, 275 --> 2.66667, 288 --> 2.77778, 311.667 --> 4.38889, 297.778 --> 4.22222, 265.714 --> 4.85714, 156 --> 0.5, 304.545 --> 4.90909, 298.667 --> 3.11111, 312.667 --> 4.26667 )
[LOG] Overall execution time: 0.152268 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.10 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 736 12 0 1 716
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.29605 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 801 new AND gates.
[LOG] Size before ABC: 1186 AND gates.
[LOG] Size after ABC: 798 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.284643/0 sec (0.008191/0 sec, 0.030809/0 sec, 0.017574/0 sec, 0.028215/0 sec, 0.00795/0 sec, 0.019216/0 sec, 0.006867/0 sec, 0.050528/0 sec, 0.062991/0 sec, 0.017046/0 sec, 0.016048/0 sec, 0.005037/0 sec, 0.009112/0 sec, 0.005059/0 sec )
[LOG] Nr of iterations: 152 (6, 22, 15, 18, 5, 11, 4, 23, 21, 8, 8, 2, 6, 3 )
[LOG] Total clause computation time: 0.038859/0 sec (0.000851/0.000851 sec, 0.004502/0.004502 sec, 0.003583/0.003583 sec, 0.003549/0.003549 sec, 0.001117/0.001117 sec, 0.002351/0.002351 sec, 0.001147/0.001147 sec, 0.006279/0.006279 sec, 0.006284/0.006284 sec, 0.002511/0.002511 sec, 0.002444/0.002444 sec, 0.002182/0.002182 sec, 0.001423/0.001423 sec, 0.000636/0.000636 sec )
[LOG] Total clause minimization time: 0.211595/0 sec (0.005355/0.005355 sec, 0.024118/0.024118 sec, 0.011822/0.011822 sec, 0.022386/0.022386 sec, 0.004505/0.004505 sec, 0.014564/0.014564 sec, 0.0035/0.0035 sec, 0.04145/0.04145 sec, 0.053806/0.053806 sec, 0.011875/0.011875 sec, 0.010989/0.010989 sec, 0.000319/0.000319 sec, 0.004993/0.004993 sec, 0.001913/0.001913 sec )
[LOG] Total clause size reduction: 64945 --> 781 (2375 --> 30, 9975 --> 128, 6650 --> 66, 7990 --> 105, 1844 --> 19, 4740 --> 51, 1422 --> 13, 10450 --> 138, 9340 --> 137, 3304 --> 32, 3304 --> 37, 461 --> 1, 2210 --> 16, 880 --> 8 )
[LOG] Average clause size reduction: 427.27 --> 5.13816 (395.833 --> 5, 453.409 --> 5.81818, 443.333 --> 4.4, 443.889 --> 5.83333, 368.8 --> 3.8, 430.909 --> 4.63636, 355.5 --> 3.25, 454.348 --> 6, 444.762 --> 6.52381, 413 --> 4, 413 --> 4.625, 230.5 --> 0.5, 368.333 --> 2.66667, 293.333 --> 2.66667 )
[LOG] Overall execution time: 0.299409 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.40 sec (Real time) / 2.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.65 sec (Real time) / 8.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 1281 14 0 1 1256
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.621505 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1412 new AND gates.
[LOG] Size before ABC: 1836 AND gates.
[LOG] Size after ABC: 1411 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.603318/1 sec (0.007287/0 sec, 0.052249/0 sec, 0.02563/0 sec, 0.034465/0 sec, 0.026028/0 sec, 0.015225/0 sec, 0.008846/0 sec, 0.072811/0 sec, 0.049307/0 sec, 0.017163/0 sec, 0.074453/0 sec, 0.041438/0 sec, 0.120498/1 sec, 0.014015/0 sec, 0.0054/0 sec, 0.038503/0 sec )
[LOG] Nr of iterations: 212 (5, 29, 14, 20, 13, 8, 3, 20, 14, 6, 20, 10, 32, 4, 2, 12 )
[LOG] Total clause computation time: 0.081801/0 sec (0.001122/0.001122 sec, 0.006167/0.006167 sec, 0.005086/0.005086 sec, 0.004688/0.004688 sec, 0.003289/0.003289 sec, 0.002392/0.002392 sec, 0.000866/0.000866 sec, 0.009242/0.009242 sec, 0.006674/0.006674 sec, 0.002542/0.002542 sec, 0.010434/0.010434 sec, 0.005463/0.005463 sec, 0.011092/0.011092 sec, 0.004452/0.004452 sec, 0.001354/0.001354 sec, 0.006938/0.006938 sec )
[LOG] Total clause minimization time: 0.466869/1 sec (0.003572/0.003572 sec, 0.04312/0.04312 sec, 0.017753/0.017753 sec, 0.026784/0.026784 sec, 0.019799/0.019799 sec, 0.009648/0.009648 sec, 0.004879/0.004879 sec, 0.060338/0.060338 sec, 0.03923/0.03923 sec, 0.011108/0.011108 sec, 0.060104/0.060104 sec, 0.032245/0.032245 sec, 0.105102/0.105102 sec, 0.005415/0.005415 sec, 0.000455/0.000455 sec, 0.027317/0.027317 sec )
[LOG] Total clause size reduction: 120723 --> 1288 (2512 --> 18, 17584 --> 181, 8216 --> 71, 11856 --> 108, 7416 --> 62, 4270 --> 32, 1246 --> 12, 11856 --> 142, 8047 --> 108, 3035 --> 36, 11818 --> 130, 5562 --> 63, 18507 --> 234, 1761 --> 14, 624 --> 1, 6413 --> 76 )
[LOG] Average clause size reduction: 569.448 --> 6.07547 (502.4 --> 3.6, 606.345 --> 6.24138, 586.857 --> 5.07143, 592.8 --> 5.4, 570.462 --> 4.76923, 533.75 --> 4, 415.333 --> 4, 592.8 --> 7.1, 574.786 --> 7.71429, 505.833 --> 6, 590.9 --> 6.5, 556.2 --> 6.3, 578.344 --> 7.3125, 440.25 --> 3.5, 312 --> 0.5, 534.417 --> 6.33333 )
[LOG] Overall execution time: 0.625736 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.15 sec (Real time) / 1.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.53 sec (Real time) / 16.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 89.94 sec (Real time) / 89.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 2047 16 0 1 2016
=====================  mult9.aag =====================
[LOG] Relation determinization time: 1.31761 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2278 new AND gates.
[LOG] Size before ABC: 3164 AND gates.
[LOG] Size after ABC: 2278 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.30134/1 sec (0.10043/0 sec, 0.008277/0 sec, 0.009708/0 sec, 0.030449/0 sec, 0.02983/0 sec, 0.097575/0 sec, 0.031435/0 sec, 0.016198/0 sec, 0.032168/0 sec, 0.076361/0 sec, 0.024858/0 sec, 0.128161/0 sec, 0.089008/0 sec, 0.230018/1 sec, 0.066064/0 sec, 0.136396/0 sec, 0.010759/0 sec, 0.183649/0 sec )
[LOG] Nr of iterations: 345 (48, 4, 4, 11, 11, 34, 12, 6, 9, 14, 7, 25, 18, 48, 12, 28, 4, 50 )
[LOG] Total clause computation time: 0.120421/0 sec (0.011836/0.011836 sec, 0.001211/0.001211 sec, 0.003532/0.003532 sec, 0.002836/0.002836 sec, 0.003142/0.003142 sec, 0.008929/0.008929 sec, 0.003211/0.003211 sec, 0.001819/0.001819 sec, 0.002579/0.002579 sec, 0.004513/0.004513 sec, 0.002475/0.002475 sec, 0.008799/0.008799 sec, 0.006729/0.006729 sec, 0.017128/0.017128 sec, 0.004749/0.004749 sec, 0.011928/0.011928 sec, 0.002064/0.002064 sec, 0.022941/0.022941 sec )
[LOG] Total clause minimization time: 1.11469/1 sec (0.085054/0.085054 sec, 0.004352/0.004352 sec, 0.003745/0.003745 sec, 0.024978/0.024978 sec, 0.023918/0.023918 sec, 0.08523/0.08523 sec, 0.024987/0.024987 sec, 0.011394/0.011394 sec, 0.026385/0.026385 sec, 0.068312/0.068312 sec, 0.018956/0.018956 sec, 0.115627/0.115627 sec, 0.078321/0.078321 sec, 0.207898/0.207898 sec, 0.056694/0.056694 sec, 0.119497/0.119497 sec, 0.003972/0.003972 sec, 0.155374/0.155374 sec )
[LOG] Total clause size reduction: 252515 --> 2465 (36848 --> 318, 2337 --> 18, 2355 --> 12, 7800 --> 81, 7740 --> 68, 25278 --> 267, 8569 --> 83, 3850 --> 33, 6064 --> 66, 10127 --> 118, 4656 --> 33, 18528 --> 223, 12869 --> 166, 36613 --> 415, 8536 --> 83, 20925 --> 216, 2229 --> 4, 37191 --> 261 )
[LOG] Average clause size reduction: 731.928 --> 7.14493 (767.667 --> 6.625, 584.25 --> 4.5, 588.75 --> 3, 709.091 --> 7.36364, 703.636 --> 6.18182, 743.471 --> 7.85294, 714.083 --> 6.91667, 641.667 --> 5.5, 673.778 --> 7.33333, 723.357 --> 8.42857, 665.143 --> 4.71429, 741.12 --> 8.92, 714.944 --> 9.22222, 762.771 --> 8.64583, 711.333 --> 6.91667, 747.321 --> 7.71429, 557.25 --> 1, 743.82 --> 5.22 )
[LOG] Overall execution time: 1.3222 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.07 sec (Real time) / 1.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 38.09 sec (Real time) / 37.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2399.74 sec (Real time) / 2396.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 3073 18 0 1 3037
=====================  mult10.aag =====================
[LOG] Relation determinization time: 1.42136 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2211 new AND gates.
[LOG] Size before ABC: 2916 AND gates.
[LOG] Size after ABC: 2209 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.40278/1 sec (0.014616/0 sec, 0.032593/0 sec, 0.065045/0 sec, 0.043203/0 sec, 0.004303/0 sec, 0.187801/0 sec, 0.111263/0 sec, 0.054967/0 sec, 0.063354/0 sec, 0.047004/0 sec, 0.046113/0 sec, 0.074349/0 sec, 0.338668/1 sec, 0.030139/0 sec, 0.029332/0 sec, 0.049184/0 sec, 0.07436/0 sec, 0.117742/0 sec, 0.006652/0 sec, 0.012094/0 sec )
[LOG] Nr of iterations: 257 (5, 8, 21, 16, 2, 46, 17, 11, 13, 9, 8, 10, 33, 5, 5, 7, 13, 22, 2, 4 )
[LOG] Total clause computation time: 0.132472/0 sec (0.004347/0.004347 sec, 0.002409/0.002409 sec, 0.00648/0.00648 sec, 0.004631/0.004631 sec, 0.000759/0.000759 sec, 0.016122/0.016122 sec, 0.007882/0.007882 sec, 0.005004/0.005004 sec, 0.007813/0.007813 sec, 0.004558/0.004558 sec, 0.006019/0.006019 sec, 0.006586/0.006586 sec, 0.017608/0.017608 sec, 0.006116/0.006116 sec, 0.005694/0.005694 sec, 0.007634/0.007634 sec, 0.008/0.008 sec, 0.011436/0.011436 sec, 0.00109/0.00109 sec, 0.002284/0.002284 sec )
[LOG] Total clause minimization time: 1.18426/1 sec (0.007092/0.007092 sec, 0.02711/0.02711 sec, 0.054832/0.054832 sec, 0.035103/0.035103 sec, 0.000505/0.000505 sec, 0.167635/0.167635 sec, 0.099319/0.099319 sec, 0.045939/0.045939 sec, 0.051473/0.051473 sec, 0.038325/0.038325 sec, 0.035884/0.035884 sec, 0.063456/0.063456 sec, 0.315801/0.315801 sec, 0.019096/0.019096 sec, 0.018797/0.018797 sec, 0.036615/0.036615 sec, 0.06088/0.06088 sec, 0.100745/0.100745 sec, 0.000679/0.000679 sec, 0.004972/0.004972 sec )
[LOG] Total clause size reduction: 234674 --> 2021 (3968 --> 22, 6944 --> 62, 19900 --> 161, 14910 --> 106, 1000 --> 1, 44820 --> 352, 15936 --> 155, 9920 --> 96, 11844 --> 101, 7944 --> 76, 6951 --> 70, 8946 --> 87, 31520 --> 328, 3952 --> 38, 3952 --> 35, 5934 --> 54, 11568 --> 100, 20727 --> 163, 977 --> 1, 2961 --> 13 )
[LOG] Average clause size reduction: 913.128 --> 7.86381 (793.6 --> 4.4, 868 --> 7.75, 947.619 --> 7.66667, 931.875 --> 6.625, 500 --> 0.5, 974.348 --> 7.65217, 937.412 --> 9.11765, 901.818 --> 8.72727, 911.077 --> 7.76923, 882.667 --> 8.44444, 868.875 --> 8.75, 894.6 --> 8.7, 955.152 --> 9.93939, 790.4 --> 7.6, 790.4 --> 7, 847.714 --> 7.71429, 889.846 --> 7.69231, 942.136 --> 7.40909, 488.5 --> 0.5, 740.25 --> 3.25 )
[LOG] Overall execution time: 1.42706 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.20 sec (Real time) / 2.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 90.09 sec (Real time) / 88.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4481.47 sec (Real time) / 4472.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 3213 20 0 1 3175
=====================  mult11.aag =====================
[LOG] Relation determinization time: 4.0876 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 4755 new AND gates.
[LOG] Size before ABC: 6029 AND gates.
[LOG] Size after ABC: 4755 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 4.0485/4 sec (0.013605/0 sec, 0.041542/0 sec, 0.117423/0 sec, 0.14034/0 sec, 0.338761/0 sec, 0.08782/0 sec, 0.166184/0 sec, 0.321115/1 sec, 0.033448/0 sec, 0.178884/0 sec, 0.192144/0 sec, 0.419164/1 sec, 0.045761/0 sec, 0.512327/0 sec, 0.266182/0 sec, 0.15426/1 sec, 0.040984/0 sec, 0.377647/0 sec, 0.163512/0 sec, 0.029834/0 sec, 0.192972/0 sec, 0.214589/1 sec )
[LOG] Nr of iterations: 507 (5, 9, 30, 27, 63, 16, 29, 48, 5, 22, 23, 38, 7, 48, 23, 14, 5, 37, 16, 3, 18, 21 )
[LOG] Total clause computation time: 0.370309/0 sec (0.004036/0.004036 sec, 0.004936/0.004936 sec, 0.013979/0.013979 sec, 0.01382/0.01382 sec, 0.029107/0.029107 sec, 0.009013/0.009013 sec, 0.016265/0.016265 sec, 0.025955/0.025955 sec, 0.0072/0.0072 sec, 0.013067/0.013067 sec, 0.013576/0.013576 sec, 0.057965/0.057965 sec, 0.006159/0.006159 sec, 0.030702/0.030702 sec, 0.019256/0.019256 sec, 0.015598/0.015598 sec, 0.005909/0.005909 sec, 0.031003/0.031003 sec, 0.014273/0.014273 sec, 0.006583/0.006583 sec, 0.014028/0.014028 sec, 0.017879/0.017879 sec )
[LOG] Total clause minimization time: 3.51368/4 sec (0.00593/0.00593 sec, 0.033114/0.033114 sec, 0.09923/0.09923 sec, 0.122041/0.122041 sec, 0.303563/0.303563 sec, 0.073432/0.073432 sec, 0.143782/0.143782 sec, 0.287977/0.287977 sec, 0.020131/0.020131 sec, 0.159237/0.159237 sec, 0.171536/0.171536 sec, 0.352823/0.352823 sec, 0.031583/0.031583 sec, 0.472085/0.472085 sec, 0.238019/0.238019 sec, 0.12934/0.12934 sec, 0.026105/0.026105 sec, 0.336614/0.336614 sec, 0.139287/0.139287 sec, 0.013492/0.013492 sec, 0.168572/0.168572 sec, 0.18579/0.18579 sec )
[LOG] Total clause size reduction: 547958 --> 4989 (4560 --> 15, 9120 --> 76, 33060 --> 262, 29640 --> 263, 70618 --> 619, 16860 --> 157, 31892 --> 284, 53345 --> 524, 4504 --> 41, 23982 --> 244, 25058 --> 254, 41033 --> 434, 6570 --> 50, 53674 --> 587, 24398 --> 244, 14703 --> 121, 4420 --> 26, 40320 --> 366, 16755 --> 130, 2206 --> 14, 18360 --> 129, 22880 --> 149 )
[LOG] Average clause size reduction: 1080.79 --> 9.84024 (912 --> 3, 1013.33 --> 8.44444, 1102 --> 8.73333, 1097.78 --> 9.74074, 1120.92 --> 9.8254, 1053.75 --> 9.8125, 1099.72 --> 9.7931, 1111.35 --> 10.9167, 900.8 --> 8.2, 1090.09 --> 11.0909, 1089.48 --> 11.0435, 1079.82 --> 11.4211, 938.571 --> 7.14286, 1118.21 --> 12.2292, 1060.78 --> 10.6087, 1050.21 --> 8.64286, 884 --> 5.2, 1089.73 --> 9.89189, 1047.19 --> 8.125, 735.333 --> 4.66667, 1020 --> 7.16667, 1089.52 --> 7.09524 )
[LOG] Overall execution time: 4.09412 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.98 sec (Real time) / 5.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 404.11 sec (Real time) / 397.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.13 sec (Real time) / 9975.33 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 5906 22 0 1 5862
=====================  mult12.aag =====================
[LOG] Relation determinization time: 5.61368 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 5507 new AND gates.
[LOG] Size before ABC: 6623 AND gates.
[LOG] Size after ABC: 5506 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 5.5625/6 sec (0.158313/0 sec, 0.117686/0 sec, 0.161976/0 sec, 0.053874/0 sec, 0.110859/1 sec, 0.285733/0 sec, 0.033941/0 sec, 0.030287/0 sec, 0.146649/0 sec, 0.450894/0 sec, 0.26651/1 sec, 0.071917/0 sec, 0.261019/0 sec, 0.301806/0 sec, 0.038403/0 sec, 0.41727/1 sec, 0.123817/0 sec, 1.07268/1 sec, 0.241972/0 sec, 0.121807/0 sec, 0.136184/1 sec, 0.073363/0 sec, 0.447904/0 sec, 0.437635/1 sec )
[LOG] Nr of iterations: 523 (32, 26, 32, 10, 19, 39, 4, 5, 21, 41, 27, 8, 22, 23, 4, 33, 11, 64, 20, 9, 11, 8, 29, 25 )
[LOG] Total clause computation time: 0.398036/0 sec (0.014918/0.014918 sec, 0.011135/0.011135 sec, 0.018568/0.018568 sec, 0.004815/0.004815 sec, 0.010005/0.010005 sec, 0.019458/0.019458 sec, 0.002532/0.002532 sec, 0.00565/0.00565 sec, 0.011605/0.011605 sec, 0.025737/0.025737 sec, 0.016398/0.016398 sec, 0.006874/0.006874 sec, 0.019624/0.019624 sec, 0.020809/0.020809 sec, 0.003745/0.003745 sec, 0.030136/0.030136 sec, 0.017827/0.017827 sec, 0.053263/0.053263 sec, 0.017297/0.017297 sec, 0.007859/0.007859 sec, 0.013175/0.013175 sec, 0.007117/0.007117 sec, 0.030811/0.030811 sec, 0.028678/0.028678 sec )
[LOG] Total clause minimization time: 4.9322/6 sec (0.137165/0.137165 sec, 0.100741/0.100741 sec, 0.137137/0.137137 sec, 0.04326/0.04326 sec, 0.094485/0.094485 sec, 0.259049/0.259049 sec, 0.024917/0.024917 sec, 0.018379/0.018379 sec, 0.128006/0.128006 sec, 0.416594/0.416594 sec, 0.241364/0.241364 sec, 0.056489/0.056489 sec, 0.231961/0.231961 sec, 0.271172/0.271172 sec, 0.025153/0.025153 sec, 0.376221/0.376221 sec, 0.095442/0.095442 sec, 1.00641/1.00641 sec, 0.211312/0.211312 sec, 0.100836/0.100836 sec, 0.109957/0.109957 sec, 0.05241/0.05241 sec, 0.401848/0.401848 sec, 0.391898/0.391898 sec )
[LOG] Total clause size reduction: 699071 --> 5323 (43865 --> 279, 35375 --> 222, 43741 --> 265, 12663 --> 88, 25308 --> 179, 53580 --> 402, 4206 --> 35, 5612 --> 32, 28120 --> 216, 56760 --> 517, 36816 --> 335, 9940 --> 91, 29148 --> 273, 30228 --> 317, 4113 --> 24, 43840 --> 401, 13650 --> 116, 88830 --> 743, 26676 --> 226, 11168 --> 84, 13820 --> 108, 9800 --> 50, 39508 --> 197, 32304 --> 123 )
[LOG] Average clause size reduction: 1336.66 --> 10.1778 (1370.78 --> 8.71875, 1360.58 --> 8.53846, 1366.91 --> 8.28125, 1266.3 --> 8.8, 1332 --> 9.42105, 1373.85 --> 10.3077, 1051.5 --> 8.75, 1122.4 --> 6.4, 1339.05 --> 10.2857, 1384.39 --> 12.6098, 1363.56 --> 12.4074, 1242.5 --> 11.375, 1324.91 --> 12.4091, 1314.26 --> 13.7826, 1028.25 --> 6, 1328.48 --> 12.1515, 1240.91 --> 10.5455, 1387.97 --> 11.6094, 1333.8 --> 11.3, 1240.89 --> 9.33333, 1256.36 --> 9.81818, 1225 --> 6.25, 1362.34 --> 6.7931, 1292.16 --> 4.92 )
[LOG] Overall execution time: 5.62208 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.89 sec (Real time) / 7.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 719.21 sec (Real time) / 709.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.07 sec (Real time) / 9972.16 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 6933 24 0 1 6886
=====================  mult13.aag =====================
[LOG] Relation determinization time: 6.06034 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 5541 new AND gates.
[LOG] Size before ABC: 6519 AND gates.
[LOG] Size after ABC: 5541 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 5.99421/6 sec (0.043228/0 sec, 0.043895/0 sec, 0.181337/0 sec, 0.162816/1 sec, 0.081733/0 sec, 0.164631/0 sec, 0.009416/0 sec, 0.188015/0 sec, 0.284632/0 sec, 0.686951/1 sec, 0.105065/0 sec, 0.124079/0 sec, 0.307675/1 sec, 0.123089/0 sec, 0.120489/0 sec, 0.866528/1 sec, 0.201805/0 sec, 0.182761/0 sec, 0.166628/0 sec, 0.622643/1 sec, 0.083258/0 sec, 0.298622/0 sec, 0.094387/0 sec, 0.217783/1 sec, 0.207364/0 sec, 0.425377/0 sec )
[LOG] Nr of iterations: 443 (9, 10, 26, 24, 11, 20, 2, 22, 27, 56, 8, 11, 24, 10, 8, 45, 13, 13, 8, 29, 7, 22, 8, 17, 6, 7 )
[LOG] Total clause computation time: 0.349185/1 sec (0.004849/0.004849 sec, 0.005268/0.005268 sec, 0.013952/0.013952 sec, 0.01298/0.01298 sec, 0.006075/0.006075 sec, 0.011925/0.011925 sec, 0.001337/0.001337 sec, 0.012642/0.012642 sec, 0.017315/0.017315 sec, 0.036812/0.036812 sec, 0.008656/0.008656 sec, 0.00687/0.00687 sec, 0.017549/0.017549 sec, 0.008363/0.008363 sec, 0.007741/0.007741 sec, 0.042711/0.042711 sec, 0.010017/0.010017 sec, 0.010921/0.010921 sec, 0.006684/0.006684 sec, 0.028533/0.028533 sec, 0.01088/0.01088 sec, 0.022914/0.022914 sec, 0.009936/0.009936 sec, 0.017162/0.017162 sec, 0.005669/0.005669 sec, 0.011424/0.011424 sec )
[LOG] Total clause minimization time: 5.35554/5 sec (0.032033/0.032033 sec, 0.032577/0.032577 sec, 0.160371/0.160371 sec, 0.142556/0.142556 sec, 0.068486/0.068486 sec, 0.145096/0.145096 sec, 0.001083/0.001083 sec, 0.167351/0.167351 sec, 0.258369/0.258369 sec, 0.639263/0.639263 sec, 0.087058/0.087058 sec, 0.107035/0.107035 sec, 0.279049/0.279049 sec, 0.103789/0.103789 sec, 0.101817/0.101817 sec, 0.810201/0.810201 sec, 0.178728/0.178728 sec, 0.158662/0.158662 sec, 0.146241/0.146241 sec, 0.579399/0.579399 sec, 0.057996/0.057996 sec, 0.260859/0.260859 sec, 0.069461/0.069461 sec, 0.184477/0.184477 sec, 0.185774/0.185774 sec, 0.397811/0.397811 sec )
[LOG] Total clause size reduction: 645620 --> 5082 (12512 --> 63, 14049 --> 67, 39000 --> 271, 35788 --> 231, 15600 --> 118, 29697 --> 237, 1560 --> 1, 32781 --> 270, 40638 --> 364, 85745 --> 745, 10913 --> 101, 15600 --> 139, 34891 --> 342, 14004 --> 104, 10892 --> 92, 68244 --> 633, 18600 --> 176, 18636 --> 121, 10367 --> 88, 43512 --> 353, 9030 --> 67, 32613 --> 213, 10801 --> 66, 23504 --> 157, 7565 --> 25, 9078 --> 38 )
[LOG] Average clause size reduction: 1457.38 --> 11.4718 (1390.22 --> 7, 1404.9 --> 6.7, 1500 --> 10.4231, 1491.17 --> 9.625, 1418.18 --> 10.7273, 1484.85 --> 11.85, 780 --> 0.5, 1490.05 --> 12.2727, 1505.11 --> 13.4815, 1531.16 --> 13.3036, 1364.12 --> 12.625, 1418.18 --> 12.6364, 1453.79 --> 14.25, 1400.4 --> 10.4, 1361.5 --> 11.5, 1516.53 --> 14.0667, 1430.77 --> 13.5385, 1433.54 --> 9.30769, 1295.88 --> 11, 1500.41 --> 12.1724, 1290 --> 9.57143, 1482.41 --> 9.68182, 1350.12 --> 8.25, 1382.59 --> 9.23529, 1260.83 --> 4.16667, 1296.86 --> 5.42857 )
[LOG] Overall execution time: 6.07034 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.71 sec (Real time) / 8.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 891.08 sec (Real time) / 879.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.08 sec (Real time) / 9979.24 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 7113 26 0 1 7061
=====================  mult14.aag =====================
[LOG] Relation determinization time: 11.0225 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 7507 new AND gates.
[LOG] Size before ABC: 8507 AND gates.
[LOG] Size after ABC: 7507 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 10.9337/11 sec (0.020433/0 sec, 0.094081/0 sec, 0.055247/0 sec, 0.147929/0 sec, 0.309026/1 sec, 0.233314/0 sec, 0.217291/0 sec, 0.344118/1 sec, 0.318287/0 sec, 0.153677/0 sec, 0.641778/1 sec, 0.104402/0 sec, 0.126123/0 sec, 0.496544/0 sec, 0.016729/0 sec, 0.293763/1 sec, 0.212867/0 sec, 0.916187/1 sec, 0.439125/0 sec, 0.771321/1 sec, 0.834992/1 sec, 0.393557/0 sec, 1.32919/2 sec, 0.125899/0 sec, 0.195121/0 sec, 0.186455/0 sec, 0.848047/1 sec, 1.10822/1 sec )
[LOG] Nr of iterations: 547 (5, 15, 10, 13, 31, 25, 14, 22, 24, 13, 44, 9, 8, 26, 2, 10, 12, 39, 21, 32, 32, 6, 44, 7, 12, 9, 17, 45 )
[LOG] Total clause computation time: 0.589147/1 sec (0.002924/0.002924 sec, 0.008567/0.008567 sec, 0.005663/0.005663 sec, 0.008147/0.008147 sec, 0.020227/0.020227 sec, 0.016816/0.016816 sec, 0.009495/0.009495 sec, 0.01618/0.01618 sec, 0.017787/0.017787 sec, 0.00937/0.00937 sec, 0.034075/0.034075 sec, 0.00693/0.00693 sec, 0.010849/0.010849 sec, 0.027052/0.027052 sec, 0.001745/0.001745 sec, 0.009746/0.009746 sec, 0.013605/0.013605 sec, 0.048529/0.048529 sec, 0.021295/0.021295 sec, 0.041443/0.041443 sec, 0.050736/0.050736 sec, 0.0062/0.0062 sec, 0.070714/0.070714 sec, 0.007936/0.007936 sec, 0.017805/0.017805 sec, 0.011259/0.011259 sec, 0.029799/0.029799 sec, 0.064253/0.064253 sec )
[LOG] Total clause minimization time: 9.92213/10 sec (0.010142/0.010142 sec, 0.077859/0.077859 sec, 0.042032/0.042032 sec, 0.131959/0.131959 sec, 0.279397/0.279397 sec, 0.207299/0.207299 sec, 0.198523/0.198523 sec, 0.317191/0.317191 sec, 0.289171/0.289171 sec, 0.133274/0.133274 sec, 0.594191/0.594191 sec, 0.084727/0.084727 sec, 0.102017/0.102017 sec, 0.455183/0.455183 sec, 0.001417/0.001417 sec, 0.269772/0.269772 sec, 0.184917/0.184917 sec, 0.850064/0.850064 sec, 0.401117/0.401117 sec, 0.712448/0.712448 sec, 0.764132/0.764132 sec, 0.367193/0.367193 sec, 1.23616/1.23616 sec, 0.09572/0.09572 sec, 0.154498/0.154498 sec, 0.150864/0.150864 sec, 0.792684/0.792684 sec, 1.01818/1.01818 sec )
[LOG] Total clause size reduction: 972765 --> 6749 (7584 --> 19, 26544 --> 124, 17091 --> 74, 22776 --> 141, 56580 --> 356, 45168 --> 276, 24518 --> 185, 39627 --> 314, 43263 --> 311, 22680 --> 145, 81270 --> 653, 14936 --> 92, 13055 --> 99, 46450 --> 377, 1891 --> 1, 16794 --> 121, 20471 --> 157, 70756 --> 610, 37360 --> 294, 58652 --> 453, 57071 --> 489, 9450 --> 61, 81270 --> 559, 11316 --> 55, 20680 --> 136, 15120 --> 92, 29520 --> 105, 80872 --> 450 )
[LOG] Average clause size reduction: 1778.36 --> 12.3382 (1516.8 --> 3.8, 1769.6 --> 8.26667, 1709.1 --> 7.4, 1752 --> 10.8462, 1825.16 --> 11.4839, 1806.72 --> 11.04, 1751.29 --> 13.2143, 1801.23 --> 14.2727, 1802.62 --> 12.9583, 1744.62 --> 11.1538, 1847.05 --> 14.8409, 1659.56 --> 10.2222, 1631.88 --> 12.375, 1786.54 --> 14.5, 945.5 --> 0.5, 1679.4 --> 12.1, 1705.92 --> 13.0833, 1814.26 --> 15.641, 1779.05 --> 14, 1832.88 --> 14.1562, 1783.47 --> 15.2812, 1575 --> 10.1667, 1847.05 --> 12.7045, 1616.57 --> 7.85714, 1723.33 --> 11.3333, 1680 --> 10.2222, 1736.47 --> 6.17647, 1797.16 --> 10 )
[LOG] Overall execution time: 11.0345 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 15.42 sec (Real time) / 15.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.91 sec (Real time) / 9926.74 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.10 sec (Real time) / 9975.76 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 9411 28 0 1 9355
=====================  mult15.aag =====================
[LOG] Relation determinization time: 19.2355 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 10310 new AND gates.
[LOG] Size before ABC: 11674 AND gates.
[LOG] Size after ABC: 10310 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 19.1072/19 sec (0.050354/0 sec, 0.045628/0 sec, 0.131557/0 sec, 0.640556/1 sec, 0.382066/0 sec, 0.02554/0 sec, 0.364416/0 sec, 0.486679/1 sec, 0.01481/0 sec, 1.3146/1 sec, 0.202253/0 sec, 0.370678/1 sec, 0.32212/0 sec, 0.269052/0 sec, 0.227365/1 sec, 0.441311/0 sec, 0.460852/1 sec, 1.05488/1 sec, 0.364354/0 sec, 3.50775/3 sec, 1.6629/2 sec, 0.031613/0 sec, 0.781334/1 sec, 0.040144/0 sec, 0.251704/0 sec, 1.69619/2 sec, 0.146633/0 sec, 0.385626/1 sec, 2.19465/2 sec, 1.23957/1 sec )
[LOG] Nr of iterations: 718 (6, 6, 17, 59, 34, 4, 25, 34, 2, 73, 11, 18, 17, 12, 9, 14, 21, 33, 14, 82, 39, 2, 18, 2, 11, 59, 7, 7, 40, 42 )
[LOG] Total clause computation time: 1.01769/1 sec (0.003794/0.003794 sec, 0.003987/0.003987 sec, 0.011194/0.011194 sec, 0.044936/0.044936 sec, 0.026362/0.026362 sec, 0.002671/0.002671 sec, 0.019848/0.019848 sec, 0.028667/0.028667 sec, 0.001527/0.001527 sec, 0.071025/0.071025 sec, 0.015201/0.015201 sec, 0.016525/0.016525 sec, 0.022605/0.022605 sec, 0.019838/0.019838 sec, 0.016376/0.016376 sec, 0.012948/0.012948 sec, 0.027395/0.027395 sec, 0.040383/0.040383 sec, 0.021087/0.021087 sec, 0.157663/0.157663 sec, 0.075436/0.075436 sec, 0.004984/0.004984 sec, 0.036852/0.036852 sec, 0.008743/0.008743 sec, 0.01669/0.01669 sec, 0.110421/0.110421 sec, 0.016056/0.016056 sec, 0.017273/0.017273 sec, 0.085504/0.085504 sec, 0.081703/0.081703 sec )
[LOG] Total clause minimization time: 17.4586/18 sec (0.037335/0.037335 sec, 0.032423/0.032423 sec, 0.110589/0.110589 sec, 0.583243/0.583243 sec, 0.343094/0.343094 sec, 0.011636/0.011636 sec, 0.331801/0.331801 sec, 0.444611/0.444611 sec, 0.001086/0.001086 sec, 1.22696/1.22696 sec, 0.172095/0.172095 sec, 0.33752/0.33752 sec, 0.282087/0.282087 sec, 0.231179/0.231179 sec, 0.19284/0.19284 sec, 0.409476/0.409476 sec, 0.413294/0.413294 sec, 0.993433/0.993433 sec, 0.321411/0.321411 sec, 3.32301/3.32301 sec, 1.55946/1.55946 sec, 0.001907/0.001907 sec, 0.717317/0.717317 sec, 0.00226/0.00226 sec, 0.203981/0.203981 sec, 1.55232/1.55232 sec, 0.095942/0.095942 sec, 0.333265/0.333265 sec, 2.07217/2.07217 sec, 1.12085/1.12085 sec )
[LOG] Total clause size reduction: 1394694 --> 9770 (10270 --> 60, 10270 --> 39, 32928 --> 165, 118668 --> 722, 67122 --> 428, 6153 --> 17, 49152 --> 346, 66990 --> 453, 2025 --> 1, 147600 --> 1133, 20500 --> 147, 34238 --> 274, 32832 --> 243, 22539 --> 184, 16392 --> 137, 26637 --> 212, 40900 --> 322, 65632 --> 558, 26000 --> 212, 164997 --> 1385, 75658 --> 641, 1981 --> 1, 34459 --> 238, 1966 --> 1, 20280 --> 129, 118668 --> 815, 11910 --> 57, 11814 --> 50, 76245 --> 386, 79868 --> 414 )
[LOG] Average clause size reduction: 1942.47 --> 13.6072 (1711.67 --> 10, 1711.67 --> 6.5, 1936.94 --> 9.70588, 2011.32 --> 12.2373, 1974.18 --> 12.5882, 1538.25 --> 4.25, 1966.08 --> 13.84, 1970.29 --> 13.3235, 1012.5 --> 0.5, 2021.92 --> 15.5205, 1863.64 --> 13.3636, 1902.11 --> 15.2222, 1931.29 --> 14.2941, 1878.25 --> 15.3333, 1821.33 --> 15.2222, 1902.64 --> 15.1429, 1947.62 --> 15.3333, 1988.85 --> 16.9091, 1857.14 --> 15.1429, 2012.16 --> 16.8902, 1939.95 --> 16.4359, 990.5 --> 0.5, 1914.39 --> 13.2222, 983 --> 0.5, 1843.64 --> 11.7273, 2011.32 --> 13.8136, 1701.43 --> 8.14286, 1687.71 --> 7.14286, 1906.12 --> 9.65, 1901.62 --> 9.85714 )
[LOG] Overall execution time: 19.2498 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.07 sec (Real time) / 26.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.12 sec (Real time) / 9927.42 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.10 sec (Real time) / 9970.77 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 12373 30 0 1 12313
=====================  mult16.aag =====================
[LOG] Relation determinization time: 24.547 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 11709 new AND gates.
[LOG] Size before ABC: 12814 AND gates.
[LOG] Size after ABC: 11709 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 24.3821/25 sec (0.07659/0 sec, 0.405338/1 sec, 0.483732/0 sec, 0.309509/0 sec, 0.049733/0 sec, 0.140915/1 sec, 1.07224/1 sec, 0.149084/0 sec, 0.066976/0 sec, 0.939376/1 sec, 0.350522/0 sec, 0.909803/1 sec, 0.094683/0 sec, 0.370645/1 sec, 0.130331/0 sec, 0.638839/0 sec, 0.155045/1 sec, 1.16976/1 sec, 0.321355/0 sec, 2.58397/3 sec, 4.55222/4 sec, 0.653724/1 sec, 3.48511/3 sec, 0.739788/1 sec, 1.34072/1 sec, 0.081963/1 sec, 0.156112/0 sec, 0.388134/0 sec, 0.438705/1 sec, 0.450877/0 sec, 0.74596/1 sec, 0.930308/1 sec )
[LOG] Nr of iterations: 722 (8, 35, 35, 24, 4, 10, 57, 7, 4, 42, 16, 31, 5, 17, 6, 20, 7, 30, 9, 44, 86, 15, 60, 21, 35, 3, 6, 15, 16, 18, 24, 12 )
[LOG] Total clause computation time: 1.41646/2 sec (0.012784/0.012784 sec, 0.036056/0.036056 sec, 0.036385/0.036385 sec, 0.025404/0.025404 sec, 0.00853/0.00853 sec, 0.014066/0.014066 sec, 0.065413/0.065413 sec, 0.011723/0.011723 sec, 0.010689/0.010689 sec, 0.053762/0.053762 sec, 0.024815/0.024815 sec, 0.045757/0.045757 sec, 0.006449/0.006449 sec, 0.025929/0.025929 sec, 0.013615/0.013615 sec, 0.032827/0.032827 sec, 0.016492/0.016492 sec, 0.062872/0.062872 sec, 0.021427/0.021427 sec, 0.09826/0.09826 sec, 0.192405/0.192405 sec, 0.032543/0.032543 sec, 0.173237/0.173237 sec, 0.047338/0.047338 sec, 0.083263/0.083263 sec, 0.01249/0.01249 sec, 0.020542/0.020542 sec, 0.03835/0.03835 sec, 0.033266/0.033266 sec, 0.067588/0.067588 sec, 0.058683/0.058683 sec, 0.033503/0.033503 sec )
[LOG] Total clause minimization time: 22.0883/23 sec (0.05274/0.05274 sec, 0.356147/0.356147 sec, 0.433563/0.433563 sec, 0.269945/0.269945 sec, 0.02797/0.02797 sec, 0.112844/0.112844 sec, 0.98875/0.98875 sec, 0.122803/0.122803 sec, 0.041881/0.041881 sec, 0.86735/0.86735 sec, 0.307861/0.307861 sec, 0.84277/0.84277 sec, 0.068822/0.068822 sec, 0.324321/0.324321 sec, 0.096367/0.096367 sec, 0.581844/0.581844 sec, 0.11467/0.11467 sec, 1.08106/1.08106 sec, 0.272778/0.272778 sec, 2.45361/2.45361 sec, 4.32096/4.32096 sec, 0.587521/0.587521 sec, 3.27225/3.27225 sec, 0.652719/0.652719 sec, 1.21319/1.21319 sec, 0.029242/0.029242 sec, 0.095121/0.095121 sec, 0.308689/0.308689 sec, 0.360778/0.360778 sec, 0.339007/0.339007 sec, 0.64171/0.64171 sec, 0.849024/0.849024 sec )
[LOG] Total clause size reduction: 1720263 --> 10476 (17535 --> 51, 85068 --> 379, 84864 --> 448, 57431 --> 268, 7512 --> 30, 22419 --> 118, 140224 --> 871, 14934 --> 88, 7521 --> 32, 102664 --> 678, 37560 --> 222, 74190 --> 489, 9872 --> 49, 39872 --> 252, 12505 --> 57, 47519 --> 338, 14994 --> 80, 72384 --> 507, 19944 --> 139, 107371 --> 796, 211140 --> 1572, 34944 --> 217, 147264 --> 1040, 49460 --> 297, 83878 --> 529, 4996 --> 16, 12490 --> 51, 34916 --> 144, 37575 --> 197, 42160 --> 195, 57546 --> 249, 27511 --> 77 )
[LOG] Average clause size reduction: 2382.64 --> 14.5097 (2191.88 --> 6.375, 2430.51 --> 10.8286, 2424.69 --> 12.8, 2392.96 --> 11.1667, 1878 --> 7.5, 2241.9 --> 11.8, 2460.07 --> 15.2807, 2133.43 --> 12.5714, 1880.25 --> 8, 2444.38 --> 16.1429, 2347.5 --> 13.875, 2393.23 --> 15.7742, 1974.4 --> 9.8, 2345.41 --> 14.8235, 2084.17 --> 9.5, 2375.95 --> 16.9, 2142 --> 11.4286, 2412.8 --> 16.9, 2216 --> 15.4444, 2440.25 --> 18.0909, 2455.12 --> 18.2791, 2329.6 --> 14.4667, 2454.4 --> 17.3333, 2355.24 --> 14.1429, 2396.51 --> 15.1143, 1665.33 --> 5.33333, 2081.67 --> 8.5, 2327.73 --> 9.6, 2348.44 --> 12.3125, 2342.22 --> 10.8333, 2397.75 --> 10.375, 2292.58 --> 6.41667 )
[LOG] Overall execution time: 24.5643 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 35.95 sec (Real time) / 35.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.08 sec (Real time) / 9928.03 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.06 sec (Real time) / 9970.10 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 14223 32 0 1 14159
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.00196 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00041/0 sec (0.00041/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.003017 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.001924 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000442/0 sec (0.000442/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 7.7e-05/0 sec (7.7e-05/7.7e-05 sec )
[LOG] Total clause minimization time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0.002916 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.003391 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00115/0 sec (0.00115/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000114/0 sec (0.000114/0.000114 sec )
[LOG] Total clause minimization time: 5.9e-05/0 sec (5.9e-05/5.9e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0.005429 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.003302 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001105/0 sec (0.001105/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000118/0 sec (0.000118/0.000118 sec )
[LOG] Total clause minimization time: 5.3e-05/0 sec (5.3e-05/5.3e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0.005292 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.006407 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0027/0 sec (0.0027/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000238/0 sec (0.000238/0.000238 sec )
[LOG] Total clause minimization time: 0.000136/0 sec (0.000136/0.000136 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.010751 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.006403 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00273/1 sec (0.00273/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000244/0 sec (0.000244/0.000244 sec )
[LOG] Total clause minimization time: 0.000135/0 sec (0.000135/0.000135 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.010804 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.015031 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007382/0 sec (0.007382/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00053/0 sec (0.00053/0.00053 sec )
[LOG] Total clause minimization time: 0.000331/0 sec (0.000331/0.000331 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.027041 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.015204 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007365/0 sec (0.007365/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000547/0 sec (0.000547/0.000547 sec )
[LOG] Total clause minimization time: 0.000345/0 sec (0.000345/0.000345 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.027306 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.039627 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.021717/0 sec (0.021717/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001336/0 sec (0.001336/0.001336 sec )
[LOG] Total clause minimization time: 0.000891/0 sec (0.000891/0.000891 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.078761 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.038008 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02043/0 sec (0.02043/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001247/0 sec (0.001247/0.001247 sec )
[LOG] Total clause minimization time: 0.000821/0 sec (0.000821/0.000821 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.077388 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.001712 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000417/0 sec (0.000147/0 sec, 0.000111/0 sec, 0.000159/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 4.3e-05/0 sec (3e-06/3e-06 sec, 0/0 sec, 4e-05/4e-05 sec )
[LOG] Total clause minimization time: 1.1e-05/0 sec (0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Overall execution time: 0.002605 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001568 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000275/0 sec (0.000105/0 sec, 6.9e-05/0 sec, 0.000101/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2e-06/2e-06 sec, 0/0 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0.002372 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.003088 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001374/0 sec (0.00035/0 sec, 0.000236/0 sec, 0.000234/0 sec, 0.000236/0 sec, 0.000318/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 6e-05/0 sec (2e-06/2e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 5.6e-05/5.6e-05 sec )
[LOG] Total clause minimization time: 2.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Overall execution time: 0.00418 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.002606 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00102/0 sec (0.000242/0 sec, 0.000183/0 sec, 0.000177/0 sec, 0.000172/0 sec, 0.000246/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 5.6e-05/0 sec (5e-06/5e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 4.8e-05/4.8e-05 sec )
[LOG] Total clause minimization time: 1.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Overall execution time: 0.003607 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.006824 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004196/0 sec (0.000721/0 sec, 0.000553/0 sec, 0.000555/0 sec, 0.000543/0 sec, 0.000535/0 sec, 0.000581/0 sec, 0.000708/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000108/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000102/0.000102 sec )
[LOG] Total clause minimization time: 4.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.7e-05/4.7e-05 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Overall execution time: 0.008512 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.004922 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002737/0 sec (0.000487/0 sec, 0.000363/0 sec, 0.000354/0 sec, 0.000357/0 sec, 0.000364/0 sec, 0.000358/0 sec, 0.000454/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 6.5e-05/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 5.9e-05/5.9e-05 sec )
[LOG] Total clause minimization time: 3.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.3e-05/3.3e-05 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Overall execution time: 0.006276 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.014848 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010733/0 sec (0.001346/0 sec, 0.001136/0 sec, 0.001153/0 sec, 0.001126/0 sec, 0.001143/0 sec, 0.0011/0 sec, 0.00113/0 sec, 0.001179/0 sec, 0.00142/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000183/0 sec (3e-06/3e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000171/0.000171 sec )
[LOG] Total clause minimization time: 9.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.2e-05/9.2e-05 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Overall execution time: 0.0176 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01007 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006938/0 sec (0.000846/0 sec, 0.000718/0 sec, 0.000751/0 sec, 0.000735/0 sec, 0.000736/0 sec, 0.000728/0 sec, 0.000759/0 sec, 0.000751/0 sec, 0.000914/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000105/0 sec (3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 9.8e-05/9.8e-05 sec )
[LOG] Total clause minimization time: 6.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.1e-05/6.1e-05 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Overall execution time: 0.012142 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.028812 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022517/0 sec (0.002179/0 sec, 0.001985/0 sec, 0.001949/0 sec, 0.001985/0 sec, 0.002037/0 sec, 0.001904/0 sec, 0.001995/0 sec, 0.002046/0 sec, 0.002013/0 sec, 0.001938/0 sec, 0.002486/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00034/0 sec (4e-06/4e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 0.000319/0.000319 sec )
[LOG] Total clause minimization time: 0.000146/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000146/0.000146 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Overall execution time: 0.033244 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.017996 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.013594/0 sec (0.00136/0 sec, 0.00116/0 sec, 0.00117/0 sec, 0.001232/0 sec, 0.001195/0 sec, 0.001202/0 sec, 0.001266/0 sec, 0.001193/0 sec, 0.001196/0 sec, 0.001189/0 sec, 0.001431/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000154/0 sec (3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000141/0.000141 sec )
[LOG] Total clause minimization time: 9.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.6e-05/9.6e-05 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Overall execution time: 0.021051 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.052592 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043066/0 sec (0.003313/0 sec, 0.002957/0 sec, 0.003052/0 sec, 0.003099/0 sec, 0.003217/0 sec, 0.003258/0 sec, 0.003324/0 sec, 0.003364/0 sec, 0.003429/0 sec, 0.00337/0 sec, 0.003351/0 sec, 0.003213/0 sec, 0.004119/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000509/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 0.000467/0.000467 sec )
[LOG] Total clause minimization time: 0.000226/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000226/0.000226 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Overall execution time: 0.0592 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.031013 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024639/0 sec (0.002047/0 sec, 0.00174/0 sec, 0.00179/0 sec, 0.001795/0 sec, 0.001874/0 sec, 0.001823/0 sec, 0.001907/0 sec, 0.001828/0 sec, 0.001892/0 sec, 0.001868/0 sec, 0.001911/0 sec, 0.001891/0 sec, 0.002273/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000227/0 sec (3e-06/3e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.000207/0.000207 sec )
[LOG] Total clause minimization time: 0.00014/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00014/0.00014 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Overall execution time: 0.035406 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.094416 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079925/0 sec (0.004831/0 sec, 0.004513/0 sec, 0.004632/0 sec, 0.0049/0 sec, 0.005298/0 sec, 0.005231/0 sec, 0.005383/0 sec, 0.005267/0 sec, 0.005432/0 sec, 0.005477/0 sec, 0.005407/0 sec, 0.005575/0 sec, 0.005608/0 sec, 0.005736/0 sec, 0.006635/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000595/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.00054/0.00054 sec )
[LOG] Total clause minimization time: 0.000309/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000309/0.000309 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Overall execution time: 0.104076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.050547 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041735/0 sec (0.002777/0 sec, 0.002503/0 sec, 0.002593/0 sec, 0.002568/0 sec, 0.00278/0 sec, 0.002698/0 sec, 0.002736/0 sec, 0.002779/0 sec, 0.002882/0 sec, 0.00278/0 sec, 0.002827/0 sec, 0.002833/0 sec, 0.002897/0 sec, 0.002831/0 sec, 0.003251/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000318/0 sec (4e-06/4e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 0.00028/0.00028 sec )
[LOG] Total clause minimization time: 0.000191/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000191/0.000191 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Overall execution time: 0.05674 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.154702 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.133308/0 sec (0.00669/0 sec, 0.006388/0 sec, 0.006489/0 sec, 0.006914/0 sec, 0.007133/0 sec, 0.007371/0 sec, 0.007749/0 sec, 0.007562/0 sec, 0.008289/0 sec, 0.008213/0 sec, 0.008211/0 sec, 0.008229/0 sec, 0.008241/0 sec, 0.008489/0 sec, 0.008539/0 sec, 0.00848/0 sec, 0.010321/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001099/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 0.001034/0.001034 sec )
[LOG] Total clause minimization time: 0.000438/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000438/0.000438 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0 )
[LOG] Average clause size reduction: 98.6111 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0 )
[LOG] Overall execution time: 0.168414 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.078475 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.066441/1 sec (0.003738/0 sec, 0.003276/0 sec, 0.00329/0 sec, 0.003548/0 sec, 0.003603/0 sec, 0.003713/0 sec, 0.003974/1 sec, 0.003881/0 sec, 0.004029/0 sec, 0.003878/0 sec, 0.003965/0 sec, 0.003972/0 sec, 0.004257/0 sec, 0.004158/0 sec, 0.004171/0 sec, 0.004128/0 sec, 0.00486/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000412/0 sec (3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 0.000362/0.000362 sec )
[LOG] Total clause minimization time: 0.000252/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000252/0.000252 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0 )
[LOG] Average clause size reduction: 60.2222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0 )
[LOG] Overall execution time: 0.086986 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.243287 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.212351/0 sec (0.008641/0 sec, 0.008786/0 sec, 0.009235/0 sec, 0.010104/0 sec, 0.010769/0 sec, 0.010878/0 sec, 0.01048/0 sec, 0.01119/0 sec, 0.011167/0 sec, 0.01143/0 sec, 0.01106/0 sec, 0.011555/0 sec, 0.01165/0 sec, 0.011746/0 sec, 0.012024/0 sec, 0.01224/0 sec, 0.012312/0 sec, 0.012448/0 sec, 0.014636/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001877/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 0.001794/0.001794 sec )
[LOG] Total clause minimization time: 0.000549/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000549/0.000549 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0 )
[LOG] Average clause size reduction: 113.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0 )
[LOG] Overall execution time: 0.262323 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.128027 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.111075/1 sec (0.004843/0 sec, 0.004521/0 sec, 0.004816/0 sec, 0.005122/0 sec, 0.005429/0 sec, 0.005443/0 sec, 0.005613/0 sec, 0.005725/0 sec, 0.006009/1 sec, 0.006082/0 sec, 0.00598/0 sec, 0.006107/0 sec, 0.006326/0 sec, 0.006293/0 sec, 0.006225/0 sec, 0.006358/0 sec, 0.006296/0 sec, 0.006564/0 sec, 0.007323/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00055/0 sec (4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 0.000482/0.000482 sec )
[LOG] Total clause minimization time: 0.000355/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000355/0.000355 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0 )
[LOG] Average clause size reduction: 68.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0 )
[LOG] Overall execution time: 0.139423 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.350855 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.308228/0 sec (0.011321/0 sec, 0.012208/0 sec, 0.012292/0 sec, 0.013289/0 sec, 0.013926/0 sec, 0.015408/0 sec, 0.01591/0 sec, 0.015964/0 sec, 0.01484/0 sec, 0.014784/0 sec, 0.014681/0 sec, 0.014781/0 sec, 0.014348/0 sec, 0.014621/0 sec, 0.014615/0 sec, 0.015255/0 sec, 0.015139/0 sec, 0.015403/0 sec, 0.015528/0 sec, 0.015798/0 sec, 0.018117/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001389/0 sec (7e-06/7e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.001299/0.001299 sec )
[LOG] Total clause minimization time: 0.000721/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000721/0.000721 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0 )
[LOG] Average clause size reduction: 129.409 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0 )
[LOG] Overall execution time: 0.376024 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.176142 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.154176/0 sec (0.006089/0 sec, 0.005644/0 sec, 0.005793/0 sec, 0.006109/0 sec, 0.006601/0 sec, 0.006648/0 sec, 0.006848/0 sec, 0.006942/0 sec, 0.00747/0 sec, 0.007458/0 sec, 0.007649/0 sec, 0.007766/0 sec, 0.007861/0 sec, 0.007859/0 sec, 0.008005/0 sec, 0.00797/0 sec, 0.008048/0 sec, 0.008091/0 sec, 0.008098/0 sec, 0.008071/0 sec, 0.009156/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000661/0 sec (3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.000592/0.000592 sec )
[LOG] Total clause minimization time: 0.000418/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000418/0.000418 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0 )
[LOG] Average clause size reduction: 77.7273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0 )
[LOG] Overall execution time: 0.19082 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.507569 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.447211/1 sec (0.014098/0 sec, 0.014457/0 sec, 0.015771/0 sec, 0.01644/0 sec, 0.017229/0 sec, 0.017949/0 sec, 0.019017/0 sec, 0.018909/0 sec, 0.019515/0 sec, 0.019402/0 sec, 0.020127/0 sec, 0.020475/0 sec, 0.020329/0 sec, 0.020553/0 sec, 0.020433/0 sec, 0.020361/0 sec, 0.020976/0 sec, 0.020767/1 sec, 0.021241/0 sec, 0.021048/0 sec, 0.021736/0 sec, 0.021533/0 sec, 0.024845/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001928/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 0.001815/0.001815 sec )
[LOG] Total clause minimization time: 0.000896/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000896/0.000896 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0 )
[LOG] Average clause size reduction: 144.958 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0 )
[LOG] Overall execution time: 0.539457 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.266057 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.234234/0 sec (0.008635/0 sec, 0.008115/0 sec, 0.008002/0 sec, 0.008519/0 sec, 0.009104/0 sec, 0.009275/0 sec, 0.009404/0 sec, 0.009664/0 sec, 0.010155/0 sec, 0.010365/0 sec, 0.010483/0 sec, 0.010372/0 sec, 0.010544/0 sec, 0.010552/0 sec, 0.010504/0 sec, 0.010726/0 sec, 0.0111/0 sec, 0.010991/0 sec, 0.011134/0 sec, 0.01147/0 sec, 0.011432/0 sec, 0.011112/0 sec, 0.012576/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000804/0 sec (1.2e-05/1.2e-05 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.000708/0.000708 sec )
[LOG] Total clause minimization time: 0.000529/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000529/0.000529 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0 )
[LOG] Average clause size reduction: 86.5417 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0 )
[LOG] Overall execution time: 0.285486 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.720256 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.637928/0 sec (0.01782/0 sec, 0.019446/0 sec, 0.02021/0 sec, 0.022085/0 sec, 0.022994/0 sec, 0.023428/0 sec, 0.023856/0 sec, 0.024079/0 sec, 0.025606/0 sec, 0.02538/0 sec, 0.026434/0 sec, 0.026129/0 sec, 0.026651/0 sec, 0.026206/0 sec, 0.026406/0 sec, 0.026177/0 sec, 0.026817/0 sec, 0.02688/0 sec, 0.026763/0 sec, 0.026756/0 sec, 0.028337/0 sec, 0.028515/0 sec, 0.028465/0 sec, 0.028535/0 sec, 0.033953/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003408/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.003298/0.003298 sec )
[LOG] Total clause minimization time: 0.001223/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001223/0.001223 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0 )
[LOG] Average clause size reduction: 160.577 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0 )
[LOG] Overall execution time: 0.761431 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.37379 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.331783/0 sec (0.009753/0 sec, 0.009872/0 sec, 0.010135/0 sec, 0.010776/0 sec, 0.011594/0 sec, 0.011902/0 sec, 0.012184/0 sec, 0.012341/0 sec, 0.013401/0 sec, 0.013057/0 sec, 0.013296/0 sec, 0.013717/0 sec, 0.013795/0 sec, 0.013816/0 sec, 0.014355/0 sec, 0.014436/0 sec, 0.014579/0 sec, 0.014127/0 sec, 0.014088/0 sec, 0.014575/0 sec, 0.014344/0 sec, 0.015179/0 sec, 0.014777/0 sec, 0.014898/0 sec, 0.016786/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001014/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 0.000903/0.000903 sec )
[LOG] Total clause minimization time: 0.000636/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000636/0.000636 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0 )
[LOG] Average clause size reduction: 95.3846 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0 )
[LOG] Overall execution time: 0.398458 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.052962 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 152 AND gates.
[LOG] Size after ABC: 134 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035849/0 sec (0.00521/0 sec, 0.009117/0 sec, 0.004141/0 sec, 0.004652/0 sec, 0.009945/0 sec, 0.002784/0 sec )
[LOG] Nr of iterations: 42 (8, 14, 3, 2, 10, 5 )
[LOG] Total clause computation time: 0.010251/0 sec (0.001473/0.001473 sec, 0.002788/0.002788 sec, 0.000549/0.000549 sec, 0.001099/0.001099 sec, 0.003854/0.003854 sec, 0.000488/0.000488 sec )
[LOG] Total clause minimization time: 0.019654/0 sec (0.002659/0.002659 sec, 0.005345/0.005345 sec, 0.002659/0.002659 sec, 0.002633/0.002633 sec, 0.005113/0.005113 sec, 0.001245/0.001245 sec )
[LOG] Total clause size reduction: 4542 --> 78 (966 --> 10, 1612 --> 35, 220 --> 3, 157 --> 0, 963 --> 20, 624 --> 10 )
[LOG] Average clause size reduction: 108.143 --> 1.85714 (120.75 --> 1.25, 115.143 --> 2.5, 73.3333 --> 1, 78.5 --> 0, 96.3 --> 2, 124.8 --> 2 )
[LOG] Overall execution time: 0.054883 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 300 5 21 1 269
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.234621 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 273 new AND gates.
[LOG] Size before ABC: 303 AND gates.
[LOG] Size after ABC: 272 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.186673/1 sec (0.035454/0 sec, 0.035724/0 sec, 0.020164/0 sec, 0.022717/0 sec, 0.0086/0 sec, 0.059341/1 sec, 0.004673/0 sec )
[LOG] Nr of iterations: 85 (21, 21, 5, 8, 5, 19, 6 )
[LOG] Total clause computation time: 0.050569/1 sec (0.010159/0.010159 sec, 0.008815/0.008815 sec, 0.00704/0.00704 sec, 0.002907/0.002907 sec, 0.00485/0.00485 sec, 0.015896/0.015896 sec, 0.000902/0.000902 sec )
[LOG] Total clause minimization time: 0.123244/0 sec (0.023355/0.023355 sec, 0.02514/0.02514 sec, 0.011431/0.011431 sec, 0.017933/0.017933 sec, 0.002049/0.002049 sec, 0.041525/0.041525 sec, 0.001811/0.001811 sec )
[LOG] Total clause size reduction: 11784 --> 210 (3540 --> 56, 3260 --> 64, 580 --> 6, 938 --> 20, 524 --> 6, 2322 --> 49, 620 --> 9 )
[LOG] Average clause size reduction: 138.635 --> 2.47059 (168.571 --> 2.66667, 155.238 --> 3.04762, 116 --> 1.2, 117.25 --> 2.5, 104.8 --> 1.2, 122.211 --> 2.57895, 103.333 --> 1.5 )
[LOG] Overall execution time: 0.237212 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.09 sec (Real time) / 1.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 478 6 24 1 442
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.904918 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 406 new AND gates.
[LOG] Size before ABC: 466 AND gates.
[LOG] Size after ABC: 406 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.788126/1 sec (0.07434/0 sec, 0.156293/0 sec, 0.033253/0 sec, 0.032721/0 sec, 0.055863/0 sec, 0.024342/0 sec, 0.256284/1 sec, 0.15024/0 sec, 0.00479/0 sec )
[LOG] Nr of iterations: 122 (25, 37, 4, 7, 10, 7, 10, 19, 3 )
[LOG] Total clause computation time: 0.187016/0 sec (0.018278/0.018278 sec, 0.058018/0.058018 sec, 0.001931/0.001931 sec, 0.002085/0.002085 sec, 0.020668/0.020668 sec, 0.010767/0.010767 sec, 0.036866/0.036866 sec, 0.037785/0.037785 sec, 0.000618/0.000618 sec )
[LOG] Total clause minimization time: 0.573533/1 sec (0.052739/0.052739 sec, 0.09507/0.09507 sec, 0.028269/0.028269 sec, 0.027789/0.027789 sec, 0.03221/0.03221 sec, 0.01066/0.01066 sec, 0.216422/0.216422 sec, 0.109246/0.109246 sec, 0.001128/0.001128 sec )
[LOG] Total clause size reduction: 20686 --> 344 (5184 --> 78, 7272 --> 145, 537 --> 5, 1032 --> 15, 1575 --> 18, 882 --> 18, 1314 --> 24, 2610 --> 39, 280 --> 2 )
[LOG] Average clause size reduction: 169.557 --> 2.81967 (207.36 --> 3.12, 196.541 --> 3.91892, 134.25 --> 1.25, 147.429 --> 2.14286, 157.5 --> 1.8, 126 --> 2.57143, 131.4 --> 2.4, 137.368 --> 2.05263, 93.3333 --> 0.666667 )
[LOG] Overall execution time: 0.908425 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.11 sec (Real time) / 1.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.14 sec (Real time) / 3.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 651 7 27 1 608
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1.93796 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 543 new AND gates.
[LOG] Size before ABC: 614 AND gates.
[LOG] Size after ABC: 543 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.64515/1 sec (0.273451/0 sec, 0.335657/0 sec, 0.087159/0 sec, 0.100035/1 sec, 0.114959/0 sec, 0.137755/0 sec, 0.071724/0 sec, 0.136244/0 sec, 0.37884/0 sec, 0.009331/0 sec )
[LOG] Nr of iterations: 150 (35, 33, 6, 6, 8, 9, 10, 8, 32, 3 )
[LOG] Total clause computation time: 0.434979/0 sec (0.060011/0.060011 sec, 0.104136/0.104136 sec, 0.020375/0.020375 sec, 0.00269/0.00269 sec, 0.003985/0.003985 sec, 0.023875/0.023875 sec, 0.048385/0.048385 sec, 0.047962/0.047962 sec, 0.122668/0.122668 sec, 0.000892/0.000892 sec )
[LOG] Total clause minimization time: 1.15353/1 sec (0.20794/0.20794 sec, 0.225838/0.225838 sec, 0.061182/0.061182 sec, 0.091772/0.091772 sec, 0.105524/0.105524 sec, 0.10849/0.10849 sec, 0.017798/0.017798 sec, 0.082611/0.082611 sec, 0.250088/0.250088 sec, 0.002286/0.002286 sec )
[LOG] Total clause size reduction: 30005 --> 475 (8942 --> 134, 7904 --> 155, 1065 --> 7, 1050 --> 6, 1309 --> 14, 1504 --> 17, 1503 --> 20, 1162 --> 26, 5084 --> 94, 482 --> 2 )
[LOG] Average clause size reduction: 200.033 --> 3.16667 (255.486 --> 3.82857, 239.515 --> 4.69697, 177.5 --> 1.16667, 175 --> 1, 163.625 --> 1.75, 167.111 --> 1.88889, 150.3 --> 2, 145.25 --> 3.25, 158.875 --> 2.9375, 160.667 --> 0.666667 )
[LOG] Overall execution time: 1.94284 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.17 sec (Real time) / 2.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.79 sec (Real time) / 1.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 833 8 30 1 785
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 8.60159 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 906 new AND gates.
[LOG] Size before ABC: 1060 AND gates.
[LOG] Size after ABC: 906 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.06029/8 sec (0.016965/0 sec, 0.021397/0 sec, 0.337639/1 sec, 0.19888/0 sec, 0.173272/0 sec, 0.137779/0 sec, 0.193694/0 sec, 0.850276/1 sec, 0.896296/1 sec, 1.70205/2 sec, 1.86181/2 sec, 1.67023/1 sec )
[LOG] Nr of iterations: 250 (5, 7, 31, 6, 11, 9, 9, 33, 39, 60, 25, 15 )
[LOG] Total clause computation time: 1.53434/5 sec (0.003178/0.003178 sec, 0.003473/0.003473 sec, 0.061684/0.061684 sec, 0.070465/0.070465 sec, 0.008451/0.008451 sec, 0.00725/0.00725 sec, 0.008413/0.008413 sec, 0.234454/0.234454 sec, 0.194034/0.194034 sec, 0.563117/0.563117 sec, 0.138812/0.138812 sec, 0.241005/0.241005 sec )
[LOG] Total clause minimization time: 6.41833/3 sec (0.005761/0.005761 sec, 0.010579/0.010579 sec, 0.268212/0.268212 sec, 0.120411/0.120411 sec, 0.156678/0.156678 sec, 0.122385/0.122385 sec, 0.177162/0.177162 sec, 0.607743/0.607743 sec, 0.691962/0.691962 sec, 1.12895/1.12895 sec, 1.71066/1.71066 sec, 1.41782/1.41782 sec )
[LOG] Total clause size reduction: 52391 --> 890 (1312 --> 8, 1866 --> 14, 8010 --> 81, 1260 --> 11, 2470 --> 18, 1856 --> 12, 1712 --> 14, 8192 --> 130, 8208 --> 182, 10679 --> 312, 4320 --> 68, 2506 --> 40 )
[LOG] Average clause size reduction: 209.564 --> 3.56 (262.4 --> 1.6, 266.571 --> 2, 258.387 --> 2.6129, 210 --> 1.83333, 224.545 --> 1.63636, 206.222 --> 1.33333, 190.222 --> 1.55556, 248.242 --> 3.93939, 210.462 --> 4.66667, 177.983 --> 5.2, 172.8 --> 2.72, 167.067 --> 2.66667 )
[LOG] Overall execution time: 8.60833 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.91 sec (Real time) / 8.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.01 sec (Real time) / 8.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1244 9 33 1 1190
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 12.6347 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1243 new AND gates.
[LOG] Size before ABC: 1464 AND gates.
[LOG] Size after ABC: 1243 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.8572/12 sec (0.019007/0 sec, 0.031716/0 sec, 0.467168/0 sec, 0.245621/0 sec, 0.180461/1 sec, 0.356579/0 sec, 0.267039/0 sec, 0.255053/1 sec, 0.671664/0 sec, 1.17263/1 sec, 3.64402/4 sec, 1.76287/2 sec, 2.78341/3 sec )
[LOG] Nr of iterations: 332 (6, 9, 50, 10, 11, 7, 10, 8, 32, 37, 57, 84, 11 )
[LOG] Total clause computation time: 2.35825/2 sec (0.00309/0.00309 sec, 0.005716/0.005716 sec, 0.115848/0.115848 sec, 0.0084/0.0084 sec, 0.007894/0.007894 sec, 0.004117/0.004117 sec, 0.008822/0.008822 sec, 0.005963/0.005963 sec, 0.177213/0.177213 sec, 0.339347/0.339347 sec, 0.581165/0.581165 sec, 0.403389/0.403389 sec, 0.697286/0.697286 sec )
[LOG] Total clause minimization time: 9.35368/10 sec (0.005516/0.005516 sec, 0.016617/0.016617 sec, 0.341413/0.341413 sec, 0.22673/0.22673 sec, 0.162418/0.162418 sec, 0.342271/0.342271 sec, 0.247982/0.247982 sec, 0.238459/0.238459 sec, 0.483361/0.483361 sec, 0.821264/0.821264 sec, 3.0501/3.0501 sec, 1.34544/1.34544 sec, 2.07211/2.07211 sec )
[LOG] Total clause size reduction: 76300 --> 1279 (1855 --> 5, 2800 --> 18, 14357 --> 163, 2547 --> 17, 2780 --> 15, 1584 --> 12, 2178 --> 15, 1855 --> 13, 8556 --> 129, 9432 --> 161, 10696 --> 249, 15770 --> 456, 1890 --> 26 )
[LOG] Average clause size reduction: 229.819 --> 3.85241 (309.167 --> 0.833333, 311.111 --> 2, 287.14 --> 3.26, 254.7 --> 1.7, 252.727 --> 1.36364, 226.286 --> 1.71429, 217.8 --> 1.5, 231.875 --> 1.625, 267.375 --> 4.03125, 254.919 --> 4.35135, 187.649 --> 4.36842, 187.738 --> 5.42857, 171.818 --> 2.36364 )
[LOG] Overall execution time: 12.6426 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.01 sec (Real time) / 12.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.08 sec (Real time) / 13.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1624 10 35 1 1566
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 17.526 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1665 new AND gates.
[LOG] Size before ABC: 2019 AND gates.
[LOG] Size after ABC: 1665 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.442/16 sec (0.027814/0 sec, 0.029956/0 sec, 0.920134/1 sec, 0.406456/0 sec, 0.407413/0 sec, 0.311469/1 sec, 0.369858/0 sec, 0.566219/1 sec, 1.08998/1 sec, 0.526098/0 sec, 1.61662/2 sec, 2.19764/2 sec, 3.05441/3 sec, 4.91798/5 sec )
[LOG] Nr of iterations: 443 (7, 7, 60, 12, 9, 7, 18, 12, 33, 15, 38, 118, 96, 11 )
[LOG] Total clause computation time: 3.7526/7 sec (0.005156/0.005156 sec, 0.005682/0.005682 sec, 0.208482/0.208482 sec, 0.024345/0.024345 sec, 0.008486/0.008486 sec, 0.010921/0.010921 sec, 0.020317/0.020317 sec, 0.020331/0.020331 sec, 0.320467/0.320467 sec, 0.01705/0.01705 sec, 0.352949/0.352949 sec, 0.576392/0.576392 sec, 0.717771/0.717771 sec, 1.46426/1.46426 sec )
[LOG] Total clause minimization time: 12.4752/9 sec (0.009607/0.009607 sec, 0.011472/0.011472 sec, 0.698416/0.698416 sec, 0.368541/0.368541 sec, 0.385958/0.385958 sec, 0.285429/0.285429 sec, 0.334645/0.334645 sec, 0.531385/0.531385 sec, 0.755173/0.755173 sec, 0.493173/0.493173 sec, 1.2471/1.2471 sec, 1.60311/1.60311 sec, 2.31735/2.31735 sec, 3.43387/3.43387 sec )
[LOG] Total clause size reduction: 107947 --> 1821 (2478 --> 10, 2328 --> 13, 18939 --> 200, 3421 --> 25, 2376 --> 14, 1752 --> 15, 4896 --> 29, 3014 --> 21, 9664 --> 135, 3472 --> 26, 10434 --> 169, 23868 --> 631, 19285 --> 506, 2020 --> 27 )
[LOG] Average clause size reduction: 243.673 --> 4.11061 (354 --> 1.42857, 332.571 --> 1.85714, 315.65 --> 3.33333, 285.083 --> 2.08333, 264 --> 1.55556, 250.286 --> 2.14286, 272 --> 1.61111, 251.167 --> 1.75, 292.848 --> 4.09091, 231.467 --> 1.73333, 274.579 --> 4.44737, 202.271 --> 5.34746, 200.885 --> 5.27083, 183.636 --> 2.45455 )
[LOG] Overall execution time: 17.5358 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.99 sec (Real time) / 17.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.47 sec (Real time) / 23.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 2088 11 37 1 2026
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 50.2022 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 980 new AND gates.
[LOG] Size before ABC: 1134 AND gates.
[LOG] Size after ABC: 980 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.0845/47 sec (0.044716/0 sec, 0.085447/0 sec, 2.44584/2 sec, 2.83778/3 sec, 1.30189/2 sec, 1.71742/1 sec, 1.52357/2 sec, 1.16424/1 sec, 5.33291/5 sec, 1.28826/2 sec, 5.26863/5 sec, 1.82337/2 sec, 4.94732/5 sec, 9.32637/9 sec, 7.9767/8 sec )
[LOG] Nr of iterations: 282 (4, 7, 23, 10, 6, 10, 7, 3, 34, 12, 30, 4, 64, 52, 16 )
[LOG] Total clause computation time: 6.9793/8 sec (0.004933/0.004933 sec, 0.010994/0.010994 sec, 0.412683/0.412683 sec, 0.021387/0.021387 sec, 0.023973/0.023973 sec, 0.02303/0.02303 sec, 0.021/0.021 sec, 0.005136/0.005136 sec, 1.22778/1.22778 sec, 0.027131/0.027131 sec, 1.91514/1.91514 sec, 0.047233/0.047233 sec, 1.15087/1.15087 sec, 1.45673/1.45673 sec, 0.631278/0.631278 sec )
[LOG] Total clause minimization time: 39.5502/39 sec (0.01269/0.01269 sec, 0.041129/0.041129 sec, 1.999/1.999 sec, 2.78029/2.78029 sec, 1.24404/1.24404 sec, 1.65956/1.65956 sec, 1.46541/1.46541 sec, 1.1236/1.1236 sec, 4.06805/4.06805 sec, 1.21998/1.21998 sec, 3.31607/3.31607 sec, 1.73587/1.73587 sec, 3.75567/3.75567 sec, 7.82726/7.82726 sec, 7.30162/7.30162 sec )
[LOG] Total clause size reduction: 78061 --> 915 (1389 --> 4, 2604 --> 13, 8074 --> 78, 3195 --> 13, 1720 --> 6, 2934 --> 16, 1878 --> 9, 594 --> 3, 11748 --> 136, 3102 --> 19, 9947 --> 115, 771 --> 4, 14742 --> 266, 11883 --> 193, 3480 --> 40 )
[LOG] Average clause size reduction: 276.812 --> 3.24468 (347.25 --> 1, 372 --> 1.85714, 351.043 --> 3.3913, 319.5 --> 1.3, 286.667 --> 1, 293.4 --> 1.6, 268.286 --> 1.28571, 198 --> 1, 345.529 --> 4, 258.5 --> 1.58333, 331.567 --> 3.83333, 192.75 --> 1, 230.344 --> 4.15625, 228.519 --> 3.71154, 217.5 --> 2.5 )
[LOG] Overall execution time: 50.2214 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 50.65 sec (Real time) / 50.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.81 sec (Real time) / 7.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1453 12 40 1 1386
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 44.8206 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 1507 new AND gates.
[LOG] Size before ABC: 1813 AND gates.
[LOG] Size after ABC: 1507 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 43.2288/44 sec (0.04872/0 sec, 0.043484/0 sec, 0.974116/1 sec, 0.381797/1 sec, 0.632225/0 sec, 0.826036/1 sec, 0.559594/1 sec, 0.584114/0 sec, 2.0055/2 sec, 0.84128/1 sec, 1.56956/2 sec, 0.556518/0 sec, 0.502057/1 sec, 11.3237/11 sec, 8.69305/9 sec, 8.04758/8 sec, 5.6395/6 sec )
[LOG] Nr of iterations: 432 (7, 6, 46, 11, 11, 12, 15, 11, 47, 12, 37, 10, 12, 81, 52, 44, 18 )
[LOG] Total clause computation time: 5.65153/9 sec (0.006087/0.006087 sec, 0.0058/0.0058 sec, 0.168249/0.168249 sec, 0.013277/0.013277 sec, 0.063199/0.063199 sec, 0.173743/0.173743 sec, 0.024403/0.024403 sec, 0.019629/0.019629 sec, 0.402365/0.402365 sec, 0.024251/0.024251 sec, 0.254575/0.254575 sec, 0.029644/0.029644 sec, 0.013322/0.013322 sec, 2.00517/2.00517 sec, 0.98026/0.98026 sec, 0.954522/0.954522 sec, 0.51303/0.51303 sec )
[LOG] Total clause minimization time: 37.2495/35 sec (0.027578/0.027578 sec, 0.021962/0.021962 sec, 0.78902/0.78902 sec, 0.349721/0.349721 sec, 0.551439/0.551439 sec, 0.634052/0.634052 sec, 0.518431/0.518431 sec, 0.547989/0.547989 sec, 1.58502/1.58502 sec, 0.798768/0.798768 sec, 1.29522/1.29522 sec, 0.5071/0.5071 sec, 0.467755/0.467755 sec, 9.29447/9.29447 sec, 7.68914/7.68914 sec, 7.06965/7.06965 sec, 5.10214/5.10214 sec )
[LOG] Total clause size reduction: 135217 --> 1553 (3156 --> 12, 2465 --> 8, 19170 --> 149, 4080 --> 16, 4020 --> 21, 4202 --> 21, 5180 --> 26, 3400 --> 17, 18998 --> 171, 3465 --> 19, 13536 --> 190, 2547 --> 16, 3245 --> 22, 20080 --> 467, 12750 --> 229, 10707 --> 132, 4216 --> 37 )
[LOG] Average clause size reduction: 313.002 --> 3.59491 (450.857 --> 1.71429, 410.833 --> 1.33333, 416.739 --> 3.23913, 370.909 --> 1.45455, 365.455 --> 1.90909, 350.167 --> 1.75, 345.333 --> 1.73333, 309.091 --> 1.54545, 404.213 --> 3.6383, 288.75 --> 1.58333, 365.838 --> 5.13514, 254.7 --> 1.6, 270.417 --> 1.83333, 247.901 --> 5.76543, 245.192 --> 4.40385, 243.341 --> 3, 234.222 --> 2.05556 )
[LOG] Overall execution time: 44.8326 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 45.34 sec (Real time) / 44.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.09 sec (Real time) / 18.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2043 13 43 1 1970
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 86.0834 sec CPU time.
[LOG] Relation determinization time: 87 sec real time.
[LOG] Final circuit size: 2010 new AND gates.
[LOG] Size before ABC: 2365 AND gates.
[LOG] Size after ABC: 2010 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 84.0248/84 sec (0.03946/0 sec, 0.049478/0 sec, 0.775361/1 sec, 0.605458/0 sec, 0.939107/1 sec, 1.35581/2 sec, 0.433601/0 sec, 0.837783/1 sec, 2.31522/2 sec, 0.824825/1 sec, 4.586/5 sec, 0.721173/0 sec, 0.798727/1 sec, 0.737259/1 sec, 16.221/16 sec, 20.9521/21 sec, 12.1576/12 sec, 19.6748/20 sec )
[LOG] Nr of iterations: 506 (4, 4, 28, 9, 7, 13, 16, 13, 48, 7, 50, 11, 7, 3, 133, 102, 32, 19 )
[LOG] Total clause computation time: 11.7129/11 sec (0.006198/0.006198 sec, 0.005793/0.005793 sec, 0.120663/0.120663 sec, 0.269484/0.269484 sec, 0.014123/0.014123 sec, 0.031937/0.031937 sec, 0.021968/0.021968 sec, 0.016499/0.016499 sec, 0.486578/0.486578 sec, 0.019796/0.019796 sec, 0.754333/0.754333 sec, 0.016802/0.016802 sec, 0.008739/0.008739 sec, 0.003855/0.003855 sec, 1.43209/1.43209 sec, 5.27057/5.27057 sec, 0.677524/0.677524 sec, 2.55597/2.55597 sec )
[LOG] Total clause minimization time: 71.8702/73 sec (0.01456/0.01456 sec, 0.023462/0.023462 sec, 0.634524/0.634524 sec, 0.313779/0.313779 sec, 0.903874/0.903874 sec, 1.30409/1.30409 sec, 0.38977/0.38977 sec, 0.79546/0.79546 sec, 1.80431/1.80431 sec, 0.780181/0.780181 sec, 3.80502/3.80502 sec, 0.679492/0.679492 sec, 0.767585/0.767585 sec, 0.708472/0.708472 sec, 14.7596/14.7596 sec, 15.6508/15.6508 sec, 11.4499/11.4499 sec, 17.0853/17.0853 sec )
[LOG] Total clause size reduction: 159347 --> 2087 (1683 --> 3, 1572 --> 9, 12285 --> 77, 3520 --> 15, 2556 --> 10, 4884 --> 21, 6030 --> 27, 4620 --> 23, 19881 --> 196, 2082 --> 12, 19943 --> 225, 3240 --> 18, 1920 --> 8, 618 --> 3, 34980 --> 732, 26664 --> 583, 8153 --> 78, 4716 --> 47 )
[LOG] Average clause size reduction: 314.915 --> 4.12451 (420.75 --> 0.75, 393 --> 2.25, 438.75 --> 2.75, 391.111 --> 1.66667, 365.143 --> 1.42857, 375.692 --> 1.61538, 376.875 --> 1.6875, 355.385 --> 1.76923, 414.188 --> 4.08333, 297.429 --> 1.71429, 398.86 --> 4.5, 294.545 --> 1.63636, 274.286 --> 1.14286, 206 --> 1, 263.008 --> 5.50376, 261.412 --> 5.71569, 254.781 --> 2.4375, 248.211 --> 2.47368 )
[LOG] Overall execution time: 86.0974 sec CPU time.
[LOG] Overall execution time: 87 sec real time.
Synthesis time: 86.80 sec (Real time) / 86.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.06 sec (Real time) / 1.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.75 sec (Real time) / 40.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2581 14 45 1 2504
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 75.2045 sec CPU time.
[LOG] Relation determinization time: 75 sec real time.
[LOG] Final circuit size: 1283 new AND gates.
[LOG] Size before ABC: 1447 AND gates.
[LOG] Size after ABC: 1281 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 72.4913/73 sec (4.7181/5 sec, 3.76107/4 sec, 0.035199/0 sec, 1.83768/2 sec, 3.49416/3 sec, 0.987845/1 sec, 3.37443/3 sec, 1.11739/2 sec, 1.0754/1 sec, 1.54199/1 sec, 1.22226/1 sec, 3.47178/4 sec, 0.642719/1 sec, 1.89058/1 sec, 2.22654/3 sec, 1.46827/1 sec, 3.70442/4 sec, 19.0867/19 sec, 16.8348/17 sec )
[LOG] Nr of iterations: 362 (7, 2, 2, 32, 38, 10, 11, 15, 15, 22, 19, 19, 10, 19, 11, 10, 58, 38, 24 )
[LOG] Total clause computation time: 16.7924/16 sec (0.732938/0.732938 sec, 3.70974/3.70974 sec, 0.001987/0.001987 sec, 0.587518/0.587518 sec, 0.930542/0.930542 sec, 0.086764/0.086764 sec, 0.763931/0.763931 sec, 0.02647/0.02647 sec, 0.024481/0.024481 sec, 0.409851/0.409851 sec, 0.072764/0.072764 sec, 0.047366/0.047366 sec, 0.200819/0.200819 sec, 0.144641/0.144641 sec, 0.169602/0.169602 sec, 0.406214/0.406214 sec, 0.678524/0.678524 sec, 3.34626/3.34626 sec, 4.45203/4.45203 sec )
[LOG] Total clause minimization time: 55.1474/56 sec (3.96272/3.96272 sec, 0.022415/0.022415 sec, 0.009378/0.009378 sec, 1.22194/1.22194 sec, 2.53441/2.53441 sec, 0.874142/0.874142 sec, 2.58146/2.58146 sec, 1.06056/1.06056 sec, 1.02863/1.02863 sec, 1.10347/1.10347 sec, 1.12019/1.12019 sec, 3.39412/3.39412 sec, 0.411794/0.411794 sec, 1.7159/1.7159 sec, 2.02378/2.02378 sec, 1.0308/1.0308 sec, 2.99377/2.99377 sec, 15.7071/15.7071 sec, 12.3508/12.3508 sec )
[LOG] Total clause size reduction: 127897 --> 1170 (3204 --> 12, 533 --> 2, 602 --> 1, 17422 --> 119, 20091 --> 244, 3789 --> 17, 4100 --> 18, 5544 --> 20, 5334 --> 25, 7707 --> 60, 6336 --> 43, 6102 --> 31, 2916 --> 20, 5544 --> 54, 3140 --> 22, 2745 --> 21, 16131 --> 226, 10286 --> 159, 6371 --> 76 )
[LOG] Average clause size reduction: 353.307 --> 3.23204 (457.714 --> 1.71429, 266.5 --> 1, 301 --> 0.5, 544.438 --> 3.71875, 528.711 --> 6.42105, 378.9 --> 1.7, 372.727 --> 1.63636, 369.6 --> 1.33333, 355.6 --> 1.66667, 350.318 --> 2.72727, 333.474 --> 2.26316, 321.158 --> 1.63158, 291.6 --> 2, 291.789 --> 2.84211, 285.455 --> 2, 274.5 --> 2.1, 278.121 --> 3.89655, 270.684 --> 4.18421, 265.458 --> 3.16667 )
[LOG] Overall execution time: 75.2206 sec CPU time.
[LOG] Overall execution time: 75 sec real time.
Synthesis time: 75.78 sec (Real time) / 75.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.80 sec (Real time) / 12.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1893 15 47 1 1814
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 39.7523 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 1498 new AND gates.
[LOG] Size before ABC: 1749 AND gates.
[LOG] Size after ABC: 1498 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 37.614/38 sec (1.74356/2 sec, 1.61878/1 sec, 0.033048/0 sec, 1.06781/1 sec, 1.10418/1 sec, 0.821469/1 sec, 0.595227/1 sec, 0.454135/0 sec, 0.86027/1 sec, 0.924979/1 sec, 0.470317/1 sec, 0.605605/0 sec, 0.597439/1 sec, 0.800761/1 sec, 0.672733/0 sec, 0.923064/1 sec, 1.53307/2 sec, 1.94282/2 sec, 9.44444/9 sec, 11.4003/12 sec )
[LOG] Nr of iterations: 442 (5, 9, 3, 46, 20, 8, 10, 12, 15, 11, 6, 13, 14, 11, 18, 13, 115, 49, 23, 41 )
[LOG] Total clause computation time: 10.8612/13 sec (1.70381/1.70381 sec, 1.55831/1.55831 sec, 0.002066/0.002066 sec, 0.221123/0.221123 sec, 0.255617/0.255617 sec, 0.371642/0.371642 sec, 0.1536/0.1536 sec, 0.036438/0.036438 sec, 0.019492/0.019492 sec, 0.387689/0.387689 sec, 0.03981/0.03981 sec, 0.169215/0.169215 sec, 0.175411/0.175411 sec, 0.128185/0.128185 sec, 0.228861/0.228861 sec, 0.203692/0.203692 sec, 0.387877/0.387877 sec, 0.214512/0.214512 sec, 1.73777/1.73777 sec, 2.86605/2.86605 sec )
[LOG] Total clause minimization time: 26.2952/25 sec (0.022271/0.022271 sec, 0.038409/0.038409 sec, 0.010708/0.010708 sec, 0.826154/0.826154 sec, 0.826425/0.826425 sec, 0.42739/0.42739 sec, 0.419113/0.419113 sec, 0.395143/0.395143 sec, 0.81873/0.81873 sec, 0.514319/0.514319 sec, 0.407366/0.407366 sec, 0.412664/0.412664 sec, 0.398545/0.398545 sec, 0.650273/0.650273 sec, 0.422062/0.422062 sec, 0.697705/0.697705 sec, 1.1198/1.1198 sec, 1.70314/1.70314 sec, 7.67967/7.67967 sec, 8.50532/8.50532 sec )
[LOG] Total clause size reduction: 158931 --> 1456 (2248 --> 8, 4488 --> 22, 1272 --> 4, 26775 --> 187, 11020 --> 54, 3143 --> 10, 3924 --> 15, 4752 --> 20, 5964 --> 25, 4020 --> 24, 1985 --> 9, 4512 --> 36, 4680 --> 24, 3480 --> 29, 5644 --> 42, 3816 --> 25, 34998 --> 506, 14208 --> 180, 6402 --> 96, 11600 --> 140 )
[LOG] Average clause size reduction: 359.572 --> 3.29412 (449.6 --> 1.6, 498.667 --> 2.44444, 424 --> 1.33333, 582.065 --> 4.06522, 551 --> 2.7, 392.875 --> 1.25, 392.4 --> 1.5, 396 --> 1.66667, 397.6 --> 1.66667, 365.455 --> 2.18182, 330.833 --> 1.5, 347.077 --> 2.76923, 334.286 --> 1.71429, 316.364 --> 2.63636, 313.556 --> 2.33333, 293.538 --> 1.92308, 304.33 --> 4.4, 289.959 --> 3.67347, 278.348 --> 4.17391, 282.927 --> 3.41463 )
[LOG] Overall execution time: 39.7666 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.26 sec (Real time) / 39.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.25 sec (Real time) / 27.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2144 16 49 1 2059
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 77.8369 sec CPU time.
[LOG] Relation determinization time: 78 sec real time.
[LOG] Final circuit size: 2275 new AND gates.
[LOG] Size before ABC: 2621 AND gates.
[LOG] Size after ABC: 2275 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 74.5631/75 sec (2.79734/3 sec, 4.48555/4 sec, 0.068991/0 sec, 2.40566/3 sec, 4.28562/4 sec, 0.546712/1 sec, 0.704537/0 sec, 0.615432/1 sec, 1.21075/1 sec, 0.888491/1 sec, 1.80403/2 sec, 0.826465/1 sec, 1.45686/1 sec, 1.02682/1 sec, 1.89056/2 sec, 2.68717/3 sec, 4.73622/5 sec, 2.39938/2 sec, 2.6117/3 sec, 18.5519/18 sec, 18.5629/19 sec )
[LOG] Nr of iterations: 607 (9, 5, 9, 54, 45, 9, 13, 8, 19, 19, 14, 13, 14, 14, 19, 20, 183, 55, 39, 27, 19 )
[LOG] Total clause computation time: 17.2122/17 sec (1.15356/1.15356 sec, 4.39734/4.39734 sec, 0.009297/0.009297 sec, 0.685263/0.685263 sec, 0.779824/0.779824 sec, 0.064463/0.064463 sec, 0.032056/0.032056 sec, 0.01247/0.01247 sec, 0.048976/0.048976 sec, 0.084855/0.084855 sec, 0.539841/0.539841 sec, 0.153125/0.153125 sec, 0.218443/0.218443 sec, 0.429298/0.429298 sec, 0.228258/0.228258 sec, 0.265441/0.265441 sec, 1.17058/1.17058 sec, 0.285185/0.285185 sec, 0.328412/0.328412 sec, 3.85728/3.85728 sec, 2.4682/2.4682 sec )
[LOG] Total clause minimization time: 56.6369/56 sec (1.61885/1.61885 sec, 0.054782/0.054782 sec, 0.03537/0.03537 sec, 1.69037/1.69037 sec, 3.47358/3.47358 sec, 0.448185/0.448185 sec, 0.640091/0.640091 sec, 0.568665/0.568665 sec, 1.12697/1.12697 sec, 0.769632/0.769632 sec, 1.23317/1.23317 sec, 0.640651/0.640651 sec, 1.20354/1.20354 sec, 0.562539/0.562539 sec, 1.6269/1.6269 sec, 2.38589/2.38589 sec, 3.52669/3.52669 sec, 2.07537/2.07537 sec, 2.24347/2.24347 sec, 14.6554/14.6554 sec, 16.0568/16.0568 sec )
[LOG] Total clause size reduction: 235054 --> 2295 (4808 --> 20, 2400 --> 8, 5448 --> 15, 33337 --> 217, 27060 --> 263, 3784 --> 12, 5532 --> 19, 3129 --> 10, 7776 --> 36, 7524 --> 39, 5239 --> 26, 4680 --> 27, 4849 --> 34, 4693 --> 35, 6210 --> 47, 6479 --> 41, 60242 --> 983, 17010 --> 172, 11628 --> 137, 7826 --> 103, 5400 --> 51 )
[LOG] Average clause size reduction: 387.239 --> 3.78089 (534.222 --> 2.22222, 480 --> 1.6, 605.333 --> 1.66667, 617.352 --> 4.01852, 601.333 --> 5.84444, 420.444 --> 1.33333, 425.538 --> 1.46154, 391.125 --> 1.25, 409.263 --> 1.89474, 396 --> 2.05263, 374.214 --> 1.85714, 360 --> 2.07692, 346.357 --> 2.42857, 335.214 --> 2.5, 326.842 --> 2.47368, 323.95 --> 2.05, 329.191 --> 5.37158, 309.273 --> 3.12727, 298.154 --> 3.51282, 289.852 --> 3.81481, 284.211 --> 2.68421 )
[LOG] Overall execution time: 77.8556 sec CPU time.
[LOG] Overall execution time: 79 sec real time.
Synthesis time: 78.55 sec (Real time) / 78.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.06 sec (Real time) / 1.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.26 sec (Real time) / 36.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2966 17 51 1 2877
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 93.7041 sec CPU time.
[LOG] Relation determinization time: 94 sec real time.
[LOG] Final circuit size: 2241 new AND gates.
[LOG] Size before ABC: 2618 AND gates.
[LOG] Size after ABC: 2240 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 89.7072/90 sec (3.95855/4 sec, 0.092813/0 sec, 0.053237/0 sec, 3.56692/3 sec, 4.9082/5 sec, 1.47267/2 sec, 0.641249/1 sec, 1.10621/1 sec, 0.990461/1 sec, 2.79424/2 sec, 1.51818/2 sec, 2.28852/2 sec, 1.2987/2 sec, 2.31907/2 sec, 1.5864/2 sec, 2.18006/2 sec, 7.59203/7 sec, 3.60196/4 sec, 3.34307/3 sec, 3.11348/3 sec, 16.9897/17 sec, 24.2915/25 sec )
[LOG] Nr of iterations: 618 (12, 6, 2, 51, 40, 12, 7, 11, 9, 13, 15, 17, 10, 20, 19, 17, 163, 36, 41, 21, 59, 37 )
[LOG] Total clause computation time: 14.5104/15 sec (0.029799/0.029799 sec, 0.022667/0.022667 sec, 0.002288/0.002288 sec, 0.721432/0.721432 sec, 0.849126/0.849126 sec, 0.02141/0.02141 sec, 0.018053/0.018053 sec, 0.021345/0.021345 sec, 0.032134/0.032134 sec, 0.630042/0.630042 sec, 0.242721/0.242721 sec, 0.718152/0.718152 sec, 0.306086/0.306086 sec, 1.01085/1.01085 sec, 0.547631/0.547631 sec, 0.326728/0.326728 sec, 1.96686/1.96686 sec, 0.572511/0.572511 sec, 0.27853/0.27853 sec, 0.561164/0.561164 sec, 1.55101/1.55101 sec, 4.07989/4.07989 sec )
[LOG] Total clause minimization time: 74.361/73 sec (3.89951/3.89951 sec, 0.033941/0.033941 sec, 0.023201/0.023201 sec, 2.81143/2.81143 sec, 4.02347/4.02347 sec, 1.41288/1.41288 sec, 0.585637/0.585637 sec, 1.0475/1.0475 sec, 0.918478/0.918478 sec, 2.12548/2.12548 sec, 1.23983/1.23983 sec, 1.53445/1.53445 sec, 0.957027/0.957027 sec, 1.27035/1.27035 sec, 1.00249/1.00249 sec, 1.8146/1.8146 sec, 5.58071/5.58071 sec, 2.98843/2.98843 sec, 3.02117/3.02117 sec, 2.51133/2.51133 sec, 15.3936/15.3936 sec, 20.1655/20.1655 sec )
[LOG] Total clause size reduction: 251629 --> 2284 (6996 --> 34, 3175 --> 10, 722 --> 1, 33800 --> 188, 25701 --> 194, 5610 --> 19, 3054 --> 8, 4840 --> 17, 3744 --> 12, 5448 --> 36, 6146 --> 27, 6832 --> 32, 3762 --> 19, 7543 --> 60, 7164 --> 45, 6000 --> 39, 58968 --> 912, 12180 --> 105, 13400 --> 124, 6500 --> 64, 18560 --> 227, 11484 --> 111 )
[LOG] Average clause size reduction: 407.167 --> 3.69579 (583 --> 2.83333, 529.167 --> 1.66667, 361 --> 0.5, 662.745 --> 3.68627, 642.525 --> 4.85, 467.5 --> 1.58333, 436.286 --> 1.14286, 440 --> 1.54545, 416 --> 1.33333, 419.077 --> 2.76923, 409.733 --> 1.8, 401.882 --> 1.88235, 376.2 --> 1.9, 377.15 --> 3, 377.053 --> 2.36842, 352.941 --> 2.29412, 361.767 --> 5.59509, 338.333 --> 2.91667, 326.829 --> 3.02439, 309.524 --> 3.04762, 314.576 --> 3.84746, 310.378 --> 3 )
[LOG] Overall execution time: 93.7259 sec CPU time.
[LOG] Overall execution time: 94 sec real time.
Synthesis time: 94.48 sec (Real time) / 93.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.13 sec (Real time) / 1.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 43.39 sec (Real time) / 43.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2972 18 53 1 2880
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 98.1996 sec CPU time.
[LOG] Relation determinization time: 99 sec real time.
[LOG] Final circuit size: 2635 new AND gates.
[LOG] Size before ABC: 3095 AND gates.
[LOG] Size after ABC: 2635 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 93.8158/94 sec (0.158707/0 sec, 0.631792/1 sec, 0.064355/0 sec, 3.36488/4 sec, 5.61898/5 sec, 1.10688/1 sec, 1.44982/2 sec, 1.39236/1 sec, 1.94628/2 sec, 1.37654/1 sec, 1.12344/2 sec, 1.29761/1 sec, 2.32908/2 sec, 1.56024/2 sec, 1.53321/1 sec, 2.26273/3 sec, 5.32392/5 sec, 4.39339/4 sec, 3.81298/4 sec, 3.36759/4 sec, 4.52742/4 sec, 11.5332/12 sec, 33.6404/33 sec )
[LOG] Nr of iterations: 677 (11, 12, 6, 53, 23, 8, 7, 13, 18, 11, 6, 16, 17, 11, 13, 8, 110, 49, 53, 19, 17, 143, 53 )
[LOG] Total clause computation time: 19.5023/21 sec (0.045195/0.045195 sec, 0.046198/0.046198 sec, 0.007173/0.007173 sec, 0.813499/0.813499 sec, 1.17696/1.17696 sec, 0.158917/0.158917 sec, 0.138222/0.138222 sec, 0.229081/0.229081 sec, 0.036372/0.036372 sec, 0.26899/0.26899 sec, 0.167743/0.167743 sec, 0.209793/0.209793 sec, 0.201734/0.201734 sec, 0.259295/0.259295 sec, 0.380119/0.380119 sec, 0.351561/0.351561 sec, 1.42471/1.42471 sec, 0.268225/0.268225 sec, 0.337987/0.337987 sec, 0.540129/0.540129 sec, 0.507721/0.507721 sec, 2.07465/2.07465 sec, 9.858/9.858 sec )
[LOG] Total clause minimization time: 73.3935/73 sec (0.085259/0.085259 sec, 0.552849/0.552849 sec, 0.022266/0.022266 sec, 2.51627/2.51627 sec, 4.40443/4.40443 sec, 0.906876/0.906876 sec, 1.27375/1.27375 sec, 1.12217/1.12217 sec, 1.86867/1.86867 sec, 1.07107/1.07107 sec, 0.919568/0.919568 sec, 1.04857/1.04857 sec, 2.087/2.087 sec, 1.25981/1.25981 sec, 1.11346/1.11346 sec, 1.86988/1.86988 sec, 3.85703/3.85703 sec, 4.08162/4.08162 sec, 3.4336/3.4336 sec, 2.78571/2.78571 sec, 3.97722/3.97722 sec, 9.40809/9.40809 sec, 23.7283/23.7283 sec )
[LOG] Total clause size reduction: 280280 --> 2749 (6800 --> 25, 7469 --> 31, 3370 --> 9, 34060 --> 222, 13926 --> 71, 3787 --> 10, 3228 --> 10, 6432 --> 22, 8806 --> 28, 4850 --> 19, 2350 --> 9, 7005 --> 34, 7168 --> 41, 4250 --> 39, 5016 --> 25, 2765 --> 15, 44254 --> 616, 18528 --> 143, 19396 --> 148, 6282 --> 56, 5600 --> 59, 47570 --> 922, 17368 --> 195 )
[LOG] Average clause size reduction: 414.003 --> 4.06056 (618.182 --> 2.27273, 622.417 --> 2.58333, 561.667 --> 1.5, 642.642 --> 4.18868, 605.478 --> 3.08696, 473.375 --> 1.25, 461.143 --> 1.42857, 494.769 --> 1.69231, 489.222 --> 1.55556, 440.909 --> 1.72727, 391.667 --> 1.5, 437.812 --> 2.125, 421.647 --> 2.41176, 386.364 --> 3.54545, 385.846 --> 1.92308, 345.625 --> 1.875, 402.309 --> 5.6, 378.122 --> 2.91837, 365.962 --> 2.79245, 330.632 --> 2.94737, 329.412 --> 3.47059, 332.657 --> 6.44755, 327.698 --> 3.67925 )
[LOG] Overall execution time: 98.2225 sec CPU time.
[LOG] Overall execution time: 99 sec real time.
Synthesis time: 99.08 sec (Real time) / 98.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.50 sec (Real time) / 1.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 101.34 sec (Real time) / 100.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 3417 19 55 1 3320
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 81.5364 sec CPU time.
[LOG] Relation determinization time: 82 sec real time.
[LOG] Final circuit size: 1996 new AND gates.
[LOG] Size before ABC: 2267 AND gates.
[LOG] Size after ABC: 1996 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 76.2303/77 sec (9.86759/10 sec, 6.85396/7 sec, 0.1101/0 sec, 2.59436/3 sec, 5.57906/5 sec, 1.04268/1 sec, 0.439813/1 sec, 0.696737/0 sec, 0.523517/1 sec, 1.32367/1 sec, 0.721365/1 sec, 0.699657/1 sec, 0.839563/1 sec, 1.22716/1 sec, 1.75601/2 sec, 1.88265/2 sec, 2.48904/2 sec, 3.24201/3 sec, 4.91235/5 sec, 3.42891/4 sec, 3.21721/3 sec, 3.20835/3 sec, 11.8794/12 sec, 7.69513/8 sec )
[LOG] Nr of iterations: 528 (14, 5, 7, 42, 49, 9, 10, 10, 9, 13, 11, 7, 11, 16, 9, 13, 64, 13, 40, 16, 16, 10, 83, 51 )
[LOG] Total clause computation time: 12.9643/10 sec (0.609979/0.609979 sec, 0.012693/0.012693 sec, 0.012328/0.012328 sec, 0.97869/0.97869 sec, 2.00151/2.00151 sec, 0.017342/0.017342 sec, 0.037476/0.037476 sec, 0.062656/0.062656 sec, 0.019188/0.019188 sec, 0.162289/0.162289 sec, 0.128128/0.128128 sec, 0.185285/0.185285 sec, 0.210946/0.210946 sec, 0.201501/0.201501 sec, 0.466314/0.466314 sec, 0.428997/0.428997 sec, 0.672836/0.672836 sec, 0.429724/0.429724 sec, 0.25335/0.25335 sec, 0.321807/0.321807 sec, 0.444745/0.444745 sec, 0.321595/0.321595 sec, 3.55443/3.55443 sec, 1.43048/1.43048 sec )
[LOG] Total clause minimization time: 62.1763/66 sec (9.2237/9.2237 sec, 6.7953/6.7953 sec, 0.061261/0.061261 sec, 1.58139/1.58139 sec, 3.53285/3.53285 sec, 0.984218/0.984218 sec, 0.359147/0.359147 sec, 0.59079/0.59079 sec, 0.458117/0.458117 sec, 1.11477/1.11477 sec, 0.548041/0.548041 sec, 0.467991/0.467991 sec, 0.582975/0.582975 sec, 0.976004/0.976004 sec, 1.24004/1.24004 sec, 1.40632/1.40632 sec, 1.7702/1.7702 sec, 2.7657/2.7657 sec, 4.61221/4.61221 sec, 3.05792/3.05792 sec, 2.72153/2.72153 sec, 2.83678/2.83678 sec, 8.27527/8.27527 sec, 6.21379/6.21379 sec )
[LOG] Total clause size reduction: 253837 --> 1883 (9451 --> 34, 2904 --> 6, 4950 --> 12, 31611 --> 163, 36192 --> 264, 4696 --> 11, 5175 --> 12, 5040 --> 13, 4360 --> 12, 6480 --> 20, 5150 --> 18, 3036 --> 11, 4990 --> 16, 7275 --> 31, 3672 --> 20, 5364 --> 39, 29862 --> 382, 5040 --> 31, 16185 --> 129, 6000 --> 41, 5790 --> 38, 3276 --> 18, 29438 --> 396, 17900 --> 166 )
[LOG] Average clause size reduction: 480.752 --> 3.56629 (675.071 --> 2.42857, 580.8 --> 1.2, 707.143 --> 1.71429, 752.643 --> 3.88095, 738.612 --> 5.38776, 521.778 --> 1.22222, 517.5 --> 1.2, 504 --> 1.3, 484.444 --> 1.33333, 498.462 --> 1.53846, 468.182 --> 1.63636, 433.714 --> 1.57143, 453.636 --> 1.45455, 454.688 --> 1.9375, 408 --> 2.22222, 412.615 --> 3, 466.594 --> 5.96875, 387.692 --> 2.38462, 404.625 --> 3.225, 375 --> 2.5625, 361.875 --> 2.375, 327.6 --> 1.8, 354.675 --> 4.77108, 350.98 --> 3.2549 )
[LOG] Overall execution time: 81.5632 sec CPU time.
[LOG] Overall execution time: 82 sec real time.
Synthesis time: 82.27 sec (Real time) / 81.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.08 sec (Real time) / 1.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 53.49 sec (Real time) / 53.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2831 20 58 1 2729
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.060262 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 172 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 171 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046764/0 sec (0.010696/0 sec, 0.010326/0 sec, 0.005795/0 sec, 0.008334/0 sec, 0.008106/0 sec, 0.003507/0 sec )
[LOG] Nr of iterations: 57 (18, 19, 3, 2, 8, 7 )
[LOG] Total clause computation time: 0.012721/0 sec (0.002751/0.002751 sec, 0.002686/0.002686 sec, 0.001674/0.001674 sec, 0.001794/0.001794 sec, 0.003053/0.003053 sec, 0.000763/0.000763 sec )
[LOG] Total clause minimization time: 0.028396/0 sec (0.006927/0.006927 sec, 0.006694/0.006694 sec, 0.003209/0.003209 sec, 0.005652/0.005652 sec, 0.004127/0.004127 sec, 0.001787/0.001787 sec )
[LOG] Total clause size reduction: 6451 --> 131 (2312 --> 51, 2304 --> 49, 222 --> 4, 125 --> 0, 756 --> 16, 732 --> 11 )
[LOG] Average clause size reduction: 113.175 --> 2.29825 (128.444 --> 2.83333, 121.263 --> 2.57895, 74 --> 1.33333, 62.5 --> 0, 94.5 --> 2, 104.571 --> 1.57143 )
[LOG] Overall execution time: 0.062124 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 346 5 23 1 313
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.133437 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 273 new AND gates.
[LOG] Size before ABC: 322 AND gates.
[LOG] Size after ABC: 273 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.108564/0 sec (0.019118/0 sec, 0.02017/0 sec, 0.007882/0 sec, 0.010384/0 sec, 0.006631/0 sec, 0.040822/0 sec, 0.003557/0 sec )
[LOG] Nr of iterations: 94 (19, 22, 5, 5, 6, 32, 5 )
[LOG] Total clause computation time: 0.026969/0 sec (0.004709/0.004709 sec, 0.004319/0.004319 sec, 0.003061/0.003061 sec, 0.001488/0.001488 sec, 0.001279/0.001279 sec, 0.011478/0.011478 sec, 0.000635/0.000635 sec )
[LOG] Total clause minimization time: 0.072378/0 sec (0.012968/0.012968 sec, 0.014573/0.014573 sec, 0.003571/0.003571 sec, 0.007633/0.007633 sec, 0.004129/0.004129 sec, 0.027929/0.027929 sec, 0.001575/0.001575 sec )
[LOG] Total clause size reduction: 12753 --> 237 (3114 --> 58, 3465 --> 63, 576 --> 7, 528 --> 6, 645 --> 6, 3937 --> 89, 488 --> 8 )
[LOG] Average clause size reduction: 135.67 --> 2.52128 (163.895 --> 3.05263, 157.5 --> 2.86364, 115.2 --> 1.4, 105.6 --> 1.2, 107.5 --> 1, 123.031 --> 2.78125, 97.6 --> 1.6 )
[LOG] Overall execution time: 0.135701 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.79 sec (Real time) / 0.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 486 6 26 1 447
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.410625 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 378 new AND gates.
[LOG] Size before ABC: 443 AND gates.
[LOG] Size after ABC: 377 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.358371/0 sec (0.029915/0 sec, 0.040969/0 sec, 0.02129/0 sec, 0.013838/0 sec, 0.034486/0 sec, 0.021514/0 sec, 0.116228/0 sec, 0.074397/0 sec, 0.005734/0 sec )
[LOG] Nr of iterations: 111 (21, 29, 7, 4, 8, 8, 6, 23, 5 )
[LOG] Total clause computation time: 0.07238/0 sec (0.00649/0.00649 sec, 0.01103/0.01103 sec, 0.004529/0.004529 sec, 0.001275/0.001275 sec, 0.003495/0.003495 sec, 0.00354/0.00354 sec, 0.018817/0.018817 sec, 0.022433/0.022433 sec, 0.000771/0.000771 sec )
[LOG] Total clause minimization time: 0.269347/0 sec (0.021462/0.021462 sec, 0.028148/0.028148 sec, 0.015019/0.015019 sec, 0.010814/0.010814 sec, 0.029255/0.029255 sec, 0.01618/0.01618 sec, 0.095552/0.095552 sec, 0.049897/0.049897 sec, 0.00302/0.00302 sec )
[LOG] Total clause size reduction: 18497 --> 329 (4280 --> 77, 5964 --> 112, 1068 --> 15, 513 --> 5, 1239 --> 19, 1015 --> 18, 720 --> 12, 3146 --> 62, 552 --> 9 )
[LOG] Average clause size reduction: 166.64 --> 2.96396 (203.81 --> 3.66667, 205.655 --> 3.86207, 152.571 --> 2.14286, 128.25 --> 1.25, 154.875 --> 2.375, 126.875 --> 2.25, 120 --> 2, 136.783 --> 2.69565, 110.4 --> 1.8 )
[LOG] Overall execution time: 0.413337 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.17 sec (Real time) / 2.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 631 7 30 1 586
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.539471 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 632 new AND gates.
[LOG] Size before ABC: 714 AND gates.
[LOG] Size after ABC: 631 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.472724/0 sec (0.003684/0 sec, 0.008534/0 sec, 0.045611/0 sec, 0.016682/0 sec, 0.0147/0 sec, 0.013059/0 sec, 0.07345/0 sec, 0.044489/0 sec, 0.129308/0 sec, 0.123207/0 sec )
[LOG] Nr of iterations: 184 (2, 8, 33, 6, 6, 5, 23, 13, 53, 35 )
[LOG] Total clause computation time: 0.09115/0 sec (0.000216/0.000216 sec, 0.001614/0.001614 sec, 0.00931/0.00931 sec, 0.001496/0.001496 sec, 0.001508/0.001508 sec, 0.001102/0.001102 sec, 0.016812/0.016812 sec, 0.014457/0.014457 sec, 0.020799/0.020799 sec, 0.023836/0.023836 sec )
[LOG] Total clause minimization time: 0.360964/0 sec (0.00145/0.00145 sec, 0.00521/0.00521 sec, 0.034367/0.034367 sec, 0.013326/0.013326 sec, 0.011317/0.011317 sec, 0.010119/0.010119 sec, 0.054585/0.054585 sec, 0.027858/0.027858 sec, 0.106029/0.106029 sec, 0.096703/0.096703 sec )
[LOG] Total clause size reduction: 32477 --> 594 (286 --> 1, 1911 --> 15, 7136 --> 111, 1060 --> 7, 990 --> 12, 752 --> 6, 4510 --> 104, 2364 --> 50, 8164 --> 192, 5304 --> 96 )
[LOG] Average clause size reduction: 176.505 --> 3.22826 (143 --> 0.5, 238.875 --> 1.875, 216.242 --> 3.36364, 176.667 --> 1.16667, 165 --> 2, 150.4 --> 1.2, 196.087 --> 4.52174, 181.846 --> 3.84615, 154.038 --> 3.62264, 151.543 --> 2.74286 )
[LOG] Overall execution time: 0.542496 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.50 sec (Real time) / 3.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 927 8 33 1 877
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 1.60617 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 942 new AND gates.
[LOG] Size before ABC: 1120 AND gates.
[LOG] Size after ABC: 941 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.49787/2 sec (0.005563/0 sec, 0.008642/0 sec, 0.051276/0 sec, 0.020274/0 sec, 0.017819/0 sec, 0.017949/0 sec, 0.029441/0 sec, 0.107541/0 sec, 0.125786/0 sec, 0.385746/1 sec, 0.42038/0 sec, 0.307452/1 sec )
[LOG] Nr of iterations: 254 (3, 5, 33, 7, 10, 5, 7, 27, 35, 76, 33, 13 )
[LOG] Total clause computation time: 0.201294/0 sec (0.000512/0.000512 sec, 0.00107/0.00107 sec, 0.013593/0.013593 sec, 0.002334/0.002334 sec, 0.002492/0.002492 sec, 0.001546/0.001546 sec, 0.001996/0.001996 sec, 0.027015/0.027015 sec, 0.031164/0.031164 sec, 0.060617/0.060617 sec, 0.03452/0.03452 sec, 0.024435/0.024435 sec )
[LOG] Total clause minimization time: 1.26327/2 sec (0.002445/0.002445 sec, 0.005434/0.005434 sec, 0.035336/0.035336 sec, 0.01561/0.01561 sec, 0.012936/0.012936 sec, 0.014069/0.014069 sec, 0.025053/0.025053 sec, 0.077814/0.077814 sec, 0.091631/0.091631 sec, 0.321408/0.321408 sec, 0.382176/0.382176 sec, 0.279356/0.279356 sec )
[LOG] Total clause size reduction: 51072 --> 951 (660 --> 4, 1252 --> 15, 8384 --> 84, 1482 --> 7, 2187 --> 14, 876 --> 7, 1332 --> 10, 6344 --> 100, 8024 --> 173, 12975 --> 425, 5504 --> 82, 2052 --> 30 )
[LOG] Average clause size reduction: 201.071 --> 3.74409 (220 --> 1.33333, 250.4 --> 3, 254.061 --> 2.54545, 211.714 --> 1, 218.7 --> 1.4, 175.2 --> 1.4, 190.286 --> 1.42857, 234.963 --> 3.7037, 229.257 --> 4.94286, 170.724 --> 5.59211, 166.788 --> 2.48485, 157.846 --> 2.30769 )
[LOG] Overall execution time: 1.6098 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.89 sec (Real time) / 1.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.56 sec (Real time) / 5.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1281 9 37 1 1224
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 3.84262 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1847 new AND gates.
[LOG] Size before ABC: 2230 AND gates.
[LOG] Size after ABC: 1847 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.64472/4 sec (0.009752/0 sec, 0.013988/0 sec, 0.103477/0 sec, 0.030302/0 sec, 0.040169/0 sec, 0.038252/0 sec, 0.049361/0 sec, 0.059035/0 sec, 0.166906/0 sec, 0.278127/1 sec, 0.755774/1 sec, 0.990854/1 sec, 1.10872/1 sec )
[LOG] Nr of iterations: 414 (5, 8, 37, 6, 9, 11, 8, 5, 27, 33, 71, 169, 25 )
[LOG] Total clause computation time: 0.646254/3 sec (0.001175/0.001175 sec, 0.001959/0.001959 sec, 0.022572/0.022572 sec, 0.002539/0.002539 sec, 0.00378/0.00378 sec, 0.005625/0.005625 sec, 0.002802/0.002802 sec, 0.002291/0.002291 sec, 0.047341/0.047341 sec, 0.079189/0.079189 sec, 0.103507/0.103507 sec, 0.155478/0.155478 sec, 0.217996/0.217996 sec )
[LOG] Total clause minimization time: 2.94452/1 sec (0.004752/0.004752 sec, 0.008904/0.008904 sec, 0.077495/0.077495 sec, 0.024189/0.024189 sec, 0.032963/0.032963 sec, 0.02922/0.02922 sec, 0.043196/0.043196 sec, 0.053321/0.053321 sec, 0.115768/0.115768 sec, 0.19482/0.19482 sec, 0.647459/0.647459 sec, 0.828125/0.828125 sec, 0.884305/0.884305 sec )
[LOG] Total clause size reduction: 84312 --> 2065 (1500 --> 8, 2478 --> 22, 10260 --> 120, 1375 --> 8, 2096 --> 16, 2600 --> 19, 1799 --> 11, 984 --> 10, 6162 --> 124, 7328 --> 166, 12810 --> 311, 30576 --> 1183, 4344 --> 67 )
[LOG] Average clause size reduction: 203.652 --> 4.98792 (300 --> 1.6, 309.75 --> 2.75, 277.297 --> 3.24324, 229.167 --> 1.33333, 232.889 --> 1.77778, 236.364 --> 1.72727, 224.875 --> 1.375, 196.8 --> 2, 228.222 --> 4.59259, 222.061 --> 5.0303, 180.423 --> 4.38028, 180.923 --> 7, 173.76 --> 2.68 )
[LOG] Overall execution time: 3.84706 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.28 sec (Real time) / 4.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.12 sec (Real time) / 13.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2232 10 40 1 2169
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 3.62899 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1912 new AND gates.
[LOG] Size before ABC: 2357 AND gates.
[LOG] Size after ABC: 1911 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.43321/4 sec (0.008399/0 sec, 0.012397/0 sec, 0.06935/0 sec, 0.042828/0 sec, 0.041771/0 sec, 0.044459/0 sec, 0.060027/0 sec, 0.07428/0 sec, 0.235251/1 sec, 0.059313/0 sec, 0.242565/0 sec, 0.677047/1 sec, 0.888818/1 sec, 0.976701/1 sec )
[LOG] Nr of iterations: 419 (2, 7, 26, 9, 16, 12, 18, 8, 38, 6, 30, 115, 120, 12 )
[LOG] Total clause computation time: 0.633515/0 sec (0.000386/0.000386 sec, 0.001935/0.001935 sec, 0.012718/0.012718 sec, 0.006404/0.006404 sec, 0.005751/0.005751 sec, 0.008928/0.008928 sec, 0.00783/0.00783 sec, 0.003198/0.003198 sec, 0.063874/0.063874 sec, 0.003925/0.003925 sec, 0.086918/0.086918 sec, 0.104684/0.104684 sec, 0.152712/0.152712 sec, 0.174252/0.174252 sec )
[LOG] Total clause minimization time: 2.74165/3 sec (0.004237/0.004237 sec, 0.007343/0.007343 sec, 0.053452/0.053452 sec, 0.033133/0.033133 sec, 0.032704/0.032704 sec, 0.032223/0.032223 sec, 0.048797/0.048797 sec, 0.067697/0.067697 sec, 0.167362/0.167362 sec, 0.051542/0.051542 sec, 0.151407/0.151407 sec, 0.566553/0.566553 sec, 0.729192/0.729192 sec, 0.796008/0.796008 sec )
[LOG] Total clause size reduction: 93566 --> 2194 (416 --> 1, 2346 --> 19, 7825 --> 73, 2440 --> 17, 4485 --> 35, 3036 --> 23, 4471 --> 33, 1743 --> 11, 9546 --> 218, 1105 --> 7, 7250 --> 152, 22914 --> 780, 23800 --> 786, 2189 --> 39 )
[LOG] Average clause size reduction: 223.308 --> 5.23628 (208 --> 0.5, 335.143 --> 2.71429, 300.962 --> 2.80769, 271.111 --> 1.88889, 280.312 --> 2.1875, 253 --> 1.91667, 248.389 --> 1.83333, 217.875 --> 1.375, 251.211 --> 5.73684, 184.167 --> 1.16667, 241.667 --> 5.06667, 199.252 --> 6.78261, 198.333 --> 6.55, 182.417 --> 3.25 )
[LOG] Overall execution time: 3.6337 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.08 sec (Real time) / 3.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.70 sec (Real time) / 10.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 2337 11 43 1 2270
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 3.94916 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1497 new AND gates.
[LOG] Size before ABC: 1793 AND gates.
[LOG] Size after ABC: 1497 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.66641/4 sec (0.009823/0 sec, 0.011896/0 sec, 0.118572/0 sec, 0.087411/0 sec, 0.045411/0 sec, 0.040333/0 sec, 0.077285/0 sec, 0.055304/0 sec, 0.293739/1 sec, 0.080818/0 sec, 0.308408/0 sec, 0.16048/0 sec, 0.537637/1 sec, 0.852149/1 sec, 0.987139/1 sec )
[LOG] Nr of iterations: 425 (4, 5, 51, 6, 11, 8, 7, 9, 34, 5, 37, 11, 90, 91, 56 )
[LOG] Total clause computation time: 0.516803/0 sec (0.00095/0.00095 sec, 0.001742/0.001742 sec, 0.02346/0.02346 sec, 0.003389/0.003389 sec, 0.0061/0.0061 sec, 0.005181/0.005181 sec, 0.004013/0.004013 sec, 0.004259/0.004259 sec, 0.06802/0.06802 sec, 0.002323/0.002323 sec, 0.056649/0.056649 sec, 0.020479/0.020479 sec, 0.081476/0.081476 sec, 0.130179/0.130179 sec, 0.108583/0.108583 sec )
[LOG] Total clause minimization time: 3.07371/4 sec (0.004252/0.004252 sec, 0.00637/0.00637 sec, 0.090872/0.090872 sec, 0.079683/0.079683 sec, 0.034839/0.034839 sec, 0.030891/0.030891 sec, 0.068853/0.068853 sec, 0.046449/0.046449 sec, 0.220718/0.220718 sec, 0.07357/0.07357 sec, 0.246441/0.246441 sec, 0.134684/0.134684 sec, 0.44971/0.44971 sec, 0.715033/0.715033 sec, 0.871343/0.871343 sec )
[LOG] Total clause size reduction: 103563 --> 1606 (1374 --> 5, 1716 --> 6, 17050 --> 164, 1655 --> 8, 3200 --> 17, 2205 --> 11, 1752 --> 10, 2312 --> 13, 10659 --> 180, 1072 --> 7, 9288 --> 182, 2340 --> 18, 18690 --> 425, 18810 --> 392, 11440 --> 168 )
[LOG] Average clause size reduction: 243.678 --> 3.77882 (343.5 --> 1.25, 343.2 --> 1.2, 334.314 --> 3.21569, 275.833 --> 1.33333, 290.909 --> 1.54545, 275.625 --> 1.375, 250.286 --> 1.42857, 256.889 --> 1.44444, 313.5 --> 5.29412, 214.4 --> 1.4, 251.027 --> 4.91892, 212.727 --> 1.63636, 207.667 --> 4.72222, 206.703 --> 4.30769, 204.286 --> 3 )
[LOG] Overall execution time: 3.95445 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.33 sec (Real time) / 4.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.33 sec (Real time) / 13.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1965 12 46 1 1892
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 14.0556 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 2719 new AND gates.
[LOG] Size before ABC: 3294 AND gates.
[LOG] Size after ABC: 2717 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.6071/14 sec (0.012959/0 sec, 0.015523/0 sec, 0.166222/0 sec, 0.075117/0 sec, 0.112686/1 sec, 0.072525/0 sec, 0.069327/0 sec, 0.075736/0 sec, 0.459126/0 sec, 0.13198/0 sec, 0.592423/1 sec, 0.114028/0 sec, 0.16718/0 sec, 3.2839/4 sec, 2.56544/2 sec, 2.59357/3 sec, 3.09935/3 sec )
[LOG] Nr of iterations: 601 (3, 4, 39, 14, 14, 16, 8, 5, 53, 6, 47, 4, 13, 168, 103, 80, 24 )
[LOG] Total clause computation time: 1.27125/3 sec (0.000869/0.000869 sec, 0.001278/0.001278 sec, 0.032604/0.032604 sec, 0.005972/0.005972 sec, 0.014275/0.014275 sec, 0.007353/0.007353 sec, 0.004105/0.004105 sec, 0.003439/0.003439 sec, 0.111487/0.111487 sec, 0.002779/0.002779 sec, 0.137853/0.137853 sec, 0.003806/0.003806 sec, 0.009289/0.009289 sec, 0.375691/0.375691 sec, 0.201217/0.201217 sec, 0.20689/0.20689 sec, 0.152346/0.152346 sec )
[LOG] Total clause minimization time: 12.2075/11 sec (0.00586/0.00586 sec, 0.008781/0.008781 sec, 0.127821/0.127821 sec, 0.063421/0.063421 sec, 0.092459/0.092459 sec, 0.059379/0.059379 sec, 0.059481/0.059481 sec, 0.066447/0.066447 sec, 0.340919/0.340919 sec, 0.12237/0.12237 sec, 0.447199/0.447199 sec, 0.103052/0.103052 sec, 0.150591/0.150591 sec, 2.89692/2.89692 sec, 2.35271/2.35271 sec, 2.37428/2.37428 sec, 2.93582/2.93582 sec )
[LOG] Total clause size reduction: 156796 --> 3081 (1026 --> 3, 1440 --> 9, 14706 --> 107, 4823 --> 20, 4823 --> 43, 5175 --> 30, 2401 --> 13, 1268 --> 6, 18356 --> 334, 1485 --> 8, 13846 --> 297, 810 --> 4, 3120 --> 25, 37742 --> 1397, 22950 --> 444, 17696 --> 290, 5129 --> 51 )
[LOG] Average clause size reduction: 260.892 --> 5.12646 (342 --> 1, 360 --> 2.25, 377.077 --> 2.74359, 344.5 --> 1.42857, 344.5 --> 3.07143, 323.438 --> 1.875, 300.125 --> 1.625, 253.6 --> 1.2, 346.34 --> 6.30189, 247.5 --> 1.33333, 294.596 --> 6.31915, 202.5 --> 1, 240 --> 1.92308, 224.655 --> 8.31548, 222.816 --> 4.31068, 221.2 --> 3.625, 213.708 --> 2.125 )
[LOG] Overall execution time: 14.0627 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.69 sec (Real time) / 14.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.85 sec (Real time) / 33.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 3240 13 50 1 3162
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 7.67825 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1456 new AND gates.
[LOG] Size before ABC: 1679 AND gates.
[LOG] Size after ABC: 1456 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.13267/7 sec (0.150006/0 sec, 0.143107/0 sec, 0.011792/0 sec, 0.267761/1 sec, 0.272276/0 sec, 0.092161/0 sec, 0.118949/0 sec, 0.091513/0 sec, 0.274828/1 sec, 0.195068/0 sec, 0.125638/0 sec, 0.175321/0 sec, 0.224345/0 sec, 0.235274/0 sec, 0.259192/1 sec, 0.846181/1 sec, 2.00891/2 sec, 1.64035/1 sec )
[LOG] Nr of iterations: 380 (6, 10, 4, 36, 37, 9, 7, 15, 10, 13, 13, 13, 19, 13, 13, 80, 44, 38 )
[LOG] Total clause computation time: 1.08464/0 sec (0.005613/0.005613 sec, 0.095581/0.095581 sec, 0.001205/0.001205 sec, 0.077181/0.077181 sec, 0.05716/0.05716 sec, 0.006239/0.006239 sec, 0.009663/0.009663 sec, 0.007976/0.007976 sec, 0.007042/0.007042 sec, 0.020246/0.020246 sec, 0.029488/0.029488 sec, 0.026323/0.026323 sec, 0.04654/0.04654 sec, 0.020035/0.020035 sec, 0.013351/0.013351 sec, 0.246564/0.246564 sec, 0.161/0.161 sec, 0.253428/0.253428 sec )
[LOG] Total clause minimization time: 5.91609/7 sec (0.137726/0.137726 sec, 0.041342/0.041342 sec, 0.00413/0.00413 sec, 0.183721/0.183721 sec, 0.207623/0.207623 sec, 0.078933/0.078933 sec, 0.102182/0.102182 sec, 0.076388/0.076388 sec, 0.260826/0.260826 sec, 0.167544/0.167544 sec, 0.088862/0.088862 sec, 0.141765/0.141765 sec, 0.170343/0.170343 sec, 0.208016/0.208016 sec, 0.238798/0.238798 sec, 0.591146/0.591146 sec, 1.83913/1.83913 sec, 1.37762/1.37762 sec )
[LOG] Total clause size reduction: 116280 --> 1443 (2440 --> 10, 4383 --> 21, 1650 --> 4, 17500 --> 264, 18180 --> 213, 2816 --> 13, 2124 --> 13, 4774 --> 24, 2853 --> 27, 3636 --> 35, 3492 --> 28, 3348 --> 38, 4788 --> 40, 3036 --> 33, 3060 --> 29, 19197 --> 335, 10234 --> 200, 8769 --> 116 )
[LOG] Average clause size reduction: 306 --> 3.79737 (406.667 --> 1.66667, 438.3 --> 2.1, 412.5 --> 1, 486.111 --> 7.33333, 491.351 --> 5.75676, 312.889 --> 1.44444, 303.429 --> 1.85714, 318.267 --> 1.6, 285.3 --> 2.7, 279.692 --> 2.69231, 268.615 --> 2.15385, 257.538 --> 2.92308, 252 --> 2.10526, 233.538 --> 2.53846, 235.385 --> 2.23077, 239.963 --> 4.1875, 232.591 --> 4.54545, 230.763 --> 3.05263 )
[LOG] Overall execution time: 7.68553 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.09 sec (Real time) / 7.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.59 sec (Real time) / 9.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 2016 14 53 1 1931
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 10.481 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1454 new AND gates.
[LOG] Size before ABC: 1703 AND gates.
[LOG] Size after ABC: 1454 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.67954/9 sec (0.404037/0 sec, 0.284036/0 sec, 0.017343/0 sec, 0.399581/1 sec, 0.374215/0 sec, 0.103509/0 sec, 0.147905/0 sec, 0.152919/0 sec, 0.097565/1 sec, 0.132484/0 sec, 0.106214/0 sec, 0.207127/0 sec, 0.197987/0 sec, 0.168278/0 sec, 0.299559/1 sec, 0.160449/0 sec, 0.729561/1 sec, 3.21628/3 sec, 2.48049/2 sec )
[LOG] Nr of iterations: 400 (11, 2, 4, 31, 35, 7, 13, 9, 10, 15, 9, 16, 8, 22, 18, 14, 70, 58, 48 )
[LOG] Total clause computation time: 1.61696/0 sec (0.145786/0.145786 sec, 0.247121/0.247121 sec, 0.001436/0.001436 sec, 0.104332/0.104332 sec, 0.063669/0.063669 sec, 0.003785/0.003785 sec, 0.019865/0.019865 sec, 0.005888/0.005888 sec, 0.005333/0.005333 sec, 0.012342/0.012342 sec, 0.022383/0.022383 sec, 0.011676/0.011676 sec, 0.035017/0.035017 sec, 0.035305/0.035305 sec, 0.046791/0.046791 sec, 0.042069/0.042069 sec, 0.164957/0.164957 sec, 0.411478/0.411478 sec, 0.237732/0.237732 sec )
[LOG] Total clause minimization time: 7.90984/9 sec (0.250627/0.250627 sec, 0.029633/0.029633 sec, 0.00836/0.00836 sec, 0.287687/0.287687 sec, 0.302258/0.302258 sec, 0.092236/0.092236 sec, 0.120518/0.120518 sec, 0.139401/0.139401 sec, 0.084414/0.084414 sec, 0.112276/0.112276 sec, 0.075897/0.075897 sec, 0.187552/0.187552 sec, 0.154971/0.154971 sec, 0.125357/0.125357 sec, 0.24482/0.24482 sec, 0.110748/0.110748 sec, 0.555918/0.555918 sec, 2.7951/2.7951 sec, 2.23208/2.23208 sec )
[LOG] Total clause size reduction: 128642 --> 1455 (5220 --> 27, 521 --> 1, 1770 --> 5, 16320 --> 190, 18224 --> 207, 2304 --> 9, 4632 --> 18, 2960 --> 13, 3231 --> 30, 4690 --> 26, 2664 --> 18, 4665 --> 28, 2093 --> 13, 6216 --> 49, 4811 --> 46, 3562 --> 34, 18078 --> 313, 14649 --> 270, 12032 --> 158 )
[LOG] Average clause size reduction: 321.605 --> 3.6375 (474.545 --> 2.45455, 260.5 --> 0.5, 442.5 --> 1.25, 526.452 --> 6.12903, 520.686 --> 5.91429, 329.143 --> 1.28571, 356.308 --> 1.38462, 328.889 --> 1.44444, 323.1 --> 3, 312.667 --> 1.73333, 296 --> 2, 291.562 --> 1.75, 261.625 --> 1.625, 282.545 --> 2.22727, 267.278 --> 2.55556, 254.429 --> 2.42857, 258.257 --> 4.47143, 252.569 --> 4.65517, 250.667 --> 3.29167 )
[LOG] Overall execution time: 10.4893 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.88 sec (Real time) / 10.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.48 sec (Real time) / 10.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2054 15 56 1 1964
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 13.9657 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 2027 new AND gates.
[LOG] Size before ABC: 2360 AND gates.
[LOG] Size after ABC: 2027 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.2476/14 sec (0.028765/0 sec, 0.227636/1 sec, 0.020077/0 sec, 0.550931/0 sec, 0.421015/1 sec, 0.149086/0 sec, 0.20498/0 sec, 0.186082/0 sec, 0.286392/0 sec, 0.218432/1 sec, 0.144589/0 sec, 0.308536/0 sec, 0.13671/0 sec, 0.534181/1 sec, 0.3013/0 sec, 0.329771/0 sec, 1.42999/2 sec, 0.558335/0 sec, 3.91872/4 sec, 3.29203/4 sec )
[LOG] Nr of iterations: 523 (8, 2, 5, 37, 37, 8, 18, 8, 15, 11, 14, 21, 16, 22, 18, 19, 116, 56, 50, 42 )
[LOG] Total clause computation time: 2.0362/3 sec (0.003198/0.003198 sec, 0.211347/0.211347 sec, 0.002016/0.002016 sec, 0.08647/0.08647 sec, 0.103086/0.103086 sec, 0.010959/0.010959 sec, 0.01024/0.01024 sec, 0.007601/0.007601 sec, 0.016962/0.016962 sec, 0.014061/0.014061 sec, 0.025566/0.025566 sec, 0.042956/0.042956 sec, 0.031461/0.031461 sec, 0.042982/0.042982 sec, 0.029348/0.029348 sec, 0.023902/0.023902 sec, 0.284949/0.284949 sec, 0.071383/0.071383 sec, 0.449961/0.449961 sec, 0.56775/0.56775 sec )
[LOG] Total clause minimization time: 11.0208/11 sec (0.017414/0.017414 sec, 0.00904/0.00904 sec, 0.010115/0.010115 sec, 0.456173/0.456173 sec, 0.308558/0.308558 sec, 0.129744/0.129744 sec, 0.185715/0.185715 sec, 0.169664/0.169664 sec, 0.260106/0.260106 sec, 0.195114/0.195114 sec, 0.110078/0.110078 sec, 0.256572/0.256572 sec, 0.096045/0.096045 sec, 0.481869/0.481869 sec, 0.262849/0.262849 sec, 0.296161/0.296161 sec, 1.13373/1.13373 sec, 0.474813/0.474813 sec, 3.45565/3.45565 sec, 2.71136/2.71136 sec )
[LOG] Total clause size reduction: 173296 --> 2079 (3906 --> 15, 557 --> 1, 2528 --> 7, 20808 --> 304, 20772 --> 235, 2835 --> 12, 6902 --> 32, 2751 --> 12, 5166 --> 21, 3550 --> 18, 4459 --> 30, 6620 --> 56, 4935 --> 41, 6447 --> 44, 4998 --> 39, 5058 --> 46, 32200 --> 572, 14905 --> 181, 13034 --> 243, 10865 --> 170 )
[LOG] Average clause size reduction: 331.35 --> 3.97514 (488.25 --> 1.875, 278.5 --> 0.5, 505.6 --> 1.4, 562.378 --> 8.21622, 561.405 --> 6.35135, 354.375 --> 1.5, 383.444 --> 1.77778, 343.875 --> 1.5, 344.4 --> 1.4, 322.727 --> 1.63636, 318.5 --> 2.14286, 315.238 --> 2.66667, 308.438 --> 2.5625, 293.045 --> 2, 277.667 --> 2.16667, 266.211 --> 2.42105, 277.586 --> 4.93103, 266.161 --> 3.23214, 260.68 --> 4.86, 258.69 --> 4.04762 )
[LOG] Overall execution time: 13.9739 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.48 sec (Real time) / 14.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.26 sec (Real time) / 35.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2669 16 59 1 2574
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 17.3016 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 2518 new AND gates.
[LOG] Size before ABC: 2974 AND gates.
[LOG] Size after ABC: 2518 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.3507/17 sec (0.31958/0 sec, 0.118093/1 sec, 0.021895/0 sec, 0.657102/0 sec, 0.548227/1 sec, 0.155755/0 sec, 0.12646/0 sec, 0.325889/0 sec, 0.424667/1 sec, 0.352148/0 sec, 0.175325/0 sec, 0.304867/1 sec, 0.347418/0 sec, 0.420913/0 sec, 0.360474/1 sec, 0.353202/0 sec, 2.31097/3 sec, 0.492974/0 sec, 0.673236/1 sec, 4.91393/5 sec, 2.9476/3 sec )
[LOG] Nr of iterations: 622 (8, 4, 5, 42, 45, 7, 7, 8, 15, 10, 16, 11, 19, 20, 15, 10, 178, 35, 57, 72, 38 )
[LOG] Total clause computation time: 2.31199/3 sec (0.279421/0.279421 sec, 0.100095/0.100095 sec, 0.002509/0.002509 sec, 0.096906/0.096906 sec, 0.110659/0.110659 sec, 0.006358/0.006358 sec, 0.006168/0.006168 sec, 0.008415/0.008415 sec, 0.065723/0.065723 sec, 0.069302/0.069302 sec, 0.013479/0.013479 sec, 0.010493/0.010493 sec, 0.026805/0.026805 sec, 0.022606/0.022606 sec, 0.030607/0.030607 sec, 0.039011/0.039011 sec, 0.429254/0.429254 sec, 0.055747/0.055747 sec, 0.072891/0.072891 sec, 0.517236/0.517236 sec, 0.348302/0.348302 sec )
[LOG] Total clause minimization time: 13.7996/13 sec (0.030626/0.030626 sec, 0.008679/0.008679 sec, 0.009862/0.009862 sec, 0.550051/0.550051 sec, 0.426327/0.426327 sec, 0.139732/0.139732 sec, 0.110492/0.110492 sec, 0.30752/0.30752 sec, 0.349182/0.349182 sec, 0.272277/0.272277 sec, 0.151515/0.151515 sec, 0.283327/0.283327 sec, 0.309557/0.309557 sec, 0.388067/0.388067 sec, 0.318877/0.318877 sec, 0.303869/0.303869 sec, 1.866/1.866 sec, 0.424588/0.424588 sec, 0.586262/0.586262 sec, 4.38145/4.38145 sec, 2.58129/2.58129 sec )
[LOG] Total clause size reduction: 220769 --> 2684 (4144 --> 21, 1800 --> 6, 2688 --> 9, 25502 --> 269, 27016 --> 348, 2622 --> 9, 2628 --> 12, 2891 --> 12, 5614 --> 26, 3573 --> 15, 5925 --> 29, 3830 --> 25, 6318 --> 39, 6441 --> 47, 4578 --> 36, 2826 --> 22, 55224 --> 962, 10166 --> 121, 16240 --> 164, 20235 --> 373, 10508 --> 139 )
[LOG] Average clause size reduction: 354.934 --> 4.31511 (518 --> 2.625, 450 --> 1.5, 537.6 --> 1.8, 607.19 --> 6.40476, 600.356 --> 7.73333, 374.571 --> 1.28571, 375.429 --> 1.71429, 361.375 --> 1.5, 374.267 --> 1.73333, 357.3 --> 1.5, 370.312 --> 1.8125, 348.182 --> 2.27273, 332.526 --> 2.05263, 322.05 --> 2.35, 305.2 --> 2.4, 282.6 --> 2.2, 310.247 --> 5.40449, 290.457 --> 3.45714, 284.912 --> 2.87719, 281.042 --> 5.18056, 276.526 --> 3.65789 )
[LOG] Overall execution time: 17.3113 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.93 sec (Real time) / 17.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.24 sec (Real time) / 36.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 3200 17 62 1 3100
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 26.7919 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 2838 new AND gates.
[LOG] Size before ABC: 3360 AND gates.
[LOG] Size after ABC: 2838 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.4371/25 sec (0.111406/0 sec, 0.031124/0 sec, 0.035283/0 sec, 1.178/1 sec, 0.854623/1 sec, 0.169277/0 sec, 0.257152/0 sec, 0.339531/1 sec, 0.565889/0 sec, 0.396082/1 sec, 0.237742/0 sec, 0.265336/0 sec, 0.483823/1 sec, 0.610759/0 sec, 0.42382/1 sec, 0.545442/0 sec, 2.81476/3 sec, 0.696918/1 sec, 2.09186/2 sec, 0.985817/1 sec, 5.86747/6 sec, 6.47499/6 sec )
[LOG] Nr of iterations: 730 (14, 3, 8, 50, 38, 8, 12, 9, 16, 15, 11, 15, 15, 24, 16, 19, 192, 43, 60, 12, 93, 57 )
[LOG] Total clause computation time: 3.37295/1 sec (0.059327/0.059327 sec, 0.003843/0.003843 sec, 0.003925/0.003925 sec, 0.202367/0.202367 sec, 0.159592/0.159592 sec, 0.006606/0.006606 sec, 0.014901/0.014901 sec, 0.009251/0.009251 sec, 0.055604/0.055604 sec, 0.033928/0.033928 sec, 0.038057/0.038057 sec, 0.057779/0.057779 sec, 0.075695/0.075695 sec, 0.050625/0.050625 sec, 0.058359/0.058359 sec, 0.031937/0.031937 sec, 0.442607/0.442607 sec, 0.070468/0.070468 sec, 0.183958/0.183958 sec, 0.097074/0.097074 sec, 0.513451/0.513451 sec, 1.20359/1.20359 sec )
[LOG] Total clause minimization time: 21.7195/24 sec (0.03996/0.03996 sec, 0.015458/0.015458 sec, 0.018996/0.018996 sec, 0.962014/0.962014 sec, 0.67972/0.67972 sec, 0.149325/0.149325 sec, 0.22791/0.22791 sec, 0.316726/0.316726 sec, 0.496513/0.496513 sec, 0.347977/0.347977 sec, 0.186213/0.186213 sec, 0.194845/0.194845 sec, 0.393559/0.393559 sec, 0.545813/0.545813 sec, 0.350787/0.350787 sec, 0.498126/0.498126 sec, 2.35117/2.35117 sec, 0.607508/0.607508 sec, 1.88844/1.88844 sec, 0.868229/0.868229 sec, 5.33152/5.33152 sec, 5.24871/5.24871 sec )
[LOG] Total clause size reduction: 265305 --> 3055 (8138 --> 40, 1250 --> 4, 4984 --> 15, 28910 --> 311, 21534 --> 178, 3199 --> 10, 5038 --> 20, 3464 --> 14, 6465 --> 37, 5992 --> 48, 3950 --> 22, 5502 --> 31, 5194 --> 29, 8257 --> 85, 5205 --> 36, 6030 --> 49, 63794 --> 1145, 13482 --> 128, 18172 --> 183, 3289 --> 25, 27048 --> 414, 16408 --> 231 )
[LOG] Average clause size reduction: 363.432 --> 4.18493 (581.286 --> 2.85714, 416.667 --> 1.33333, 623 --> 1.875, 578.2 --> 6.22, 566.684 --> 4.68421, 399.875 --> 1.25, 419.833 --> 1.66667, 384.889 --> 1.55556, 404.062 --> 2.3125, 399.467 --> 3.2, 359.091 --> 2, 366.8 --> 2.06667, 346.267 --> 1.93333, 344.042 --> 3.54167, 325.312 --> 2.25, 317.368 --> 2.57895, 332.26 --> 5.96354, 313.535 --> 2.97674, 302.867 --> 3.05, 274.083 --> 2.08333, 290.839 --> 4.45161, 287.86 --> 4.05263 )
[LOG] Overall execution time: 26.8034 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.51 sec (Real time) / 27.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.07 sec (Real time) / 1.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 150.63 sec (Real time) / 149.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 3560 18 65 1 3455
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 32.9737 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 5440 new AND gates.
[LOG] Size before ABC: 6618 AND gates.
[LOG] Size after ABC: 5440 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 31.5074/32 sec (0.042462/0 sec, 0.038601/0 sec, 0.033419/0 sec, 1.05326/1 sec, 0.875676/1 sec, 0.116386/0 sec, 0.512457/1 sec, 0.634809/0 sec, 0.596908/1 sec, 0.369013/0 sec, 0.27999/1 sec, 0.394329/0 sec, 0.31286/0 sec, 0.430924/1 sec, 0.31914/0 sec, 0.342336/1 sec, 2.05557/2 sec, 0.729903/0 sec, 0.963491/1 sec, 0.555397/1 sec, 0.988295/1 sec, 8.34835/8 sec, 11.5138/12 sec )
[LOG] Nr of iterations: 1053 (8, 5, 5, 39, 57, 9, 9, 13, 12, 19, 9, 9, 18, 15, 15, 15, 108, 47, 53, 18, 22, 450, 98 )
[LOG] Total clause computation time: 5.05376/9 sec (0.005049/0.005049 sec, 0.002839/0.002839 sec, 0.003146/0.003146 sec, 0.205254/0.205254 sec, 0.200667/0.200667 sec, 0.006279/0.006279 sec, 0.019272/0.019272 sec, 0.014175/0.014175 sec, 0.048844/0.048844 sec, 0.030308/0.030308 sec, 0.043667/0.043667 sec, 0.025574/0.025574 sec, 0.046125/0.046125 sec, 0.068575/0.068575 sec, 0.06578/0.06578 sec, 0.04816/0.04816 sec, 0.302571/0.302571 sec, 0.078022/0.078022 sec, 0.091582/0.091582 sec, 0.097912/0.097912 sec, 0.095368/0.095368 sec, 0.995303/0.995303 sec, 2.55928/2.55928 sec )
[LOG] Total clause minimization time: 26.0751/23 sec (0.024584/0.024584 sec, 0.023271/0.023271 sec, 0.017012/0.017012 sec, 0.833799/0.833799 sec, 0.659867/0.659867 sec, 0.097686/0.097686 sec, 0.479204/0.479204 sec, 0.607326/0.607326 sec, 0.534584/0.534584 sec, 0.323512/0.323512 sec, 0.222151/0.222151 sec, 0.35394/0.35394 sec, 0.252407/0.252407 sec, 0.347103/0.347103 sec, 0.238832/0.238832 sec, 0.278788/0.278788 sec, 1.73486/1.73486 sec, 0.635944/0.635944 sec, 0.85319/0.85319 sec, 0.438411/0.438411 sec, 0.873932/0.873932 sec, 7.31962/7.31962 sec, 8.92507/8.92507 sec )
[LOG] Total clause size reduction: 388099 --> 6290 (4620 --> 20, 2636 --> 9, 3008 --> 6, 26524 --> 257, 38640 --> 391, 3912 --> 13, 3920 --> 13, 5580 --> 21, 4983 --> 17, 8280 --> 37, 3416 --> 14, 3320 --> 15, 7191 --> 41, 5614 --> 34, 5306 --> 28, 5138 --> 35, 39055 --> 640, 16238 --> 144, 17680 --> 169, 5559 --> 44, 6678 --> 60, 140537 --> 3871, 30264 --> 411 )
[LOG] Average clause size reduction: 368.565 --> 5.97341 (577.5 --> 2.5, 527.2 --> 1.8, 601.6 --> 1.2, 680.103 --> 6.58974, 677.895 --> 6.85965, 434.667 --> 1.44444, 435.556 --> 1.44444, 429.231 --> 1.61538, 415.25 --> 1.41667, 435.789 --> 1.94737, 379.556 --> 1.55556, 368.889 --> 1.66667, 399.5 --> 2.27778, 374.267 --> 2.26667, 353.733 --> 1.86667, 342.533 --> 2.33333, 361.62 --> 5.92593, 345.489 --> 3.06383, 333.585 --> 3.18868, 308.833 --> 2.44444, 303.545 --> 2.72727, 312.304 --> 8.60222, 308.816 --> 4.19388 )
[LOG] Overall execution time: 32.986 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.23 sec (Real time) / 33.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.40 sec (Real time) / 3.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 197.27 sec (Real time) / 196.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 6202 19 68 1 6092
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 24.1978 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 2962 new AND gates.
[LOG] Size before ABC: 3533 AND gates.
[LOG] Size after ABC: 2962 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 22.2666/22 sec (0.448648/0 sec, 0.070056/0 sec, 0.036971/0 sec, 0.908482/1 sec, 0.861444/1 sec, 0.205575/0 sec, 0.484385/1 sec, 0.576978/0 sec, 0.438696/1 sec, 0.331676/0 sec, 0.295817/0 sec, 0.348252/1 sec, 0.409883/0 sec, 0.351515/0 sec, 0.363596/1 sec, 0.525628/0 sec, 1.67674/2 sec, 0.357683/0 sec, 0.805648/1 sec, 0.545801/1 sec, 0.787083/0 sec, 1.00285/2 sec, 6.17819/6 sec, 4.25501/4 sec )
[LOG] Nr of iterations: 773 (7, 10, 6, 25, 27, 12, 9, 11, 15, 17, 13, 14, 10, 11, 20, 8, 100, 13, 53, 12, 19, 22, 240, 99 )
[LOG] Total clause computation time: 3.24567/6 sec (0.028395/0.028395 sec, 0.007147/0.007147 sec, 0.004093/0.004093 sec, 0.221096/0.221096 sec, 0.173595/0.173595 sec, 0.013077/0.013077 sec, 0.032981/0.032981 sec, 0.011842/0.011842 sec, 0.022508/0.022508 sec, 0.038912/0.038912 sec, 0.041024/0.041024 sec, 0.092853/0.092853 sec, 0.019085/0.019085 sec, 0.064399/0.064399 sec, 0.07032/0.07032 sec, 0.061753/0.061753 sec, 0.242968/0.242968 sec, 0.045771/0.045771 sec, 0.095859/0.095859 sec, 0.123466/0.123466 sec, 0.110448/0.110448 sec, 0.096194/0.096194 sec, 0.912685/0.912685 sec, 0.715204/0.715204 sec )
[LOG] Total clause minimization time: 18.5456/15 sec (0.404834/0.404834 sec, 0.045942/0.045942 sec, 0.018376/0.018376 sec, 0.67116/0.67116 sec, 0.669806/0.669806 sec, 0.175017/0.175017 sec, 0.434015/0.434015 sec, 0.546822/0.546822 sec, 0.397606/0.397606 sec, 0.273128/0.273128 sec, 0.23553/0.23553 sec, 0.236336/0.236336 sec, 0.371446/0.371446 sec, 0.26816/0.26816 sec, 0.274354/0.274354 sec, 0.443463/0.443463 sec, 1.41121/1.41121 sec, 0.291156/0.291156 sec, 0.687675/0.687675 sec, 0.399985/0.399985 sec, 0.655881/0.655881 sec, 0.887001/0.887001 sec, 5.23684/5.23684 sec, 3.50985/3.50985 sec )
[LOG] Total clause size reduction: 302669 --> 3204 (4164 --> 8, 6237 --> 18, 3960 --> 9, 17664 --> 183, 19110 --> 128, 5665 --> 14, 4032 --> 20, 4910 --> 17, 6846 --> 22, 7440 --> 26, 5436 --> 18, 5863 --> 24, 3951 --> 14, 4270 --> 20, 7885 --> 42, 2891 --> 18, 39897 --> 671, 4668 --> 28, 20124 --> 142, 4004 --> 56, 6138 --> 54, 7413 --> 62, 78153 --> 1295, 31948 --> 315 )
[LOG] Average clause size reduction: 391.551 --> 4.14489 (594.857 --> 1.14286, 623.7 --> 1.8, 660 --> 1.5, 706.56 --> 7.32, 707.778 --> 4.74074, 472.083 --> 1.16667, 448 --> 2.22222, 446.364 --> 1.54545, 456.4 --> 1.46667, 437.647 --> 1.52941, 418.154 --> 1.38462, 418.786 --> 1.71429, 395.1 --> 1.4, 388.182 --> 1.81818, 394.25 --> 2.1, 361.375 --> 2.25, 398.97 --> 6.71, 359.077 --> 2.15385, 379.698 --> 2.67925, 333.667 --> 4.66667, 323.053 --> 2.84211, 336.955 --> 2.81818, 325.637 --> 5.39583, 322.707 --> 3.18182 )
[LOG] Overall execution time: 24.2124 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.93 sec (Real time) / 24.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.16 sec (Real time) / 1.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.06 sec (Real time) / 28.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 3764 20 71 1 3649
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.059566 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 119 new AND gates.
[LOG] Size before ABC: 141 AND gates.
[LOG] Size after ABC: 118 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.045725/0 sec (0.006972/0 sec, 0.006292/0 sec, 0.004364/0 sec, 0.012524/0 sec, 0.011164/0 sec, 0.004409/0 sec )
[LOG] Nr of iterations: 49 (11, 11, 4, 2, 11, 10 )
[LOG] Total clause computation time: 0.009919/0 sec (0.001967/0.001967 sec, 0.002202/0.002202 sec, 0.000503/0.000503 sec, 0.001181/0.001181 sec, 0.003058/0.003058 sec, 0.001008/0.001008 sec )
[LOG] Total clause minimization time: 0.030738/0 sec (0.004055/0.004055 sec, 0.003266/0.003266 sec, 0.003077/0.003077 sec, 0.010538/0.010538 sec, 0.007282/0.007282 sec, 0.00252/0.00252 sec )
[LOG] Total clause size reduction: 5029 --> 93 (1330 --> 21, 1250 --> 20, 333 --> 9, 109 --> 0, 1080 --> 23, 927 --> 20 )
[LOG] Average clause size reduction: 102.633 --> 1.89796 (120.909 --> 1.90909, 113.636 --> 1.81818, 83.25 --> 2.25, 54.5 --> 0, 98.1818 --> 2.09091, 92.7 --> 2 )
[LOG] Overall execution time: 0.061457 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 290 5 23 1 257
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.194672 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 341 new AND gates.
[LOG] Size before ABC: 399 AND gates.
[LOG] Size after ABC: 340 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.166812/0 sec (0.028911/0 sec, 0.0359/0 sec, 0.012215/0 sec, 0.010685/0 sec, 0.014272/0 sec, 0.061032/0 sec, 0.003797/0 sec )
[LOG] Nr of iterations: 103 (27, 29, 4, 4, 6, 29, 4 )
[LOG] Total clause computation time: 0.042269/0 sec (0.007124/0.007124 sec, 0.00746/0.00746 sec, 0.00102/0.00102 sec, 0.000624/0.000624 sec, 0.003925/0.003925 sec, 0.021464/0.021464 sec, 0.000652/0.000652 sec )
[LOG] Total clause minimization time: 0.113985/0 sec (0.020223/0.020223 sec, 0.02695/0.02695 sec, 0.009752/0.009752 sec, 0.008684/0.008684 sec, 0.008918/0.008918 sec, 0.037899/0.037899 sec, 0.001559/0.001559 sec )
[LOG] Total clause size reduction: 14168 --> 315 (4342 --> 92, 4452 --> 113, 426 --> 5, 417 --> 4, 640 --> 9, 3528 --> 85, 363 --> 7 )
[LOG] Average clause size reduction: 137.553 --> 3.05825 (160.815 --> 3.40741, 153.517 --> 3.89655, 106.5 --> 1.25, 104.25 --> 1, 106.667 --> 1.5, 121.655 --> 2.93103, 90.75 --> 1.75 )
[LOG] Overall execution time: 0.196928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.24 sec (Real time) / 1.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 547 6 26 1 509
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.537865 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 467 new AND gates.
[LOG] Size before ABC: 539 AND gates.
[LOG] Size after ABC: 466 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.474685/1 sec (0.068229/0 sec, 0.082113/1 sec, 0.032816/0 sec, 0.032534/0 sec, 0.029434/0 sec, 0.018608/0 sec, 0.100446/0 sec, 0.106241/0 sec, 0.004264/0 sec )
[LOG] Nr of iterations: 131 (32, 34, 7, 9, 5, 6, 7, 28, 3 )
[LOG] Total clause computation time: 0.11923/0 sec (0.020132/0.020132 sec, 0.017498/0.017498 sec, 0.001626/0.001626 sec, 0.007575/0.007575 sec, 0.00157/0.00157 sec, 0.004561/0.004561 sec, 0.025711/0.025711 sec, 0.039722/0.039722 sec, 0.000835/0.000835 sec )
[LOG] Total clause minimization time: 0.335078/1 sec (0.045751/0.045751 sec, 0.062361/0.062361 sec, 0.028988/0.028988 sec, 0.022801/0.022801 sec, 0.025699/0.025699 sec, 0.0119/0.0119 sec, 0.072512/0.072512 sec, 0.064003/0.064003 sec, 0.001063/0.001063 sec )
[LOG] Total clause size reduction: 21540 --> 426 (6386 --> 136, 6534 --> 140, 1050 --> 9, 1280 --> 15, 604 --> 10, 720 --> 11, 858 --> 11, 3834 --> 91, 274 --> 3 )
[LOG] Average clause size reduction: 164.427 --> 3.25191 (199.562 --> 4.25, 192.176 --> 4.11765, 150 --> 1.28571, 142.222 --> 1.66667, 120.8 --> 2, 120 --> 1.83333, 122.571 --> 1.57143, 136.929 --> 3.25, 91.3333 --> 1 )
[LOG] Overall execution time: 0.540735 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.11 sec (Real time) / 3.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 712 7 30 1 667
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 2.95776 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 980 new AND gates.
[LOG] Size before ABC: 1137 AND gates.
[LOG] Size after ABC: 979 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.76993/2 sec (0.009812/0 sec, 0.021765/0 sec, 0.300573/0 sec, 0.153762/0 sec, 0.090422/0 sec, 0.120958/0 sec, 0.549405/1 sec, 0.523317/0 sec, 0.405288/1 sec, 0.59463/0 sec )
[LOG] Nr of iterations: 267 (2, 7, 54, 19, 16, 20, 37, 41, 33, 38 )
[LOG] Total clause computation time: 0.642884/0 sec (0.000361/0.000361 sec, 0.003623/0.003623 sec, 0.069866/0.069866 sec, 0.046589/0.046589 sec, 0.021829/0.021829 sec, 0.023785/0.023785 sec, 0.174479/0.174479 sec, 0.160743/0.160743 sec, 0.078878/0.078878 sec, 0.062731/0.062731 sec )
[LOG] Total clause minimization time: 2.0851/2 sec (0.005743/0.005743 sec, 0.014933/0.014933 sec, 0.226937/0.226937 sec, 0.103236/0.103236 sec, 0.064767/0.064767 sec, 0.093191/0.093191 sec, 0.370535/0.370535 sec, 0.357671/0.357671 sec, 0.32134/0.32134 sec, 0.526748/0.526748 sec )
[LOG] Total clause size reduction: 46967 --> 1002 (276 --> 1, 1578 --> 16, 11607 --> 236, 3762 --> 64, 2940 --> 45, 3553 --> 56, 6084 --> 183, 6440 --> 188, 4992 --> 104, 5735 --> 109 )
[LOG] Average clause size reduction: 175.906 --> 3.75281 (138 --> 0.5, 225.429 --> 2.28571, 214.944 --> 4.37037, 198 --> 3.36842, 183.75 --> 2.8125, 177.65 --> 2.8, 164.432 --> 4.94595, 157.073 --> 4.58537, 151.273 --> 3.15152, 150.921 --> 2.86842 )
[LOG] Overall execution time: 2.96193 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.25 sec (Real time) / 3.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.45 sec (Real time) / 25.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1265 8 33 1 1215
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 29.3389 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 2388 new AND gates.
[LOG] Size before ABC: 2899 AND gates.
[LOG] Size after ABC: 2387 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 28.8237/29 sec (0.028263/0 sec, 0.01917/0 sec, 0.971343/1 sec, 0.336616/0 sec, 0.515783/1 sec, 0.351583/0 sec, 0.318659/1 sec, 2.39916/2 sec, 2.29366/2 sec, 8.20088/8 sec, 7.26834/8 sec, 6.12027/6 sec )
[LOG] Nr of iterations: 557 (3, 2, 73, 28, 29, 21, 44, 74, 71, 156, 41, 15 )
[LOG] Total clause computation time: 5.12922/2 sec (0.001193/0.001193 sec, 0.001606/0.001606 sec, 0.265915/0.265915 sec, 0.053645/0.053645 sec, 0.071469/0.071469 sec, 0.068681/0.068681 sec, 0.089286/0.089286 sec, 0.858327/0.858327 sec, 0.591193/0.591193 sec, 2.16126/2.16126 sec, 0.254706/0.254706 sec, 0.71193/0.71193 sec )
[LOG] Total clause minimization time: 23.5799/26 sec (0.019749/0.019749 sec, 0.010946/0.010946 sec, 0.697773/0.697773 sec, 0.275034/0.275034 sec, 0.436216/0.436216 sec, 0.274338/0.274338 sec, 0.220941/0.220941 sec, 1.53126/1.53126 sec, 1.69178/1.69178 sec, 6.02598/6.02598 sec, 7.00086/7.00086 sec, 5.39505/5.39505 sec )
[LOG] Total clause size reduction: 107574 --> 2739 (640 --> 4, 303 --> 1, 18648 --> 347, 6615 --> 84, 6524 --> 94, 4380 --> 62, 9030 --> 132, 13651 --> 430, 12530 --> 384, 26195 --> 1039, 6720 --> 131, 2338 --> 31 )
[LOG] Average clause size reduction: 193.131 --> 4.91741 (213.333 --> 1.33333, 151.5 --> 0.5, 255.452 --> 4.75342, 236.25 --> 3, 224.966 --> 3.24138, 208.571 --> 2.95238, 205.227 --> 3, 184.473 --> 5.81081, 176.479 --> 5.40845, 167.917 --> 6.66026, 163.902 --> 3.19512, 155.867 --> 2.06667 )
[LOG] Overall execution time: 29.3456 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.96 sec (Real time) / 29.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.95 sec (Real time) / 0.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 114.44 sec (Real time) / 113.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2717 9 37 1 2660
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 119.999 sec CPU time.
[LOG] Relation determinization time: 121 sec real time.
[LOG] Final circuit size: 3544 new AND gates.
[LOG] Size before ABC: 4341 AND gates.
[LOG] Size after ABC: 3543 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 118.553/119 sec (0.057411/0 sec, 0.059158/0 sec, 3.98771/4 sec, 1.53324/2 sec, 1.54009/2 sec, 1.9859/2 sec, 1.38256/1 sec, 1.06399/1 sec, 12.4364/12 sec, 11.8471/12 sec, 31.7359/32 sec, 25.2952/26 sec, 25.6283/25 sec )
[LOG] Nr of iterations: 763 (9, 2, 65, 22, 27, 34, 25, 32, 68, 70, 130, 260, 19 )
[LOG] Total clause computation time: 19.9473/21 sec (0.007457/0.007457 sec, 0.004354/0.004354 sec, 1.32363/1.32363 sec, 0.318081/0.318081 sec, 0.151084/0.151084 sec, 0.274872/0.274872 sec, 0.178211/0.178211 sec, 0.156753/0.156753 sec, 4.8119/4.8119 sec, 3.91781/3.91781 sec, 3.17313/3.17313 sec, 3.41268/3.41268 sec, 2.21733/2.21733 sec )
[LOG] Total clause minimization time: 98.325/98 sec (0.034866/0.034866 sec, 0.039924/0.039924 sec, 2.64703/2.64703 sec, 1.19603/1.19603 sec, 1.37083/1.37083 sec, 1.69172/1.69172 sec, 1.18412/1.18412 sec, 0.886073/0.886073 sec, 7.60213/7.60213 sec, 7.9057/7.9057 sec, 28.5363/28.5363 sec, 21.8496/21.8496 sec, 23.3807/23.3807 sec )
[LOG] Total clause size reduction: 155247 --> 4185 (2896 --> 16, 341 --> 1, 17920 --> 301, 5691 --> 66, 6734 --> 74, 8151 --> 93, 5616 --> 71, 6975 --> 99, 13534 --> 437, 13386 --> 462, 23607 --> 721, 47138 --> 1793, 3258 --> 51 )
[LOG] Average clause size reduction: 203.469 --> 5.48493 (321.778 --> 1.77778, 170.5 --> 0.5, 275.692 --> 4.63077, 258.682 --> 3, 249.407 --> 2.74074, 239.735 --> 2.73529, 224.64 --> 2.84, 217.969 --> 3.09375, 199.029 --> 6.42647, 191.229 --> 6.6, 181.592 --> 5.54615, 181.3 --> 6.89615, 171.474 --> 2.68421 )
[LOG] Overall execution time: 120.011 sec CPU time.
[LOG] Overall execution time: 121 sec real time.
Synthesis time: 121.07 sec (Real time) / 120.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.87 sec (Real time) / 1.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 313.30 sec (Real time) / 312.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 3915 10 40 1 3853
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 290.307 sec CPU time.
[LOG] Relation determinization time: 292 sec real time.
[LOG] Final circuit size: 5122 new AND gates.
[LOG] Size before ABC: 6533 AND gates.
[LOG] Size after ABC: 5121 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 286.944/287 sec (0.144057/0 sec, 0.100037/0 sec, 10.6964/11 sec, 4.37212/4 sec, 3.73454/4 sec, 4.43275/4 sec, 6.67294/7 sec, 2.83797/3 sec, 26.9831/27 sec, 7.16476/7 sec, 25.4949/25 sec, 45.6233/46 sec, 54.4745/55 sec, 94.2124/94 sec )
[LOG] Nr of iterations: 987 (6, 3, 68, 27, 33, 23, 36, 33, 63, 31, 76, 273, 305, 10 )
[LOG] Total clause computation time: 61.9735/76 sec (0.010439/0.010439 sec, 0.011288/0.011288 sec, 4.02599/4.02599 sec, 0.957775/0.957775 sec, 0.351933/0.351933 sec, 1.16137/1.16137 sec, 1.68139/1.68139 sec, 0.24586/0.24586 sec, 12.9971/12.9971 sec, 1.08043/1.08043 sec, 7.11139/7.11139 sec, 7.54683/7.54683 sec, 7.66539/7.66539 sec, 17.1264/17.1264 sec )
[LOG] Total clause minimization time: 224.437/210 sec (0.106548/0.106548 sec, 0.058713/0.058713 sec, 6.63856/6.63856 sec, 3.37851/3.37851 sec, 3.34643/3.34643 sec, 3.23794/3.23794 sec, 4.95841/4.95841 sec, 2.55722/2.55722 sec, 13.952/13.952 sec, 6.0432/6.0432 sec, 18.3454/18.3454 sec, 38.0228/38.0228 sec, 46.7565/46.7565 sec, 77.0348/77.0348 sec )
[LOG] Total clause size reduction: 214728 --> 6363 (2010 --> 8, 754 --> 8, 20636 --> 330, 7826 --> 80, 9216 --> 108, 6028 --> 63, 9170 --> 122, 7968 --> 102, 14012 --> 505, 6510 --> 93, 15675 --> 533, 53584 --> 2133, 59584 --> 2249, 1755 --> 29 )
[LOG] Average clause size reduction: 217.556 --> 6.44681 (335 --> 1.33333, 251.333 --> 2.66667, 303.471 --> 4.85294, 289.852 --> 2.96296, 279.273 --> 3.27273, 262.087 --> 2.73913, 254.722 --> 3.38889, 241.455 --> 3.09091, 222.413 --> 8.01587, 210 --> 3, 206.25 --> 7.01316, 196.278 --> 7.81319, 195.357 --> 7.37377, 175.5 --> 2.9 )
[LOG] Overall execution time: 290.328 sec CPU time.
[LOG] Overall execution time: 292 sec real time.
Synthesis time: 291.92 sec (Real time) / 289.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.38 sec (Real time) / 3.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 614.58 sec (Real time) / 612.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 5533 11 43 1 5466
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 1221.11 sec CPU time.
[LOG] Relation determinization time: 1225 sec real time.
[LOG] Final circuit size: 3245 new AND gates.
[LOG] Size before ABC: 3873 AND gates.
[LOG] Size after ABC: 3245 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1212.9/1217 sec (0.600262/1 sec, 0.404282/0 sec, 75.1748/76 sec, 42.3143/42 sec, 57.691/58 sec, 47.0657/47 sec, 34.3347/35 sec, 27.5692/27 sec, 102.664/103 sec, 35.7475/36 sec, 198.119/199 sec, 22.5127/22 sec, 187.137/188 sec, 197.282/198 sec, 184.285/185 sec )
[LOG] Nr of iterations: 713 (9, 6, 83, 19, 31, 21, 35, 24, 64, 29, 60, 13, 116, 152, 51 )
[LOG] Total clause computation time: 223.836/224 sec (0.03738/0.03738 sec, 0.025639/0.025639 sec, 27.287/27.287 sec, 3.47751/3.47751 sec, 8.46575/8.46575 sec, 5.51453/5.51453 sec, 5.04898/5.04898 sec, 3.35106/3.35106 sec, 35.1596/35.1596 sec, 6.27071/6.27071 sec, 52.8018/52.8018 sec, 3.05038/3.05038 sec, 42.7632/42.7632 sec, 16.5074/16.5074 sec, 14.0751/14.0751 sec )
[LOG] Total clause minimization time: 987.754/993 sec (0.505639/0.505639 sec, 0.310306/0.310306 sec, 47.8161/47.8161 sec, 38.7502/38.7502 sec, 49.1565/49.1565 sec, 41.4615/41.4615 sec, 29.1929/29.1929 sec, 24.1298/24.1298 sec, 67.4174/67.4174 sec, 29.3899/29.3899 sec, 145.227/145.227 sec, 19.3617/19.3617 sec, 144.269/144.269 sec, 180.66/180.66 sec, 170.105/170.105 sec )
[LOG] Total clause size reduction: 177426 --> 3666 (3584 --> 26, 2095 --> 12, 27470 --> 458, 5868 --> 53, 9480 --> 107, 6040 --> 63, 10200 --> 118, 6601 --> 69, 16065 --> 510, 6776 --> 96, 13806 --> 473, 2700 --> 30, 24380 --> 657, 31861 --> 788, 10500 --> 206 )
[LOG] Average clause size reduction: 248.844 --> 5.14165 (398.222 --> 2.88889, 349.167 --> 2, 330.964 --> 5.51807, 308.842 --> 2.78947, 305.806 --> 3.45161, 287.619 --> 3, 291.429 --> 3.37143, 275.042 --> 2.875, 251.016 --> 7.96875, 233.655 --> 3.31034, 230.1 --> 7.88333, 207.692 --> 2.30769, 210.172 --> 5.66379, 209.612 --> 5.18421, 205.882 --> 4.03922 )
[LOG] Overall execution time: 1221.15 sec CPU time.
[LOG] Overall execution time: 1225 sec real time.
Synthesis time: 1225.08 sec (Real time) / 1217.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.24 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 606.41 sec (Real time) / 603.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 3703 12 47 1 3629
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9954.47 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.32 sec (Real time) / 9972.98 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.23275 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1605 new AND gates.
[LOG] Size before ABC: 1991 AND gates.
[LOG] Size after ABC: 1605 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.19471/1 sec (0.006206/0 sec, 0.020359/0 sec, 0.01885/0 sec, 0.006035/0 sec, 0.037832/0 sec, 0.006721/0 sec, 0.616093/1 sec, 0.482609/0 sec )
[LOG] Nr of iterations: 346 (7, 8, 8, 9, 17, 9, 197, 91 )
[LOG] Total clause computation time: 0.245985/0 sec (0.001159/0.001159 sec, 0.004665/0.004665 sec, 0.003766/0.003766 sec, 0.001239/0.001239 sec, 0.016305/0.016305 sec, 0.001525/0.001525 sec, 0.091677/0.091677 sec, 0.125649/0.125649 sec )
[LOG] Total clause minimization time: 0.932555/1 sec (0.003562/0.003562 sec, 0.014371/0.014371 sec, 0.013661/0.013661 sec, 0.003416/0.003416 sec, 0.020055/0.020055 sec, 0.003727/0.003727 sec, 0.520786/0.520786 sec, 0.352977/0.352977 sec )
[LOG] Total clause size reduction: 45277 --> 1885 (1098 --> 19, 1267 --> 22, 1218 --> 17, 1232 --> 19, 2144 --> 44, 1000 --> 22, 26068 --> 1295, 11250 --> 447 )
[LOG] Average clause size reduction: 130.858 --> 5.44798 (156.857 --> 2.71429, 158.375 --> 2.75, 152.25 --> 2.125, 136.889 --> 2.11111, 126.118 --> 2.58824, 111.111 --> 2.44444, 132.325 --> 6.5736, 123.626 --> 4.91209 )
[LOG] Overall execution time: 1.23511 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.62 sec (Real time) / 1.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.43 sec (Real time) / 6.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1825 7 28 1 1782
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 8.65775 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 3789 new AND gates.
[LOG] Size before ABC: 4697 AND gates.
[LOG] Size after ABC: 3789 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.53578/8 sec (0.009043/0 sec, 0.093909/0 sec, 0.009767/0 sec, 0.495681/0 sec, 0.01793/1 sec, 1.02389/1 sec, 0.913605/0 sec, 1.84902/2 sec, 3.23042/4 sec, 0.892518/0 sec )
[LOG] Nr of iterations: 852 (9, 16, 8, 129, 12, 212, 115, 174, 134, 43 )
[LOG] Total clause computation time: 2.27904/4 sec (0.001809/0.001809 sec, 0.016572/0.016572 sec, 0.002076/0.002076 sec, 0.086118/0.086118 sec, 0.003393/0.003393 sec, 0.150171/0.150171 sec, 0.210759/0.210759 sec, 0.193006/0.193006 sec, 1.15871/1.15871 sec, 0.456418/0.456418 sec )
[LOG] Total clause minimization time: 6.20111/4 sec (0.004306/0.004306 sec, 0.074601/0.074601 sec, 0.00487/0.00487 sec, 0.405316/0.405316 sec, 0.010635/0.010635 sec, 0.86767/0.86767 sec, 0.696341/0.696341 sec, 1.64798/1.64798 sec, 2.0623/2.0623 sec, 0.427084/0.427084 sec )
[LOG] Total clause size reduction: 157556 --> 4528 (1976 --> 16, 3675 --> 89, 1414 --> 18, 29952 --> 927, 2057 --> 33, 47053 --> 977, 18696 --> 665, 26469 --> 800, 20216 --> 786, 6048 --> 217 )
[LOG] Average clause size reduction: 184.925 --> 5.31455 (219.556 --> 1.77778, 229.688 --> 5.5625, 176.75 --> 2.25, 232.186 --> 7.18605, 171.417 --> 2.75, 221.948 --> 4.60849, 162.574 --> 5.78261, 152.121 --> 4.5977, 150.866 --> 5.86567, 140.651 --> 5.04651 )
[LOG] Overall execution time: 8.66104 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.43 sec (Real time) / 9.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.67 sec (Real time) / 2.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 38.72 sec (Real time) / 38.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 4079 9 34 1 4026
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 308.283 sec CPU time.
[LOG] Relation determinization time: 314 sec real time.
[LOG] Final circuit size: 24150 new AND gates.
[LOG] Size before ABC: 34797 AND gates.
[LOG] Size after ABC: 24150 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 307.955/308 sec (0.009744/0 sec, 0.17365/0 sec, 0.025681/0 sec, 0.25099/0 sec, 0.016115/0 sec, 0.78873/1 sec, 0.068127/0 sec, 10.5779/11 sec, 80.4412/80 sec, 144.679/145 sec, 70.9242/71 sec )
[LOG] Nr of iterations: 4352 (4, 5, 10, 18, 6, 63, 31, 1024, 1715, 1186, 290 )
[LOG] Total clause computation time: 80.3091/90 sec (0.001639/0.001639 sec, 0.152386/0.152386 sec, 0.003301/0.003301 sec, 0.084291/0.084291 sec, 0.002604/0.002604 sec, 0.183165/0.183165 sec, 0.01205/0.01205 sec, 1.61991/1.61991 sec, 6.95632/6.95632 sec, 36.9041/36.9041 sec, 34.3894/34.3894 sec )
[LOG] Total clause minimization time: 227.42/218 sec (0.003818/0.003818 sec, 0.017435/0.017435 sec, 0.018268/0.018268 sec, 0.162502/0.162502 sec, 0.009249/0.009249 sec, 0.600723/0.600723 sec, 0.051214/0.051214 sec, 8.93729/8.93729 sec, 73.4378/73.4378 sec, 107.712/107.712 sec, 36.4699/36.4699 sec )
[LOG] Total clause size reduction: 734741 --> 34623 (882 --> 7, 1156 --> 12, 2070 --> 25, 4692 --> 60, 1065 --> 12, 12772 --> 189, 5730 --> 121, 184140 --> 8017, 282810 --> 13587, 194340 --> 10530, 45084 --> 2063 )
[LOG] Average clause size reduction: 168.828 --> 7.95565 (220.5 --> 1.75, 231.2 --> 2.4, 207 --> 2.5, 260.667 --> 3.33333, 177.5 --> 2, 202.73 --> 3, 184.839 --> 3.90323, 179.824 --> 7.8291, 164.904 --> 7.92245, 163.862 --> 8.87858, 155.462 --> 7.11379 )
[LOG] Overall execution time: 308.288 sec CPU time.
[LOG] Overall execution time: 314 sec real time.
Synthesis time: 314.34 sec (Real time) / 312.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.24 sec (Real time) / 12.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2031.80 sec (Real time) / 2028.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 24489 11 38 1 24429
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 139.692 sec CPU time.
[LOG] Relation determinization time: 148 sec real time.
[LOG] Final circuit size: 23936 new AND gates.
[LOG] Size before ABC: 30684 AND gates.
[LOG] Size after ABC: 23936 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 139.211/139 sec (4.9768/5 sec, 5.40634/5 sec, 28.5832/29 sec, 2.03784/2 sec, 20.4902/20 sec, 15.7875/16 sec, 17.1245/17 sec, 14.9305/15 sec, 19.8919/20 sec, 0.178652/0 sec, 3.64757/4 sec, 6.05912/6 sec, 0.097189/0 sec )
[LOG] Nr of iterations: 3904 (686, 391, 1629, 19, 381, 312, 242, 150, 46, 16, 12, 13, 7 )
[LOG] Total clause computation time: 28.5193/30 sec (0.561502/0.561502 sec, 0.635316/0.635316 sec, 4.05169/4.05169 sec, 1.63056/1.63056 sec, 2.01687/2.01687 sec, 1.59731/1.59731 sec, 1.53725/1.53725 sec, 2.21559/2.21559 sec, 8.81215/8.81215 sec, 0.034317/0.034317 sec, 3.47897/3.47897 sec, 1.93551/1.93551 sec, 0.012313/0.012313 sec )
[LOG] Total clause minimization time: 110.096/109 sec (4.40092/4.40092 sec, 4.75396/4.75396 sec, 24.4877/24.4877 sec, 0.368209/0.368209 sec, 18.4249/18.4249 sec, 14.1423/14.1423 sec, 15.5373/15.5373 sec, 12.658/12.658 sec, 11.0222/11.0222 sec, 0.090626/0.090626 sec, 0.11629/0.11629 sec, 4.06799/4.06799 sec, 0.026051/0.026051 sec )
[LOG] Total clause size reduction: 1346023 --> 30425 (262355 --> 7426, 144300 --> 2135, 584452 --> 15367, 5922 --> 54, 120840 --> 1681, 95477 --> 1407, 71336 --> 1014, 40528 --> 989, 12195 --> 248, 3000 --> 34, 2156 --> 29, 2352 --> 28, 1110 --> 13 )
[LOG] Average clause size reduction: 344.78 --> 7.79329 (382.442 --> 10.8251, 369.054 --> 5.46036, 358.78 --> 9.43339, 311.684 --> 2.84211, 317.165 --> 4.41207, 306.016 --> 4.50962, 294.777 --> 4.19008, 270.187 --> 6.59333, 265.109 --> 5.3913, 187.5 --> 2.125, 179.667 --> 2.41667, 180.923 --> 2.15385, 158.571 --> 1.85714 )
[LOG] Overall execution time: 139.697 sec CPU time.
[LOG] Overall execution time: 148 sec real time.
Synthesis time: 147.98 sec (Real time) / 146.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.85 sec (Real time) / 9.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1840.33 sec (Real time) / 1835.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 24350 13 43 1 24281
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 425.556 sec CPU time.
[LOG] Relation determinization time: 451 sec real time.
[LOG] Final circuit size: 43500 new AND gates.
[LOG] Size before ABC: 57313 AND gates.
[LOG] Size after ABC: 43500 AND gates.
[LOG] Time for optimizing with ABC: 25 seconds.
[LOG] Total time for all control signals: 424.861/426 sec (7.61731/8 sec, 7.21296/7 sec, 77.2327/77 sec, 5.85168/6 sec, 51.3664/52 sec, 57.4577/57 sec, 57.0116/57 sec, 55.1421/56 sec, 37.0265/37 sec, 54.2998/54 sec, 0.301302/0 sec, 0.229674/1 sec, 13.9314/14 sec, 0.180046/0 sec )
[LOG] Nr of iterations: 6615 (918, 395, 3495, 25, 397, 371, 427, 296, 188, 59, 13, 11, 17, 3 )
[LOG] Total clause computation time: 69.6829/71 sec (0.688523/0.688523 sec, 1.27581/1.27581 sec, 11.7887/11.7887 sec, 2.88957/2.88957 sec, 5.73939/5.73939 sec, 3.77569/3.77569 sec, 4.52316/4.52316 sec, 3.69341/3.69341 sec, 7.40188/7.40188 sec, 25.7304/25.7304 sec, 0.052361/0.052361 sec, 0.046011/0.046011 sec, 2.04641/2.04641 sec, 0.031602/0.031602 sec )
[LOG] Total clause minimization time: 353.972/354 sec (6.90773/6.90773 sec, 5.91566/5.91566 sec, 65.3549/65.3549 sec, 2.88817/2.88817 sec, 45.5424/45.5424 sec, 53.5956/53.5956 sec, 52.3888/52.3888 sec, 51.3447/51.3447 sec, 29.5209/29.5209 sec, 28.4623/28.4623 sec, 0.145836/0.145836 sec, 0.083266/0.083266 sec, 11.7882/11.7882 sec, 0.033625/0.033625 sec )
[LOG] Total clause size reduction: 2612196 --> 57018 (399812 --> 10525, 166662 --> 2061, 1432540 --> 36217, 9048 --> 69, 144936 --> 1607, 131350 --> 1637, 146544 --> 1978, 98235 --> 1237, 57035 --> 1256, 17632 --> 325, 2568 --> 34, 2090 --> 21, 3344 --> 47, 400 --> 4 )
[LOG] Average clause size reduction: 394.89 --> 8.6195 (435.525 --> 11.4651, 421.929 --> 5.21772, 409.883 --> 10.3625, 361.92 --> 2.76, 365.078 --> 4.04786, 354.043 --> 4.4124, 343.194 --> 4.63232, 331.875 --> 4.17905, 303.378 --> 6.68085, 298.847 --> 5.50847, 197.538 --> 2.61538, 190 --> 1.90909, 196.706 --> 2.76471, 133.333 --> 1.33333 )
[LOG] Overall execution time: 425.562 sec CPU time.
[LOG] Overall execution time: 451 sec real time.
Synthesis time: 451.73 sec (Real time) / 448.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.25 sec (Real time) / 12.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8392.81 sec (Real time) / 8376.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 43971 15 47 1 43895
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1096.03 sec CPU time.
[LOG] Relation determinization time: 1155 sec real time.
[LOG] Final circuit size: 64810 new AND gates.
[LOG] Size before ABC: 87250 AND gates.
[LOG] Size after ABC: 64810 AND gates.
[LOG] Time for optimizing with ABC: 58 seconds.
[LOG] Total time for all control signals: 1094.9/1097 sec (15.3655/16 sec, 13.7038/13 sec, 185.308/186 sec, 30.1871/30 sec, 130.348/131 sec, 134.775/135 sec, 128.335/128 sec, 114.237/115 sec, 115.216/115 sec, 33.3684/34 sec, 192.026/192 sec, 0.689441/1 sec, 0.494377/0 sec, 0.55301/1 sec, 0.290389/0 sec )
[LOG] Nr of iterations: 9336 (1221, 406, 5444, 21, 491, 373, 413, 378, 321, 74, 149, 15, 13, 14, 3 )
[LOG] Total clause computation time: 155.134/176 sec (1.50554/1.50554 sec, 2.30421/2.30421 sec, 24.415/24.415 sec, 5.2082/5.2082 sec, 11.1624/11.1624 sec, 7.68463/7.68463 sec, 7.46412/7.46412 sec, 6.67305/6.67305 sec, 7.51847/7.51847 sec, 12.4862/12.4862 sec, 68.3458/68.3458 sec, 0.132112/0.132112 sec, 0.093977/0.093977 sec, 0.110111/0.110111 sec, 0.030472/0.030472 sec )
[LOG] Total clause minimization time: 937.616/918 sec (13.8276/13.8276 sec, 11.3663/11.3663 sec, 160.745/160.745 sec, 24.8743/24.8743 sec, 119.028/119.028 sec, 126.944/126.944 sec, 120.712/120.712 sec, 107.4/107.4 sec, 107.529/107.529 sec, 20.711/20.711 sec, 123.506/123.506 sec, 0.386937/0.386937 sec, 0.233182/0.233182 sec, 0.279048/0.279048 sec, 0.07352/0.07352 sec )
[LOG] Total clause size reduction: 4216054 --> 86915 (602680 --> 14720, 194805 --> 2105, 2536438 --> 59964, 8620 --> 51, 205800 --> 2091, 152148 --> 1612, 163976 --> 1855, 145899 --> 1660, 120320 --> 1434, 25039 --> 437, 50616 --> 872, 3374 --> 46, 2832 --> 31, 3055 --> 33, 452 --> 4 )
[LOG] Average clause size reduction: 451.591 --> 9.30966 (493.595 --> 12.0557, 479.815 --> 5.18473, 465.914 --> 11.0147, 410.476 --> 2.42857, 419.145 --> 4.25866, 407.903 --> 4.32172, 397.036 --> 4.49153, 385.976 --> 4.39153, 374.829 --> 4.46729, 338.365 --> 5.90541, 339.705 --> 5.85235, 224.933 --> 3.06667, 217.846 --> 2.38462, 218.214 --> 2.35714, 150.667 --> 1.33333 )
[LOG] Overall execution time: 1096.04 sec CPU time.
[LOG] Overall execution time: 1155 sec real time.
Synthesis time: 1154.99 sec (Real time) / 1148.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.80 sec (Real time) / 21.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.17 sec (Real time) / 9977.92 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 65343 17 52 1 65259
=====================  amba8c7y.aag =====================
Synthesis time: 10000.15 sec (Real time) / 9950.30 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 7284.51 sec CPU time.
[LOG] Relation determinization time: 7642 sec real time.
[LOG] Final circuit size: 140275 new AND gates.
[LOG] Size before ABC: 195797 AND gates.
[LOG] Size after ABC: 140275 AND gates.
[LOG] Time for optimizing with ABC: 338 seconds.
[LOG] Total time for all control signals: 7280.5/7298 sec (30.1569/30 sec, 30.3138/30 sec, 493.473/495 sec, 127.079/127 sec, 597.433/599 sec, 751.292/754 sec, 547.207/549 sec, 546.835/548 sec, 583.309/585 sec, 591.161/593 sec, 585.984/587 sec, 688.747/690 sec, 891.702/895 sec, 2.51594/2 sec, 297.251/298 sec, 318.15/319 sec, 196.995/197 sec, 0.898887/0 sec )
[LOG] Nr of iterations: 18711 (1470, 725, 11901, 35, 586, 574, 512, 499, 512, 493, 490, 698, 115, 24, 23, 22, 25, 7 )
[LOG] Total clause computation time: 864.947/857 sec (2.82964/2.82964 sec, 5.03081/5.03081 sec, 53.744/53.744 sec, 15.6826/15.6826 sec, 40.5878/40.5878 sec, 39.8478/39.8478 sec, 27.6049/27.6049 sec, 22.3065/22.3065 sec, 24.4642/24.4642 sec, 19.9878/19.9878 sec, 23.7393/23.7393 sec, 79.5844/79.5844 sec, 322.803/322.803 sec, 0.638963/0.638963 sec, 77.0476/77.0476 sec, 53.0551/53.0551 sec, 55.8609/55.8609 sec, 0.132072/0.132072 sec )
[LOG] Total clause minimization time: 6409.94/6439 sec (27.2845/27.2845 sec, 25.2345/25.2345 sec, 439.379/439.379 sec, 111.165/111.165 sec, 556.577/556.577 sec, 711.133/711.133 sec, 519.271/519.271 sec, 524.22/524.22 sec, 558.527/558.527 sec, 570.824/570.824 sec, 561.904/561.904 sec, 608.782/608.782 sec, 568.468/568.468 sec, 1.49299/1.49299 sec, 219.842/219.842 sec, 264.729/264.729 sec, 140.76/140.76 sec, 0.35112/0.35112 sec )
[LOG] Total clause size reduction: 10869559 --> 195374 (934284 --> 19705, 451052 --> 3882, 7187600 --> 149166, 19074 --> 109, 321750 --> 2631, 308847 --> 2399, 269808 --> 2318, 257466 --> 2330, 258566 --> 2237, 243540 --> 2214, 236676 --> 2271, 303892 --> 5161, 49590 --> 677, 6808 --> 50, 6314 --> 70, 5922 --> 59, 6744 --> 83, 1626 --> 12 )
[LOG] Average clause size reduction: 580.918 --> 10.4417 (635.567 --> 13.4048, 622.141 --> 5.35448, 603.949 --> 12.5339, 544.971 --> 3.11429, 549.061 --> 4.48976, 538.061 --> 4.17944, 526.969 --> 4.52734, 515.964 --> 4.66934, 505.012 --> 4.36914, 493.996 --> 4.49087, 483.012 --> 4.63469, 435.375 --> 7.39398, 431.217 --> 5.88696, 283.667 --> 2.08333, 274.522 --> 3.04348, 269.182 --> 2.68182, 269.76 --> 3.32, 232.286 --> 1.71429 )
[LOG] Overall execution time: 7284.52 sec CPU time.
[LOG] Overall execution time: 7642 sec real time.
Synthesis time: 7642.00 sec (Real time) / 7600.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 36.71 sec (Real time) / 36.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.17 sec (Real time) / 9974.74 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 140958 21 61 1 140858
=====================  amba10c5y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9956.24 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 2.05612 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2059 new AND gates.
[LOG] Size before ABC: 2598 AND gates.
[LOG] Size after ABC: 2059 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.00217/2 sec (0.009412/0 sec, 0.03851/0 sec, 0.029046/0 sec, 0.007526/0 sec, 0.113593/0 sec, 0.016715/0 sec, 1.00946/1 sec, 0.777913/1 sec )
[LOG] Nr of iterations: 431 (11, 13, 7, 9, 22, 17, 257, 95 )
[LOG] Total clause computation time: 0.421465/0 sec (0.002024/0.002024 sec, 0.008167/0.008167 sec, 0.009718/0.009718 sec, 0.001696/0.001696 sec, 0.039706/0.039706 sec, 0.003351/0.003351 sec, 0.184456/0.184456 sec, 0.172347/0.172347 sec )
[LOG] Total clause minimization time: 1.55842/2 sec (0.005274/0.005274 sec, 0.028508/0.028508 sec, 0.017449/0.017449 sec, 0.003965/0.003965 sec, 0.071777/0.071777 sec, 0.011286/0.011286 sec, 0.819831/0.819831 sec, 0.600333/0.600333 sec )
[LOG] Total clause size reduction: 59935 --> 2478 (1980 --> 31, 2352 --> 52, 1122 --> 30, 1232 --> 17, 3003 --> 68, 2144 --> 54, 36352 --> 1742, 11750 --> 484 )
[LOG] Average clause size reduction: 139.06 --> 5.74942 (180 --> 2.81818, 180.923 --> 4, 160.286 --> 4.28571, 136.889 --> 1.88889, 136.5 --> 3.09091, 126.118 --> 3.17647, 141.447 --> 6.77821, 123.684 --> 5.09474 )
[LOG] Overall execution time: 2.05903 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.56 sec (Real time) / 2.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.13 sec (Real time) / 1.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.77 sec (Real time) / 12.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2294 7 31 1 2248
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 9.11254 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 4297 new AND gates.
[LOG] Size before ABC: 5472 AND gates.
[LOG] Size after ABC: 4297 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.99972/9 sec (0.009625/0 sec, 0.034456/0 sec, 0.012072/0 sec, 0.185115/0 sec, 0.016316/0 sec, 1.2484/1 sec, 0.724513/1 sec, 1.99341/2 sec, 3.66609/3 sec, 1.10972/2 sec )
[LOG] Nr of iterations: 971 (6, 10, 9, 76, 12, 270, 101, 240, 180, 67 )
[LOG] Total clause computation time: 2.11418/3 sec (0.001152/0.001152 sec, 0.019772/0.019772 sec, 0.002682/0.002682 sec, 0.028988/0.028988 sec, 0.003643/0.003643 sec, 0.193833/0.193833 sec, 0.15821/0.15821 sec, 0.211692/0.211692 sec, 1.12781/1.12781 sec, 0.366399/0.366399 sec )
[LOG] Total clause minimization time: 6.82787/6 sec (0.00559/0.00559 sec, 0.012139/0.012139 sec, 0.006671/0.006671 sec, 0.152596/0.152596 sec, 0.009434/0.009434 sec, 1.0476/1.0476 sec, 0.560717/0.560717 sec, 1.77244/1.77244 sec, 2.52721/2.52721 sec, 0.733472/0.733472 sec )
[LOG] Total clause size reduction: 156043 --> 5294 (1215 --> 16, 2286 --> 24, 1544 --> 22, 19650 --> 480, 2002 --> 29, 44923 --> 1355, 15500 --> 561, 34416 --> 1212, 25597 --> 1149, 8910 --> 446 )
[LOG] Average clause size reduction: 160.703 --> 5.45211 (202.5 --> 2.66667, 228.6 --> 2.4, 171.556 --> 2.44444, 258.553 --> 6.31579, 166.833 --> 2.41667, 166.381 --> 5.01852, 153.465 --> 5.55446, 143.4 --> 5.05, 142.206 --> 6.38333, 132.985 --> 6.65672 )
[LOG] Overall execution time: 9.1161 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.70 sec (Real time) / 9.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.71 sec (Real time) / 3.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 57.50 sec (Real time) / 57.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 4583 9 36 1 4528
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 1682.15 sec CPU time.
[LOG] Relation determinization time: 1706 sec real time.
[LOG] Final circuit size: 42641 new AND gates.
[LOG] Size before ABC: 64825 AND gates.
[LOG] Size after ABC: 42641 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 1681.39/1686 sec (0.032614/0 sec, 1.20418/1 sec, 0.035592/0 sec, 1.43986/2 sec, 0.038713/0 sec, 5.49235/5 sec, 0.087675/0 sec, 67.6314/68 sec, 335.681/337 sec, 811.316/813 sec, 458.432/460 sec )
[LOG] Nr of iterations: 6970 (8, 10, 8, 23, 13, 77, 26, 1596, 2559, 2144, 506 )
[LOG] Total clause computation time: 395.877/378 sec (0.004311/0.004311 sec, 0.315057/0.315057 sec, 0.00691/0.00691 sec, 0.319117/0.319117 sec, 0.007069/0.007069 sec, 0.544704/0.544704 sec, 0.014938/0.014938 sec, 19.0438/19.0438 sec, 23.5002/23.5002 sec, 172.7/172.7 sec, 179.421/179.421 sec )
[LOG] Total clause minimization time: 1284.99/1307 sec (0.019221/0.019221 sec, 0.880622/0.880622 sec, 0.017361/0.017361 sec, 1.11089/1.11089 sec, 0.021956/0.021956 sec, 4.93659/4.93659 sec, 0.062392/0.062392 sec, 48.54/48.54 sec, 312.077/312.077 sec, 638.467/638.467 sec, 278.861/278.861 sec )
[LOG] Total clause size reduction: 1196096 --> 64636 (2135 --> 20, 2700 --> 51, 1638 --> 17, 6314 --> 90, 2652 --> 31, 15656 --> 268, 4775 --> 101, 287100 --> 14166, 432302 --> 23316, 360024 --> 22674, 80800 --> 3902 )
[LOG] Average clause size reduction: 171.606 --> 9.27346 (266.875 --> 2.5, 270 --> 5.1, 204.75 --> 2.125, 274.522 --> 3.91304, 204 --> 2.38462, 203.325 --> 3.48052, 183.654 --> 3.88462, 179.887 --> 8.87594, 168.934 --> 9.11137, 167.922 --> 10.5756, 159.684 --> 7.71146 )
[LOG] Overall execution time: 1682.16 sec CPU time.
[LOG] Overall execution time: 1706 sec real time.
Synthesis time: 1705.35 sec (Real time) / 1692.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.66 sec (Real time) / 15.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9044.54 sec (Real time) / 9017.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 42991 11 42 1 42927
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1386.47 sec CPU time.
[LOG] Relation determinization time: 1447 sec real time.
[LOG] Final circuit size: 61319 new AND gates.
[LOG] Size before ABC: 86320 AND gates.
[LOG] Size after ABC: 61319 AND gates.
[LOG] Time for optimizing with ABC: 57 seconds.
[LOG] Total time for all control signals: 1385.73/1389 sec (24.8347/25 sec, 62.2551/62 sec, 258.428/259 sec, 11.5076/11 sec, 206.95/208 sec, 226.873/227 sec, 259.556/260 sec, 103.576/104 sec, 141.651/142 sec, 0.442077/1 sec, 33.6693/33 sec, 55.6928/56 sec, 0.289469/1 sec )
[LOG] Nr of iterations: 8282 (3399, 518, 2755, 18, 457, 475, 372, 131, 108, 12, 17, 14, 6 )
[LOG] Total clause computation time: 198.251/192 sec (2.14507/2.14507 sec, 10.1263/10.1263 sec, 33.4299/33.4299 sec, 10.384/10.384 sec, 12.5995/12.5995 sec, 12.6816/12.6816 sec, 11.6398/11.6398 sec, 21.3362/21.3362 sec, 52.5491/52.5491 sec, 0.084204/0.084204 sec, 12.645/12.645 sec, 18.5908/18.5908 sec, 0.039198/0.039198 sec )
[LOG] Total clause minimization time: 1185.44/1194 sec (22.611/22.611 sec, 52.0555/52.0555 sec, 224.836/224.836 sec, 0.974876/0.974876 sec, 194.195/194.195 sec, 214.031/214.031 sec, 247.76/247.76 sec, 82.0657/82.0657 sec, 88.8839/88.8839 sec, 0.195358/0.195358 sec, 20.8663/20.8663 sec, 36.8977/36.8977 sec, 0.070162/0.070162 sec )
[LOG] Total clause size reduction: 2984855 --> 86062 (1311628 --> 46781, 192841 --> 2804, 996948 --> 28547, 5644 --> 38, 146376 --> 2152, 146940 --> 2286, 110929 --> 1787, 35750 --> 862, 29318 --> 689, 2123 --> 25, 3024 --> 49, 2444 --> 33, 890 --> 9 )
[LOG] Average clause size reduction: 360.403 --> 10.3915 (385.886 --> 13.7632, 372.28 --> 5.41313, 361.869 --> 10.3619, 313.556 --> 2.11111, 320.298 --> 4.70897, 309.347 --> 4.81263, 298.196 --> 4.80376, 272.901 --> 6.58015, 271.463 --> 6.37963, 176.917 --> 2.08333, 177.882 --> 2.88235, 174.571 --> 2.35714, 148.333 --> 1.5 )
[LOG] Overall execution time: 1386.47 sec CPU time.
[LOG] Overall execution time: 1447 sec real time.
Synthesis time: 1446.82 sec (Real time) / 1437.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.98 sec (Real time) / 18.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.14 sec (Real time) / 9974.55 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 61736 13 47 1 61663
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 6043.23 sec CPU time.
[LOG] Relation determinization time: 6335 sec real time.
[LOG] Final circuit size: 122057 new AND gates.
[LOG] Size before ABC: 181907 AND gates.
[LOG] Size after ABC: 122057 AND gates.
[LOG] Time for optimizing with ABC: 276 seconds.
[LOG] Total time for all control signals: 6041.51/6058 sec (63.3098/63 sec, 189.697/191 sec, 1198.92/1202 sec, 55.5107/55 sec, 668.121/670 sec, 796.503/798 sec, 994.412/998 sec, 832.976/835 sec, 373.675/375 sec, 729.97/731 sec, 1.19661/2 sec, 1.52736/1 sec, 135.01/136 sec, 0.686581/1 sec )
[LOG] Nr of iterations: 15190 (6620, 524, 5785, 28, 548, 494, 438, 399, 161, 137, 16, 19, 15, 6 )
[LOG] Total clause computation time: 631.055/625 sec (4.82003/4.82003 sec, 28.5669/28.5669 sec, 131.302/131.302 sec, 21.0216/21.0216 sec, 39.5282/39.5282 sec, 33.8998/33.8998 sec, 33.5988/33.5988 sec, 25.2897/25.2897 sec, 65.2131/65.2131 sec, 232.546/232.546 sec, 0.225966/0.225966 sec, 0.327494/0.327494 sec, 14.5861/14.5861 sec, 0.130165/0.130165 sec )
[LOG] Total clause minimization time: 5405.79/5428 sec (58.3181/58.3181 sec, 160.958/160.958 sec, 1067.23/1067.23 sec, 34.1461/34.1461 sec, 628.239/628.239 sec, 762.22/762.22 sec, 960.436/960.436 sec, 807.297/807.297 sec, 308.072/308.072 sec, 497.001/497.001 sec, 0.621624/0.621624 sec, 0.910565/0.910565 sec, 120.142/120.142 sec, 0.2011/0.2011 sec )
[LOG] Total clause size reduction: 6262780 --> 181616 (2892503 --> 101031, 221752 --> 2613, 2377224 --> 67225, 10206 --> 115, 200749 --> 2526, 175508 --> 2284, 150765 --> 2059, 132932 --> 1836, 48960 --> 996, 41480 --> 811, 3150 --> 38, 3690 --> 43, 2856 --> 30, 1005 --> 9 )
[LOG] Average clause size reduction: 412.296 --> 11.9563 (436.934 --> 15.2615, 423.191 --> 4.98664, 410.929 --> 11.6206, 364.5 --> 4.10714, 366.33 --> 4.60949, 355.279 --> 4.62348, 344.212 --> 4.70091, 333.163 --> 4.6015, 304.099 --> 6.18634, 302.774 --> 5.91971, 196.875 --> 2.375, 194.211 --> 2.26316, 190.4 --> 2, 167.5 --> 1.5 )
[LOG] Overall execution time: 6043.24 sec CPU time.
[LOG] Overall execution time: 6335 sec real time.
Synthesis time: 6335.82 sec (Real time) / 6299.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31.19 sec (Real time) / 30.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.21 sec (Real time) / 9972.68 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 122529 15 52 1 122448
=====================  amba7b5y.aag =====================
Synthesis time: 10000.28 sec (Real time) / 9957.32 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 8204.85 sec (Real time) / 8176.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Synthesis time: 10000.52 sec (Real time) / 9972.26 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1.28973 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2042 new AND gates.
[LOG] Size before ABC: 2427 AND gates.
[LOG] Size after ABC: 2041 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.24125/1 sec (0.005522/0 sec, 0.016713/0 sec, 0.017752/0 sec, 0.004485/0 sec, 0.046152/0 sec, 0.009301/0 sec, 0.596823/1 sec, 0.544502/0 sec )
[LOG] Nr of iterations: 418 (6, 6, 8, 3, 27, 8, 254, 106 )
[LOG] Total clause computation time: 0.217829/0 sec (0.000945/0.000945 sec, 0.005401/0.005401 sec, 0.002962/0.002962 sec, 0.000661/0.000661 sec, 0.009216/0.009216 sec, 0.001892/0.001892 sec, 0.088797/0.088797 sec, 0.107955/0.107955 sec )
[LOG] Total clause minimization time: 1.0032/1 sec (0.002731/0.002731 sec, 0.009624/0.009624 sec, 0.012994/0.012994 sec, 0.002244/0.002244 sec, 0.035125/0.035125 sec, 0.005413/0.005413 sec, 0.503605/0.503605 sec, 0.431461/0.431461 sec )
[LOG] Total clause size reduction: 79588 --> 2288 (950 --> 10, 940 --> 13, 1463 --> 23, 302 --> 4, 5148 --> 84, 1099 --> 19, 49841 --> 1617, 19845 --> 518 )
[LOG] Average clause size reduction: 190.402 --> 5.47368 (158.333 --> 1.66667, 156.667 --> 2.16667, 182.875 --> 2.875, 100.667 --> 1.33333, 190.667 --> 3.11111, 137.375 --> 2.375, 196.224 --> 6.36614, 187.217 --> 4.88679 )
[LOG] Overall execution time: 1.2925 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.78 sec (Real time) / 1.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.05 sec (Real time) / 1.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.50 sec (Real time) / 15.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2268 7 31 1 2223
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 53.9805 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 10140 new AND gates.
[LOG] Size before ABC: 12815 AND gates.
[LOG] Size after ABC: 10140 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 53.6977/54 sec (0.034708/0 sec, 0.258/0 sec, 0.028252/0 sec, 0.84681/1 sec, 0.029864/0 sec, 3.29245/3 sec, 3.41041/4 sec, 9.13552/9 sec, 24.8325/25 sec, 11.8292/12 sec )
[LOG] Nr of iterations: 1983 (12, 8, 12, 39, 8, 431, 170, 481, 588, 234 )
[LOG] Total clause computation time: 12.4198/13 sec (0.004583/0.004583 sec, 0.185111/0.185111 sec, 0.007747/0.007747 sec, 0.130791/0.130791 sec, 0.005635/0.005635 sec, 0.503964/0.503964 sec, 0.594303/0.594303 sec, 1.02043/1.02043 sec, 6.32998/6.32998 sec, 3.63729/3.63729 sec )
[LOG] Total clause minimization time: 41.1418/41 sec (0.024747/0.024747 sec, 0.067704/0.067704 sec, 0.0154/0.0154 sec, 0.710136/0.710136 sec, 0.018572/0.018572 sec, 2.7761/2.7761 sec, 2.80416/2.80416 sec, 8.09387/8.09387 sec, 18.4738/18.4738 sec, 8.15737/8.15737 sec )
[LOG] Total clause size reduction: 381538 --> 12651 (2662 --> 35, 1771 --> 28, 2178 --> 27, 8702 --> 213, 1281 --> 16, 93740 --> 2666, 34307 --> 1107, 92160 --> 2816, 112117 --> 4002, 32620 --> 1741 )
[LOG] Average clause size reduction: 192.404 --> 6.37973 (221.833 --> 2.91667, 221.375 --> 3.5, 181.5 --> 2.25, 223.128 --> 5.46154, 160.125 --> 2, 217.494 --> 6.18561, 201.806 --> 6.51176, 191.601 --> 5.85447, 190.675 --> 6.80612, 139.402 --> 7.44017 )
[LOG] Overall execution time: 53.9855 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 56.35 sec (Real time) / 55.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.40 sec (Real time) / 9.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 678.97 sec (Real time) / 677.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 10425 9 37 1 10369
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 5523.87 sec CPU time.
[LOG] Relation determinization time: 5561 sec real time.
[LOG] Final circuit size: 58433 new AND gates.
[LOG] Size before ABC: 90465 AND gates.
[LOG] Size after ABC: 58432 AND gates.
[LOG] Time for optimizing with ABC: 28 seconds.
[LOG] Total time for all control signals: 5522.62/5530 sec (0.037706/0 sec, 3.20652/4 sec, 0.066004/0 sec, 1.98605/2 sec, 0.114069/0 sec, 7.09897/7 sec, 0.311128/0 sec, 109.015/109 sec, 1899.43/1902 sec, 2295.65/2298 sec, 1205.7/1208 sec )
[LOG] Nr of iterations: 9732 (5, 4, 12, 14, 19, 56, 41, 2112, 3487, 3045, 937 )
[LOG] Total clause computation time: 1226.16/1268 sec (0.004056/0.004056 sec, 3.11272/3.11272 sec, 0.012255/0.012255 sec, 1.02657/1.02657 sec, 0.027315/0.027315 sec, 1.27932/1.27932 sec, 0.060371/0.060371 sec, 15.0726/15.0726 sec, 218.655/218.655 sec, 516.777/516.777 sec, 470.128/470.128 sec )
[LOG] Total clause minimization time: 4295.67/4261 sec (0.021247/0.021247 sec, 0.079311/0.079311 sec, 0.034854/0.034854 sec, 0.944301/0.944301 sec, 0.070554/0.070554 sec, 5.80152/5.80152 sec, 0.229138/0.229138 sec, 93.8653/93.8653 sec, 1680.61/1680.61 sec, 1778.65/1778.65 sec, 735.355/735.355 sec )
[LOG] Total clause size reduction: 1710369 --> 90302 (1208 --> 12, 891 --> 7, 2629 --> 27, 3757 --> 39, 4068 --> 51, 11825 --> 183, 7840 --> 166, 390535 --> 19672, 606564 --> 31643, 526612 --> 30476, 154440 --> 8026 )
[LOG] Average clause size reduction: 175.747 --> 9.27887 (241.6 --> 2.4, 222.75 --> 1.75, 219.083 --> 2.25, 268.357 --> 2.78571, 214.105 --> 2.68421, 211.161 --> 3.26786, 191.22 --> 4.04878, 184.912 --> 9.31439, 173.95 --> 9.07456, 172.943 --> 10.0085, 164.824 --> 8.56564 )
[LOG] Overall execution time: 5523.88 sec CPU time.
[LOG] Overall execution time: 5561 sec real time.
Synthesis time: 5560.16 sec (Real time) / 5524.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.00 sec (Real time) / 18.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.17 sec (Real time) / 9980.64 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 58779 11 43 1 58715
=====================  amba5f17y.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9960.06 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9962.84 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.29 sec (Real time) / 9964.56 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006278 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00169/0 sec (0.00169/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.000364/0 sec (0.000364/0.000364 sec )
[LOG] Total clause minimization time: 0.000348/0 sec (0.000348/0.000348 sec )
[LOG] Total clause size reduction: 537 --> 4 (537 --> 4 )
[LOG] Average clause size reduction: 134.25 --> 1 (134.25 --> 1 )
[LOG] Overall execution time: 0.008355 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 351 3 48 1 299
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.041753 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012343/0 sec (0.012343/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.004313/0 sec (0.004313/0.004313 sec )
[LOG] Total clause minimization time: 0.005516/0 sec (0.005516/0.005516 sec )
[LOG] Total clause size reduction: 2664 --> 13 (2664 --> 13 )
[LOG] Average clause size reduction: 266.4 --> 1.3 (266.4 --> 1.3 )
[LOG] Overall execution time: 0.045166 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 570 3 84 1 482
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.090525 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 103 AND gates.
[LOG] Size after ABC: 81 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030471/0 sec (0.030471/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.009641/0 sec (0.009641/0.009641 sec )
[LOG] Total clause minimization time: 0.016915/0 sec (0.016915/0.016915 sec )
[LOG] Total clause size reduction: 5954 --> 49 (5954 --> 49 )
[LOG] Average clause size reduction: 425.286 --> 3.5 (425.286 --> 3.5 )
[LOG] Overall execution time: 0.096987 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 952 3 133 1 815
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010702 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00273/0 sec (0.00273/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000643/0 sec (0.000643/0.000643 sec )
[LOG] Total clause minimization time: 0.000752/0 sec (0.000752/0.000752 sec )
[LOG] Total clause size reduction: 992 --> 6 (992 --> 6 )
[LOG] Average clause size reduction: 198.4 --> 1.2 (198.4 --> 1.2 )
[LOG] Overall execution time: 0.013255 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 440 3 64 1 372
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.092079 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 37 new AND gates.
[LOG] Size before ABC: 157 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029002/0 sec (0.029002/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.011732/0 sec (0.011732/0.011732 sec )
[LOG] Total clause minimization time: 0.013054/0 sec (0.013054/0.013054 sec )
[LOG] Total clause size reduction: 6608 --> 29 (6608 --> 29 )
[LOG] Average clause size reduction: 388.706 --> 1.70588 (388.706 --> 1.70588 )
[LOG] Overall execution time: 0.097154 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 755 3 112 1 639
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.125362 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 53 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 53 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037072/0 sec (0.037072/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.01146/0 sec (0.01146/0.01146 sec )
[LOG] Total clause minimization time: 0.020072/0 sec (0.020072/0.020072 sec )
[LOG] Total clause size reduction: 7280 --> 29 (7280 --> 29 )
[LOG] Average clause size reduction: 520 --> 2.07143 (520 --> 2.07143 )
[LOG] Overall execution time: 0.134288 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 1017 3 161 1 852
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013245 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004882/0 sec (0.004882/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.001187/0 sec (0.001187/0.001187 sec )
[LOG] Total clause minimization time: 0.002447/0 sec (0.002447/0.002447 sec )
[LOG] Total clause size reduction: 1414 --> 15 (1414 --> 15 )
[LOG] Average clause size reduction: 176.75 --> 1.875 (176.75 --> 1.875 )
[LOG] Overall execution time: 0.015482 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 420 3 56 1 360
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.06285 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016679/0 sec (0.016679/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.00659/0 sec (0.00659/0.00659 sec )
[LOG] Total clause minimization time: 0.007194/0 sec (0.007194/0.007194 sec )
[LOG] Total clause size reduction: 5344 --> 19 (5344 --> 19 )
[LOG] Average clause size reduction: 314.353 --> 1.11765 (314.353 --> 1.11765 )
[LOG] Overall execution time: 0.066961 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 660 3 98 1 558
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001211 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000219/0 sec (0.000219/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001901 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001494 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000372/0 sec (0.000372/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002343 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003413 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00109/0 sec (0.00109/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.000242/0 sec (0.000242/0.000242 sec )
[LOG] Total clause minimization time: 0.000279/0 sec (0.000279/0.000279 sec )
[LOG] Total clause size reduction: 300 --> 3 (300 --> 3 )
[LOG] Average clause size reduction: 75 --> 0.75 (75 --> 0.75 )
[LOG] Overall execution time: 0.004588 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.008996 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002079/0 sec (0.002079/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000382/0 sec (0.000382/0.000382 sec )
[LOG] Total clause minimization time: 0.000665/0 sec (0.000665/0.000665 sec )
[LOG] Total clause size reduction: 332 --> 2 (332 --> 2 )
[LOG] Average clause size reduction: 110.667 --> 0.666667 (110.667 --> 0.666667 )
[LOG] Overall execution time: 0.010891 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007036 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002854/0 sec (0.001594/0 sec, 0.00126/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000339/0 sec (0.000212/0.000212 sec, 0.000127/0.000127 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009414 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.01383 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004494/0 sec (0.002484/0 sec, 0.00201/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000137/0 sec (0.000135/0.000135 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017929 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003321 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001205/0 sec (0.000694/0 sec, 0.000511/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 4.3e-05/0 sec (4.2e-05/4.2e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004661 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.004442 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001929/0 sec (0.001094/0 sec, 0.000835/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6e-05/6e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00645 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001357 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000278/0 sec (0.000278/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 6.6e-05/0 sec (6.6e-05/6.6e-05 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec )
[LOG] Total clause size reduction: 30 --> 1 (30 --> 1 )
[LOG] Average clause size reduction: 15 --> 0.5 (15 --> 0.5 )
[LOG] Overall execution time: 0.002033 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001946 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000519/0 sec (0.000519/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000108/0 sec (0.000108/0.000108 sec )
[LOG] Total clause minimization time: 9.6e-05/0 sec (9.6e-05/9.6e-05 sec )
[LOG] Total clause size reduction: 96 --> 3 (96 --> 3 )
[LOG] Average clause size reduction: 32 --> 1 (32 --> 1 )
[LOG] Overall execution time: 0.00279 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 95 1 21 1 72
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011794 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 76 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007862/0 sec (0.004384/0 sec, 0.003478/0 sec )
[LOG] Nr of iterations: 20 (13, 7 )
[LOG] Total clause computation time: 0.001855/0 sec (0.000947/0.000947 sec, 0.000908/0.000908 sec )
[LOG] Total clause minimization time: 0.004638/0 sec (0.002716/0.002716 sec, 0.001922/0.001922 sec )
[LOG] Total clause size reduction: 2274 --> 49 (1692 --> 38, 582 --> 11 )
[LOG] Average clause size reduction: 113.7 --> 2.45 (130.154 --> 2.92308, 83.1429 --> 1.57143 )
[LOG] Overall execution time: 0.013168 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 245 2 36 1 205
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.021781 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011802/0 sec (0.007223/0 sec, 0.004579/0 sec )
[LOG] Nr of iterations: 17 (12, 5 )
[LOG] Total clause computation time: 0.002605/0 sec (0.001568/0.001568 sec, 0.001037/0.001037 sec )
[LOG] Total clause minimization time: 0.006949/0 sec (0.004444/0.004444 sec, 0.002505/0.002505 sec )
[LOG] Total clause size reduction: 3214 --> 38 (2574 --> 31, 640 --> 7 )
[LOG] Average clause size reduction: 189.059 --> 2.23529 (214.5 --> 2.58333, 128 --> 1.4 )
[LOG] Overall execution time: 0.023979 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 374 2 63 1 307
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006542 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003698/0 sec (0.002069/0 sec, 0.001629/0 sec )
[LOG] Nr of iterations: 15 (9, 6 )
[LOG] Total clause computation time: 0.000858/0 sec (0.000541/0.000541 sec, 0.000317/0.000317 sec )
[LOG] Total clause minimization time: 0.001693/0 sec (0.000947/0.000947 sec, 0.000746/0.000746 sec )
[LOG] Total clause size reduction: 1525 --> 24 (1040 --> 15, 485 --> 9 )
[LOG] Average clause size reduction: 101.667 --> 1.6 (115.556 --> 1.66667, 80.8333 --> 1.5 )
[LOG] Overall execution time: 0.007779 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 210 2 28 1 178
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.017917 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009555/0 sec (0.006358/0 sec, 0.003197/0 sec )
[LOG] Nr of iterations: 19 (15, 4 )
[LOG] Total clause computation time: 0.002279/0 sec (0.001872/0.001872 sec, 0.000407/0.000407 sec )
[LOG] Total clause minimization time: 0.005224/0 sec (0.003388/0.003388 sec, 0.001836/0.001836 sec )
[LOG] Total clause size reduction: 3476 --> 28 (2996 --> 24, 480 --> 4 )
[LOG] Average clause size reduction: 182.947 --> 1.47368 (199.733 --> 1.6, 120 --> 1 )
[LOG] Overall execution time: 0.019825 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 328 2 49 1 275
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017293 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 106 AND gates.
[LOG] Size after ABC: 86 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012294/0 sec (0.005004/0 sec, 0.004305/0 sec, 0.002985/0 sec )
[LOG] Nr of iterations: 27 (16, 8, 3 )
[LOG] Total clause computation time: 0.002605/0 sec (0.001228/0.001228 sec, 0.001021/0.001021 sec, 0.000356/0.000356 sec )
[LOG] Total clause minimization time: 0.007262/0 sec (0.002914/0.002914 sec, 0.002467/0.002467 sec, 0.001881/0.001881 sec )
[LOG] Total clause size reduction: 4184 --> 46 (2820 --> 29, 1106 --> 14, 258 --> 3 )
[LOG] Average clause size reduction: 154.963 --> 1.7037 (176.25 --> 1.8125, 138.25 --> 1.75, 86 --> 1 )
[LOG] Overall execution time: 0.018862 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 338 3 36 1 296
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.053696 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 106 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034126/0 sec (0.011556/0 sec, 0.011965/0 sec, 0.010605/0 sec )
[LOG] Nr of iterations: 32 (17, 12, 3 )
[LOG] Total clause computation time: 0.006576/0 sec (0.003254/0.003254 sec, 0.002492/0.002492 sec, 0.00083/0.00083 sec )
[LOG] Total clause minimization time: 0.022789/0 sec (0.006634/0.006634 sec, 0.00802/0.00802 sec, 0.008135/0.008135 sec )
[LOG] Total clause size reduction: 8214 --> 50 (4928 --> 30, 2860 --> 18, 426 --> 2 )
[LOG] Average clause size reduction: 256.688 --> 1.5625 (289.882 --> 1.76471, 238.333 --> 1.5, 142 --> 0.666667 )
[LOG] Overall execution time: 0.056134 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 470 3 63 1 401
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 5.20643 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 402 new AND gates.
[LOG] Size before ABC: 527 AND gates.
[LOG] Size after ABC: 402 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.88748/5 sec (0.367174/0 sec, 0.848497/1 sec, 3.67181/4 sec )
[LOG] Nr of iterations: 114 (17, 40, 57 )
[LOG] Total clause computation time: 0.639906/1 sec (0.200117/0.200117 sec, 0.162007/0.162007 sec, 0.277782/0.277782 sec )
[LOG] Total clause minimization time: 4.2262/4 sec (0.160319/0.160319 sec, 0.68023/0.68023 sec, 3.38565/3.38565 sec )
[LOG] Total clause size reduction: 18113 --> 454 (3536 --> 46, 6513 --> 160, 8064 --> 248 )
[LOG] Average clause size reduction: 158.886 --> 3.98246 (208 --> 2.70588, 162.825 --> 4, 141.474 --> 4.35088 )
[LOG] Overall execution time: 5.21125 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.41 sec (Real time) / 5.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 693 2 52 1 636
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 7078.51 sec CPU time.
[LOG] Relation determinization time: 7092 sec real time.
[LOG] Final circuit size: 1613 new AND gates.
[LOG] Size before ABC: 2113 AND gates.
[LOG] Size after ABC: 1613 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7059.21/7072 sec (548.776/550 sec, 2327.54/2332 sec, 4182.9/4190 sec )
[LOG] Nr of iterations: 406 (35, 128, 243 )
[LOG] Total clause computation time: 281.427/286 sec (118.731/118.731 sec, 102.781/102.781 sec, 59.9143/59.9143 sec )
[LOG] Total clause minimization time: 6777.22/6785 sec (429.925/429.925 sec, 2224.57/2224.57 sec, 4122.72/4122.72 sec )
[LOG] Total clause size reduction: 105898 --> 1964 (12512 --> 131, 35306 --> 600, 58080 --> 1233 )
[LOG] Average clause size reduction: 260.833 --> 4.83744 (357.486 --> 3.74286, 275.828 --> 4.6875, 239.012 --> 5.07407 )
[LOG] Overall execution time: 7078.59 sec CPU time.
[LOG] Overall execution time: 7092 sec real time.
Synthesis time: 7091.62 sec (Real time) / 7066.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 2099 2 91 1 2003
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 8.50126 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 2607 new AND gates.
[LOG] Size before ABC: 3712 AND gates.
[LOG] Size after ABC: 2607 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.75003/8 sec (0.06245/0 sec, 2.14137/3 sec, 2.30203/2 sec, 3.24418/3 sec )
[LOG] Nr of iterations: 493 (14, 284, 118, 77 )
[LOG] Total clause computation time: 0.628641/0 sec (0.020354/0.020354 sec, 0.221308/0.221308 sec, 0.19259/0.19259 sec, 0.194389/0.194389 sec )
[LOG] Total clause minimization time: 7.07221/8 sec (0.033428/0.033428 sec, 1.90625/1.90625 sec, 2.09572/2.09572 sec, 3.03681/3.03681 sec )
[LOG] Total clause size reduction: 217267 --> 3597 (7501 --> 46, 135840 --> 2393, 46566 --> 777, 27360 --> 381 )
[LOG] Average clause size reduction: 440.704 --> 7.29615 (535.786 --> 3.28571, 478.31 --> 8.42606, 394.627 --> 6.58475, 355.325 --> 4.94805 )
[LOG] Overall execution time: 8.50992 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.04 sec (Real time) / 8.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.36 sec (Real time) / 1.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.22 sec (Real time) / 2.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 3334 3 133 1 3194
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019085 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 135 AND gates.
[LOG] Size after ABC: 99 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013168/0 sec (0.003248/0 sec, 0.00992/0 sec )
[LOG] Nr of iterations: 30 (7, 23 )
[LOG] Total clause computation time: 0.003143/0 sec (0.000945/0.000945 sec, 0.002198/0.002198 sec )
[LOG] Total clause minimization time: 0.0084/0 sec (0.001511/0.001511 sec, 0.006889/0.006889 sec )
[LOG] Total clause size reduction: 3338 --> 85 (984 --> 16, 2354 --> 69 )
[LOG] Average clause size reduction: 111.267 --> 2.83333 (140.571 --> 2.28571, 102.348 --> 3 )
[LOG] Overall execution time: 0.020517 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 332 2 36 1 292
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.125906 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 242 new AND gates.
[LOG] Size before ABC: 346 AND gates.
[LOG] Size after ABC: 242 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.092745/0 sec (0.026017/0 sec, 0.066728/0 sec )
[LOG] Nr of iterations: 78 (25, 53 )
[LOG] Total clause computation time: 0.0189/0 sec (0.006306/0.006306 sec, 0.012594/0.012594 sec )
[LOG] Total clause minimization time: 0.070097/0 sec (0.017945/0.017945 sec, 0.052152/0.052152 sec )
[LOG] Total clause size reduction: 15680 --> 241 (6528 --> 73, 9152 --> 168 )
[LOG] Average clause size reduction: 201.026 --> 3.08974 (261.12 --> 2.92, 172.679 --> 3.16981 )
[LOG] Overall execution time: 0.128333 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 631 2 63 1 564
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.060696 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018932/0 sec (0.004666/0 sec, 0.006684/0 sec, 0.007582/0 sec )
[LOG] Nr of iterations: 13 (1, 5, 7 )
[LOG] Total clause computation time: 0.003686/0 sec (0.001132/0.001132 sec, 0.001253/0.001253 sec, 0.001301/0.001301 sec )
[LOG] Total clause minimization time: 0.005429/0 sec (0/0 sec, 0.002254/0.002254 sec, 0.003175/0.003175 sec )
[LOG] Total clause size reduction: 5312 --> 26 (0 --> 0, 2756 --> 9, 2556 --> 17 )
[LOG] Average clause size reduction: 408.615 --> 2 (0 --> 0, 551.2 --> 1.8, 365.143 --> 2.42857 )
[LOG] Overall execution time: 0.066154 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1167 2 96 1 1067
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.194736 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030872/0 sec (0.008879/0 sec, 0.010277/0 sec, 0.011716/0 sec )
[LOG] Nr of iterations: 8 (1, 3, 4 )
[LOG] Total clause computation time: 0.004587/0 sec (0.001772/0.001772 sec, 0.001246/0.001246 sec, 0.001569/0.001569 sec )
[LOG] Total clause minimization time: 0.006362/0 sec (0/0 sec, 0.002581/0.002581 sec, 0.003781/0.003781 sec )
[LOG] Total clause size reduction: 4450 --> 14 (0 --> 0, 2308 --> 5, 2142 --> 9 )
[LOG] Average clause size reduction: 556.25 --> 1.75 (0 --> 0, 769.333 --> 1.66667, 535.5 --> 2.25 )
[LOG] Overall execution time: 0.205693 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1884 2 168 1 1713
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.031826 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 114 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021991/0 sec (0.005864/0 sec, 0.005757/0 sec, 0.005411/0 sec, 0.004959/0 sec )
[LOG] Nr of iterations: 33 (9, 8, 8, 8 )
[LOG] Total clause computation time: 0.005462/0 sec (0.001452/0.001452 sec, 0.001609/0.001609 sec, 0.001108/0.001108 sec, 0.001293/0.001293 sec )
[LOG] Total clause minimization time: 0.011924/0 sec (0.003205/0.003205 sec, 0.003034/0.003034 sec, 0.003164/0.003164 sec, 0.002521/0.002521 sec )
[LOG] Total clause size reduction: 7330 --> 43 (2416 --> 16, 1813 --> 9, 1540 --> 10, 1561 --> 8 )
[LOG] Average clause size reduction: 222.121 --> 1.30303 (268.444 --> 1.77778, 226.625 --> 1.125, 192.5 --> 1.25, 195.125 --> 1 )
[LOG] Overall execution time: 0.034062 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 477 4 56 1 413
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.608352 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 549 new AND gates.
[LOG] Size before ABC: 656 AND gates.
[LOG] Size after ABC: 549 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.523746/1 sec (0.083965/0 sec, 0.108479/1 sec, 0.171332/0 sec, 0.15997/0 sec )
[LOG] Nr of iterations: 173 (40, 36, 51, 46 )
[LOG] Total clause computation time: 0.125151/0 sec (0.045129/0.045129 sec, 0.021237/0.021237 sec, 0.031222/0.031222 sec, 0.027563/0.027563 sec )
[LOG] Total clause minimization time: 0.384412/1 sec (0.03552/0.03552 sec, 0.084269/0.084269 sec, 0.136726/0.136726 sec, 0.127897/0.127897 sec )
[LOG] Total clause size reduction: 63835 --> 479 (18330 --> 90, 14315 --> 106, 17600 --> 151, 13590 --> 132 )
[LOG] Average clause size reduction: 368.988 --> 2.76879 (458.25 --> 2.25, 397.639 --> 2.94444, 345.098 --> 2.96078, 295.435 --> 2.86957 )
[LOG] Overall execution time: 0.612755 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 1147 4 98 1 1041
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.120099 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 140 new AND gates.
[LOG] Size before ABC: 166 AND gates.
[LOG] Size after ABC: 140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030186/0 sec (0.030186/0 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 0.006791/0 sec (0.006791/0.006791 sec )
[LOG] Total clause minimization time: 0.018376/0 sec (0.018376/0.018376 sec )
[LOG] Total clause size reduction: 9120 --> 27 (9120 --> 27 )
[LOG] Average clause size reduction: 570 --> 1.6875 (570 --> 1.6875 )
[LOG] Overall execution time: 0.127642 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1375 3 144 1 1227
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.533669 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 234 new AND gates.
[LOG] Size before ABC: 271 AND gates.
[LOG] Size after ABC: 234 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.143277/0 sec (0.143277/0 sec )
[LOG] Nr of iterations: 22 (22 )
[LOG] Total clause computation time: 0.02673/0 sec (0.02673/0.02673 sec )
[LOG] Total clause minimization time: 0.106238/0 sec (0.106238/0.106238 sec )
[LOG] Total clause size reduction: 21462 --> 42 (21462 --> 42 )
[LOG] Average clause size reduction: 975.545 --> 1.90909 (975.545 --> 1.90909 )
[LOG] Overall execution time: 0.550188 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2339 3 252 1 2083
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005181 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001502/0 sec (0.001502/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000318/0 sec (0.000318/0.000318 sec )
[LOG] Total clause minimization time: 0.000385/0 sec (0.000385/0.000385 sec )
[LOG] Total clause size reduction: 220 --> 2 (220 --> 2 )
[LOG] Average clause size reduction: 73.3333 --> 0.666667 (73.3333 --> 0.666667 )
[LOG] Overall execution time: 0.006701 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.019487 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00409/0 sec (0.00409/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.001113/0 sec (0.001113/0.001113 sec )
[LOG] Total clause minimization time: 0.001438/0 sec (0.001438/0.001438 sec )
[LOG] Total clause size reduction: 910 --> 5 (910 --> 5 )
[LOG] Average clause size reduction: 151.667 --> 0.833333 (151.667 --> 0.833333 )
[LOG] Overall execution time: 0.02202 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.357675 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 143 new AND gates.
[LOG] Size before ABC: 275 AND gates.
[LOG] Size after ABC: 143 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.182528/0 sec (0.11979/0 sec, 0.062738/0 sec )
[LOG] Nr of iterations: 52 (40, 12 )
[LOG] Total clause computation time: 0.071132/0 sec (0.055203/0.055203 sec, 0.015929/0.015929 sec )
[LOG] Total clause minimization time: 0.099579/0 sec (0.058186/0.058186 sec, 0.041393/0.041393 sec )
[LOG] Total clause size reduction: 30808 --> 123 (24219 --> 95, 6589 --> 28 )
[LOG] Average clause size reduction: 592.462 --> 2.36538 (605.475 --> 2.375, 549.083 --> 2.33333 )
[LOG] Overall execution time: 0.366405 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1514 4 160 1 1346
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 4.11296 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 599 new AND gates.
[LOG] Size before ABC: 740 AND gates.
[LOG] Size after ABC: 599 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.75215/3 sec (1.73611/2 sec, 1.01604/1 sec )
[LOG] Nr of iterations: 149 (114, 35 )
[LOG] Total clause computation time: 1.24743/1 sec (1.01195/1.01195 sec, 0.235479/0.235479 sec )
[LOG] Total clause minimization time: 1.47323/2 sec (0.707653/0.707653 sec, 0.765576/0.765576 sec )
[LOG] Total clause size reduction: 152651 --> 426 (118311 --> 303, 34340 --> 123 )
[LOG] Average clause size reduction: 1024.5 --> 2.85906 (1037.82 --> 2.65789, 981.143 --> 3.51429 )
[LOG] Overall execution time: 4.13421 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.34 sec (Real time) / 4.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2942 4 280 1 2654
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.136125 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 332 new AND gates.
[LOG] Size before ABC: 427 AND gates.
[LOG] Size after ABC: 330 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.108926/0 sec (0.005165/0 sec, 0.014846/0 sec, 0.043677/0 sec, 0.001942/0 sec, 0.02352/0 sec, 0.009965/0 sec, 0.006186/0 sec, 0.003625/0 sec )
[LOG] Nr of iterations: 99 (7, 17, 41, 1, 20, 2, 8, 3 )
[LOG] Total clause computation time: 0.021795/0 sec (0.002128/0.002128 sec, 0.003185/0.003185 sec, 0.008296/0.008296 sec, 0.000717/0.000717 sec, 0.00561/0.00561 sec, 0.000148/0.000148 sec, 0.001325/0.001325 sec, 0.000386/0.000386 sec )
[LOG] Total clause minimization time: 0.077152/0 sec (0.001781/0.001781 sec, 0.01047/0.01047 sec, 0.033956/0.033956 sec, 0/0 sec, 0.016673/0.016673 sec, 0.008616/0.008616 sec, 0.003632/0.003632 sec, 0.002024/0.002024 sec )
[LOG] Total clause size reduction: 13977 --> 322 (984 --> 11, 2544 --> 46, 6120 --> 208, 0 --> 0, 2850 --> 46, 149 --> 0, 1036 --> 9, 294 --> 2 )
[LOG] Average clause size reduction: 141.182 --> 3.25253 (140.571 --> 1.57143, 149.647 --> 2.70588, 149.268 --> 5.07317, 0 --> 0, 142.5 --> 2.3, 74.5 --> 0, 129.5 --> 1.125, 98 --> 0.666667 )
[LOG] Overall execution time: 0.137804 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 518 13 23 1 476
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.246024 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 313 new AND gates.
[LOG] Size before ABC: 367 AND gates.
[LOG] Size after ABC: 310 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.163925/0 sec (0.017683/0 sec, 0.013429/0 sec, 0.001796/0 sec, 0.007157/0 sec, 0.002513/0 sec, 0.031483/0 sec, 0.029091/0 sec, 0.014568/0 sec, 0.020848/0 sec, 0.025357/0 sec )
[LOG] Nr of iterations: 83 (10, 10, 2, 7, 2, 20, 7, 2, 11, 12 )
[LOG] Total clause computation time: 0.030395/0 sec (0.005612/0.005612 sec, 0.003044/0.003044 sec, 0.000199/0.000199 sec, 0.001925/0.001925 sec, 0.000674/0.000674 sec, 0.00582/0.00582 sec, 0.001888/0.001888 sec, 0.000182/0.000182 sec, 0.006441/0.006441 sec, 0.00461/0.00461 sec )
[LOG] Total clause minimization time: 0.116665/0 sec (0.010164/0.010164 sec, 0.008802/0.008802 sec, 7.1e-05/7.1e-05 sec, 0.003674/0.003674 sec, 0.000289/0.000289 sec, 0.023932/0.023932 sec, 0.025451/0.025451 sec, 0.012696/0.012696 sec, 0.012616/0.012616 sec, 0.01897/0.01897 sec )
[LOG] Total clause size reduction: 15002 --> 208 (2124 --> 29, 2079 --> 31, 251 --> 0, 1218 --> 15, 200 --> 1, 3743 --> 80, 1164 --> 7, 193 --> 0, 1940 --> 23, 2090 --> 22 )
[LOG] Average clause size reduction: 180.747 --> 2.50602 (212.4 --> 2.9, 207.9 --> 3.1, 125.5 --> 0, 174 --> 2.14286, 100 --> 0.5, 187.15 --> 4, 166.286 --> 1, 96.5 --> 0, 176.364 --> 2.09091, 174.167 --> 1.83333 )
[LOG] Overall execution time: 0.248485 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 597 15 27 1 548
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 14.1006 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 1860 new AND gates.
[LOG] Size before ABC: 2309 AND gates.
[LOG] Size after ABC: 1859 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.5291/13 sec (0.519318/0 sec, 1.99793/2 sec, 0.008387/0 sec, 0.730292/1 sec, 0.175087/0 sec, 2.52295/2 sec, 3.33454/4 sec, 2.71499/3 sec, 0.696433/0 sec, 0.829201/1 sec )
[LOG] Nr of iterations: 416 (24, 150, 2, 67, 22, 43, 59, 25, 10, 14 )
[LOG] Total clause computation time: 2.53263/1 sec (0.1873/0.1873 sec, 0.410438/0.410438 sec, 0.000685/0.000685 sec, 0.168675/0.168675 sec, 0.015775/0.015775 sec, 0.421139/0.421139 sec, 0.660052/0.660052 sec, 0.357555/0.357555 sec, 0.159754/0.159754 sec, 0.151259/0.151259 sec )
[LOG] Total clause minimization time: 10.9097/12 sec (0.324686/0.324686 sec, 1.57909/1.57909 sec, 0.000139/0.000139 sec, 0.553353/0.553353 sec, 0.150563/0.150563 sec, 2.09301/2.09301 sec, 2.66509/2.66509 sec, 2.34771/2.34771 sec, 0.527515/0.527515 sec, 0.668566/0.668566 sec )
[LOG] Total clause size reduction: 96157 --> 2125 (6003 --> 94, 38144 --> 914, 253 --> 0, 15048 --> 413, 4725 --> 172, 9324 --> 188, 12702 --> 242, 5232 --> 51, 1944 --> 20, 2782 --> 31 )
[LOG] Average clause size reduction: 231.147 --> 5.10817 (250.125 --> 3.91667, 254.293 --> 6.09333, 126.5 --> 0, 224.597 --> 6.16418, 214.773 --> 7.81818, 216.837 --> 4.37209, 215.288 --> 4.10169, 209.28 --> 2.04, 194.4 --> 2, 198.714 --> 2.21429 )
[LOG] Overall execution time: 14.1061 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.55 sec (Real time) / 14.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.13 sec (Real time) / 19.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 2171 18 30 1 2114
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.055717 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 50 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018805/0 sec (0.01161/0 sec, 0.007195/0 sec )
[LOG] Nr of iterations: 11 (7, 4 )
[LOG] Total clause computation time: 0.004013/0 sec (0.002446/0.002446 sec, 0.001567/0.001567 sec )
[LOG] Total clause minimization time: 0.006552/0 sec (0.004676/0.004676 sec, 0.001876/0.001876 sec )
[LOG] Total clause size reduction: 3660 --> 15 (2682 --> 12, 978 --> 3 )
[LOG] Average clause size reduction: 332.727 --> 1.36364 (383.143 --> 1.71429, 244.5 --> 0.75 )
[LOG] Overall execution time: 0.062032 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.475589 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 203 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.205264/0 sec (0.049041/0 sec, 0.05111/0 sec, 0.105113/0 sec )
[LOG] Nr of iterations: 34 (7, 9, 18 )
[LOG] Total clause computation time: 0.057737/0 sec (0.020842/0.020842 sec, 0.01229/0.01229 sec, 0.024605/0.024605 sec )
[LOG] Total clause minimization time: 0.118171/0 sec (0.019042/0.019042 sec, 0.028764/0.028764 sec, 0.070365/0.070365 sec )
[LOG] Total clause size reduction: 16225 --> 68 (4368 --> 8, 4496 --> 19, 7361 --> 41 )
[LOG] Average clause size reduction: 477.206 --> 2 (624 --> 1.14286, 499.556 --> 2.11111, 408.944 --> 2.27778 )
[LOG] Overall execution time: 0.488961 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2205 4 140 1 2058
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.285253 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 139 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 139 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14682/1 sec (0.095575/1 sec, 0.051245/0 sec )
[LOG] Nr of iterations: 43 (28, 15 )
[LOG] Total clause computation time: 0.034046/1 sec (0.020493/0.020493 sec, 0.013553/0.013553 sec )
[LOG] Total clause minimization time: 0.098314/0 sec (0.067611/0.067611 sec, 0.030703/0.030703 sec )
[LOG] Total clause size reduction: 21110 --> 98 (14796 --> 67, 6314 --> 31 )
[LOG] Average clause size reduction: 490.93 --> 2.27907 (528.429 --> 2.39286, 420.933 --> 2.06667 )
[LOG] Overall execution time: 0.297467 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1797 3 152 1 1640
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.47343 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 203 new AND gates.
[LOG] Size before ABC: 247 AND gates.
[LOG] Size after ABC: 203 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.825363/1 sec (0.332089/0 sec, 0.263202/1 sec, 0.230072/0 sec )
[LOG] Nr of iterations: 60 (29, 18, 13 )
[LOG] Total clause computation time: 0.184017/0 sec (0.069938/0.069938 sec, 0.059655/0.059655 sec, 0.054424/0.054424 sec )
[LOG] Total clause minimization time: 0.580254/1 sec (0.241761/0.241761 sec, 0.181979/0.181979 sec, 0.156514/0.156514 sec )
[LOG] Total clause size reduction: 55755 --> 151 (30408 --> 78, 15555 --> 44, 9792 --> 29 )
[LOG] Average clause size reduction: 929.25 --> 2.51667 (1048.55 --> 2.68966, 864.167 --> 2.44444, 753.231 --> 2.23077 )
[LOG] Overall execution time: 1.50447 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.67 sec (Real time) / 1.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.79 sec (Real time) / 1.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.96 sec (Real time) / 0.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3662 4 296 1 3359
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.01418 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002646/0 sec (0.002646/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00101/0 sec (0.00101/0.00101 sec )
[LOG] Total clause minimization time: 0.000305/0 sec (0.000305/0.000305 sec )
[LOG] Total clause size reduction: 250 --> 1 (250 --> 1 )
[LOG] Average clause size reduction: 125 --> 0.5 (125 --> 0.5 )
[LOG] Overall execution time: 0.016429 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.036835 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007001/0 sec (0.007001/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003287/0 sec (0.003287/0.003287 sec )
[LOG] Total clause minimization time: 0.001295/0 sec (0.001295/0.001295 sec )
[LOG] Total clause size reduction: 324 --> 1 (324 --> 1 )
[LOG] Average clause size reduction: 162 --> 0.5 (162 --> 0.5 )
[LOG] Overall execution time: 0.040245 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 6.81845 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 133 new AND gates.
[LOG] Size before ABC: 184 AND gates.
[LOG] Size after ABC: 133 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.26087/1 sec (1.26087/1 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.804616/0 sec (0.804616/0.804616 sec )
[LOG] Total clause minimization time: 0.425385/1 sec (0.425385/0.425385 sec )
[LOG] Total clause size reduction: 38704 --> 26 (38704 --> 26 )
[LOG] Average clause size reduction: 2276.71 --> 1.52941 (2276.71 --> 1.52941 )
[LOG] Overall execution time: 6.86784 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.26 sec (Real time) / 6.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.20 sec (Real time) / 1.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.37 sec (Real time) / 6.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4654 3 363 1 4287
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 40.4116 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 255 new AND gates.
[LOG] Size before ABC: 358 AND gates.
[LOG] Size after ABC: 255 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.1698/18 sec (18.1698/18 sec )
[LOG] Nr of iterations: 24 (24 )
[LOG] Total clause computation time: 4.26755/6 sec (4.26755/4.26755 sec )
[LOG] Total clause minimization time: 13.8361/12 sec (13.8361/13.8361 sec )
[LOG] Total clause size reduction: 73025 --> 41 (73025 --> 41 )
[LOG] Average clause size reduction: 3042.71 --> 1.70833 (3042.71 --> 1.70833 )
[LOG] Overall execution time: 40.487 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 40.73 sec (Real time) / 40.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.76 sec (Real time) / 1.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.60 sec (Real time) / 17.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 6225 3 484 1 5737
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.029742 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005678/0 sec (0.005678/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002273/0 sec (0.002273/0.002273 sec )
[LOG] Total clause minimization time: 0.001043/0 sec (0.001043/0.001043 sec )
[LOG] Total clause size reduction: 790 --> 2 (790 --> 2 )
[LOG] Average clause size reduction: 263.333 --> 0.666667 (263.333 --> 0.666667 )
[LOG] Overall execution time: 0.033601 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 576 3 87 1 485
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.093785 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026999/0 sec (0.026999/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.012233/0 sec (0.012233/0.012233 sec )
[LOG] Total clause minimization time: 0.011835/0 sec (0.011835/0.011835 sec )
[LOG] Total clause size reduction: 4192 --> 16 (4192 --> 16 )
[LOG] Average clause size reduction: 465.778 --> 1.77778 (465.778 --> 1.77778 )
[LOG] Overall execution time: 0.098883 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 774 3 116 1 654
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.023569 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004871/0 sec (0.004871/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002334/0 sec (0.002334/0.002334 sec )
[LOG] Total clause minimization time: 0.001056/0 sec (0.001056/0.001056 sec )
[LOG] Total clause size reduction: 644 --> 2 (644 --> 2 )
[LOG] Average clause size reduction: 214.667 --> 0.666667 (214.667 --> 0.666667 )
[LOG] Overall execution time: 0.026074 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 453 3 60 1 389
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.134337 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046092/0 sec (0.046092/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.037763/0 sec (0.037763/0.037763 sec )
[LOG] Total clause minimization time: 0.005099/0 sec (0.005099/0.005099 sec )
[LOG] Total clause size reduction: 2740 --> 5 (2740 --> 5 )
[LOG] Average clause size reduction: 456.667 --> 0.833333 (456.667 --> 0.833333 )
[LOG] Overall execution time: 0.138538 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 785 4 88 1 692
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.222172 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.059608/1 sec (0.059608/1 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.023631/0 sec (0.023631/0.023631 sec )
[LOG] Total clause minimization time: 0.031828/1 sec (0.031828/0.031828 sec )
[LOG] Total clause size reduction: 1845 --> 3 (1845 --> 3 )
[LOG] Average clause size reduction: 461.25 --> 0.75 (461.25 --> 0.75 )
[LOG] Overall execution time: 0.228129 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 865 4 128 1 732
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 15.0333 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 61 new AND gates.
[LOG] Size before ABC: 84 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.43359/7 sec (7.43359/7 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 1.24894/2 sec (1.24894/1.24894 sec )
[LOG] Total clause minimization time: 6.15549/5 sec (6.15549/6.15549 sec )
[LOG] Total clause size reduction: 35385 --> 16 (35385 --> 16 )
[LOG] Average clause size reduction: 2211.56 --> 1 (2211.56 --> 1 )
[LOG] Overall execution time: 15.0645 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 15.24 sec (Real time) / 15.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.15 sec (Real time) / 3.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2875 7 304 1 2563
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.11888 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 74 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039392/0 sec (0.039392/0 sec )
[LOG] Nr of iterations: 20 (20 )
[LOG] Total clause computation time: 0.013956/0 sec (0.013956/0.013956 sec )
[LOG] Total clause minimization time: 0.021535/0 sec (0.021535/0.021535 sec )
[LOG] Total clause size reduction: 9500 --> 34 (9500 --> 34 )
[LOG] Average clause size reduction: 475 --> 1.7 (475 --> 1.7 )
[LOG] Overall execution time: 0.124107 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 876 5 108 1 762
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005617 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001918/0 sec (0.001918/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.000396/0 sec (0.000396/0.000396 sec )
[LOG] Total clause minimization time: 0.000637/0 sec (0.000637/0.000637 sec )
[LOG] Total clause size reduction: 498 --> 3 (498 --> 3 )
[LOG] Average clause size reduction: 124.5 --> 0.75 (124.5 --> 0.75 )
[LOG] Overall execution time: 0.007345 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 255 3 44 1 207
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011569 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002663/0 sec (0.002663/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000765/0 sec (0.000765/0.000765 sec )
[LOG] Total clause minimization time: 0.000606/0 sec (0.000606/0.000606 sec )
[LOG] Total clause size reduction: 470 --> 3 (470 --> 3 )
[LOG] Average clause size reduction: 156.667 --> 1 (156.667 --> 1 )
[LOG] Overall execution time: 0.013589 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 346 2 52 1 292
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.347093 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.110281/0 sec (0.110281/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.033815/0 sec (0.033815/0.033815 sec )
[LOG] Total clause minimization time: 0.070806/0 sec (0.070806/0.070806 sec )
[LOG] Total clause size reduction: 8722 --> 17 (8722 --> 17 )
[LOG] Average clause size reduction: 581.467 --> 1.13333 (581.467 --> 1.13333 )
[LOG] Overall execution time: 0.354182 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1069 2 116 1 950
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.091728 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034398/0 sec (0.034398/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.005035/0 sec (0.005035/0.005035 sec )
[LOG] Total clause minimization time: 0.026659/0 sec (0.026659/0.026659 sec )
[LOG] Total clause size reduction: 1172 --> 6 (1172 --> 6 )
[LOG] Average clause size reduction: 234.4 --> 1.2 (234.4 --> 1.2 )
[LOG] Overall execution time: 0.09518 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 554 2 68 1 483
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.079061 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014393/0 sec (0.014393/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.005597/0 sec (0.005597/0.005597 sec )
[LOG] Total clause minimization time: 0.004638/0 sec (0.004638/0.004638 sec )
[LOG] Total clause size reduction: 3210 --> 5 (3210 --> 5 )
[LOG] Average clause size reduction: 535 --> 0.833333 (535 --> 0.833333 )
[LOG] Overall execution time: 0.085122 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 928 3 108 1 816
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027577 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006757/0 sec (0.006757/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.002185/0 sec (0.002185/0.002185 sec )
[LOG] Total clause minimization time: 0.002624/0 sec (0.002624/0.002624 sec )
[LOG] Total clause size reduction: 1216 --> 6 (1216 --> 6 )
[LOG] Average clause size reduction: 243.2 --> 1.2 (243.2 --> 1.2 )
[LOG] Overall execution time: 0.030419 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 446 3 60 1 382
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.081212 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016025/0 sec (0.016025/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.005543/0 sec (0.005543/0.005543 sec )
[LOG] Total clause minimization time: 0.006302/0 sec (0.006302/0.006302 sec )
[LOG] Total clause size reduction: 2960 --> 8 (2960 --> 8 )
[LOG] Average clause size reduction: 493.333 --> 1.33333 (493.333 --> 1.33333 )
[LOG] Overall execution time: 0.086837 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 965 2 96 1 867
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.00073 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 283 new AND gates.
[LOG] Size before ABC: 345 AND gates.
[LOG] Size after ABC: 283 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.411267/1 sec (0.411267/1 sec )
[LOG] Nr of iterations: 39 (39 )
[LOG] Total clause computation time: 0.097622/0 sec (0.097622/0.097622 sec )
[LOG] Total clause minimization time: 0.304221/1 sec (0.304221/0.304221 sec )
[LOG] Total clause size reduction: 41344 --> 112 (41344 --> 112 )
[LOG] Average clause size reduction: 1060.1 --> 2.87179 (1060.1 --> 2.87179 )
[LOG] Overall execution time: 1.0126 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.18 sec (Real time) / 1.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1941 2 188 1 1750
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.122242 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022526/0 sec (0.022526/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.009991/0 sec (0.009991/0.009991 sec )
[LOG] Total clause minimization time: 0.008353/0 sec (0.008353/0.008353 sec )
[LOG] Total clause size reduction: 4140 --> 10 (4140 --> 10 )
[LOG] Average clause size reduction: 591.429 --> 1.42857 (591.429 --> 1.42857 )
[LOG] Overall execution time: 0.128017 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1085 3 104 1 977
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.235215 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.078994/1 sec (0.078994/1 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.061696/1 sec (0.061696/0.061696 sec )
[LOG] Total clause minimization time: 0.013167/0 sec (0.013167/0.013167 sec )
[LOG] Total clause size reduction: 1030 --> 2 (1030 --> 2 )
[LOG] Average clause size reduction: 343.333 --> 0.666667 (343.333 --> 0.666667 )
[LOG] Overall execution time: 0.241081 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.167297 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024951/0 sec (0.024951/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.015312/0 sec (0.015312/0.015312 sec )
[LOG] Total clause minimization time: 0.005053/0 sec (0.005053/0.005053 sec )
[LOG] Total clause size reduction: 2370 --> 4 (2370 --> 4 )
[LOG] Average clause size reduction: 592.5 --> 1 (592.5 --> 1 )
[LOG] Overall execution time: 0.173527 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1188 4 108 1 1075
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.251736 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 235 AND gates.
[LOG] Size after ABC: 99 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.141589/0 sec (0.04959/0 sec, 0.070952/0 sec, 0.021047/0 sec )
[LOG] Nr of iterations: 48 (22, 21, 5 )
[LOG] Total clause computation time: 0.029778/0 sec (0.009837/0.009837 sec, 0.015993/0.015993 sec, 0.003948/0.003948 sec )
[LOG] Total clause minimization time: 0.096327/0 sec (0.03423/0.03423 sec, 0.050035/0.050035 sec, 0.012062/0.012062 sec )
[LOG] Total clause size reduction: 29750 --> 138 (15666 --> 54, 12040 --> 77, 2044 --> 7 )
[LOG] Average clause size reduction: 619.792 --> 2.875 (712.091 --> 2.45455, 573.333 --> 3.66667, 408.8 --> 1.4 )
[LOG] Overall execution time: 0.260511 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1396 1 172 1 1220
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.021453 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.009569/0 sec (0.006457/0 sec, 0.003112/0 sec )
[LOG] Nr of iterations: 10 (8, 2 )
[LOG] Total clause computation time: 0.002713/0 sec (0.001518/0.001518 sec, 0.001195/0.001195 sec )
[LOG] Total clause minimization time: 0.004463/0 sec (0.003688/0.003688 sec, 0.000775/0.000775 sec )
[LOG] Total clause size reduction: 2079 --> 17 (1820 --> 16, 259 --> 1 )
[LOG] Average clause size reduction: 207.9 --> 1.7 (227.5 --> 2, 129.5 --> 0.5 )
[LOG] Overall execution time: 0.023648 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 405 2 60 1 342
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 168.182 sec CPU time.
[LOG] Relation determinization time: 168 sec real time.
[LOG] Final circuit size: 995 new AND gates.
[LOG] Size before ABC: 1226 AND gates.
[LOG] Size after ABC: 995 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 157.418/158 sec (33.5334/34 sec, 63.2144/63 sec, 60.6704/61 sec )
[LOG] Nr of iterations: 210 (26, 50, 134 )
[LOG] Total clause computation time: 17.5398/15 sec (2.76796/2.76796 sec, 6.7637/6.7637 sec, 8.00812/8.00812 sec )
[LOG] Total clause minimization time: 139.726/142 sec (30.7277/30.7277 sec, 56.3975/56.3975 sec, 52.6011/52.6011 sec )
[LOG] Total clause size reduction: 222328 --> 853 (34000 --> 76, 55860 --> 158, 132468 --> 619 )
[LOG] Average clause size reduction: 1058.7 --> 4.0619 (1307.69 --> 2.92308, 1117.2 --> 3.16, 988.567 --> 4.6194 )
[LOG] Overall execution time: 168.217 sec CPU time.
[LOG] Overall execution time: 168 sec real time.
Synthesis time: 168.76 sec (Real time) / 167.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 3207 3 280 1 2921
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014978 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008336/0 sec (0.004862/0 sec, 0.003474/0 sec )
[LOG] Nr of iterations: 14 (9, 5 )
[LOG] Total clause computation time: 0.002452/0 sec (0.001187/0.001187 sec, 0.001265/0.001265 sec )
[LOG] Total clause minimization time: 0.003964/0 sec (0.002654/0.002654 sec, 0.00131/0.00131 sec )
[LOG] Total clause size reduction: 2060 --> 25 (1376 --> 19, 684 --> 6 )
[LOG] Average clause size reduction: 147.143 --> 1.78571 (152.889 --> 2.11111, 136.8 --> 1.2 )
[LOG] Overall execution time: 0.016741 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 299 2 48 1 248
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009782 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005859/0 sec (0.004318/0 sec, 0.001541/0 sec )
[LOG] Nr of iterations: 14 (12, 2 )
[LOG] Total clause computation time: 0.001328/0 sec (0.001076/0.001076 sec, 0.000252/0.000252 sec )
[LOG] Total clause minimization time: 0.002853/0 sec (0.002353/0.002353 sec, 0.0005/0.0005 sec )
[LOG] Total clause size reduction: 2255 --> 27 (2068 --> 26, 187 --> 1 )
[LOG] Average clause size reduction: 161.071 --> 1.92857 (172.333 --> 2.16667, 93.5 --> 0.5 )
[LOG] Overall execution time: 0.011432 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 313 2 52 1 257
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011669 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00608/0 sec (0.003593/0 sec, 0.002487/0 sec )
[LOG] Nr of iterations: 14 (9, 5 )
[LOG] Total clause computation time: 0.001767/0 sec (0.000923/0.000923 sec, 0.000844/0.000844 sec )
[LOG] Total clause minimization time: 0.002704/0 sec (0.001816/0.001816 sec, 0.000888/0.000888 sec )
[LOG] Total clause size reduction: 1940 --> 18 (1296 --> 14, 644 --> 4 )
[LOG] Average clause size reduction: 138.571 --> 1.28571 (144 --> 1.55556, 128.8 --> 0.8 )
[LOG] Overall execution time: 0.01316 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 256 3 44 1 207
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026784 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015181/0 sec (0.009981/0 sec, 0.0052/0 sec )
[LOG] Nr of iterations: 19 (14, 5 )
[LOG] Total clause computation time: 0.004497/0 sec (0.002396/0.002396 sec, 0.002101/0.002101 sec )
[LOG] Total clause minimization time: 0.008119/0 sec (0.006224/0.006224 sec, 0.001895/0.001895 sec )
[LOG] Total clause size reduction: 4484 --> 35 (3432 --> 30, 1052 --> 5 )
[LOG] Average clause size reduction: 236 --> 1.84211 (245.143 --> 2.14286, 210.4 --> 1 )
[LOG] Overall execution time: 0.028989 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 466 3 60 1 402
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.037829 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019549/0 sec (0.010216/0 sec, 0.009333/0 sec )
[LOG] Nr of iterations: 17 (10, 7 )
[LOG] Total clause computation time: 0.005271/0 sec (0.002895/0.002895 sec, 0.002376/0.002376 sec )
[LOG] Total clause minimization time: 0.011029/0 sec (0.005825/0.005825 sec, 0.005204/0.005204 sec )
[LOG] Total clause size reduction: 4149 --> 31 (2493 --> 21, 1656 --> 10 )
[LOG] Average clause size reduction: 244.059 --> 1.82353 (249.3 --> 2.1, 236.571 --> 1.42857 )
[LOG] Overall execution time: 0.040298 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 431 2 68 1 359
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.022863 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009854/0 sec (0.004176/0 sec, 0.005678/0 sec )
[LOG] Nr of iterations: 12 (6, 6 )
[LOG] Total clause computation time: 0.00335/0 sec (0.001325/0.001325 sec, 0.002025/0.002025 sec )
[LOG] Total clause minimization time: 0.003922/0 sec (0.001493/0.001493 sec, 0.002429/0.002429 sec )
[LOG] Total clause size reduction: 2655 --> 14 (1330 --> 8, 1325 --> 6 )
[LOG] Average clause size reduction: 221.25 --> 1.16667 (221.667 --> 1.33333, 220.833 --> 1 )
[LOG] Overall execution time: 0.025117 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 413 3 60 1 349
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.586756 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 331 new AND gates.
[LOG] Size before ABC: 445 AND gates.
[LOG] Size after ABC: 331 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.337478/0 sec (0.081103/0 sec, 0.198309/0 sec, 0.058066/0 sec )
[LOG] Nr of iterations: 61 (18, 38, 5 )
[LOG] Total clause computation time: 0.057971/0 sec (0.020619/0.020619 sec, 0.032344/0.032344 sec, 0.005008/0.005008 sec )
[LOG] Total clause minimization time: 0.255414/0 sec (0.052295/0.052295 sec, 0.157767/0.157767 sec, 0.045352/0.045352 sec )
[LOG] Total clause size reduction: 53805 --> 158 (18071 --> 43, 32634 --> 110, 3100 --> 5 )
[LOG] Average clause size reduction: 882.049 --> 2.59016 (1003.94 --> 2.38889, 858.789 --> 2.89474, 620 --> 1 )
[LOG] Overall execution time: 0.600833 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 2076 2 236 1 1835
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.040867 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 80 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 80 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024939/0 sec (0.012955/0 sec, 0.011984/0 sec )
[LOG] Nr of iterations: 24 (15, 9 )
[LOG] Total clause computation time: 0.006847/0 sec (0.002909/0.002909 sec, 0.003938/0.003938 sec )
[LOG] Total clause minimization time: 0.015241/0 sec (0.008535/0.008535 sec, 0.006706/0.006706 sec )
[LOG] Total clause size reduction: 5976 --> 64 (3808 --> 39, 2168 --> 25 )
[LOG] Average clause size reduction: 249 --> 2.66667 (253.867 --> 2.6, 240.889 --> 2.77778 )
[LOG] Overall execution time: 0.043383 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 490 3 68 1 417
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.722049 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 195 new AND gates.
[LOG] Size before ABC: 320 AND gates.
[LOG] Size after ABC: 195 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.485591/1 sec (0.108415/0 sec, 0.15088/1 sec, 0.102308/0 sec, 0.123988/0 sec )
[LOG] Nr of iterations: 82 (23, 28, 16, 15 )
[LOG] Total clause computation time: 0.086878/1 sec (0.016834/0.016834 sec, 0.032712/0.032712 sec, 0.013257/0.013257 sec, 0.024075/0.024075 sec )
[LOG] Total clause minimization time: 0.367727/0 sec (0.083518/0.083518 sec, 0.110416/0.110416 sec, 0.081366/0.081366 sec, 0.092427/0.092427 sec )
[LOG] Total clause size reduction: 69082 --> 207 (23716 --> 54, 23166 --> 80, 11490 --> 39, 10710 --> 34 )
[LOG] Average clause size reduction: 842.463 --> 2.52439 (1031.13 --> 2.34783, 827.357 --> 2.85714, 718.125 --> 2.4375, 714 --> 2.26667 )
[LOG] Overall execution time: 0.735475 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1894 2 228 1 1660
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 1.86141 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 644 new AND gates.
[LOG] Size before ABC: 858 AND gates.
[LOG] Size after ABC: 644 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.911757/1 sec (0.188987/1 sec, 0.117434/0 sec, 0.605336/0 sec )
[LOG] Nr of iterations: 142 (44, 21, 77 )
[LOG] Total clause computation time: 0.225041/1 sec (0.040075/0.040075 sec, 0.023776/0.023776 sec, 0.16119/0.16119 sec )
[LOG] Total clause minimization time: 0.635488/0 sec (0.131825/0.131825 sec, 0.077869/0.077869 sec, 0.425794/0.425794 sec )
[LOG] Total clause size reduction: 171075 --> 486 (56287 --> 126, 26020 --> 52, 88768 --> 308 )
[LOG] Average clause size reduction: 1204.75 --> 3.42254 (1279.25 --> 2.86364, 1239.05 --> 2.47619, 1152.83 --> 4 )
[LOG] Overall execution time: 1.89256 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.09 sec (Real time) / 2.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.81 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.30 sec (Real time) / 1.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3495 2 376 1 3114
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.258653 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 105 new AND gates.
[LOG] Size before ABC: 221 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.144558/0 sec (0.042607/0 sec, 0.075798/0 sec, 0.026153/0 sec )
[LOG] Nr of iterations: 49 (16, 26, 7 )
[LOG] Total clause computation time: 0.030748/0 sec (0.009576/0.009576 sec, 0.014697/0.014697 sec, 0.006475/0.006475 sec )
[LOG] Total clause minimization time: 0.094194/0 sec (0.026055/0.026055 sec, 0.054661/0.054661 sec, 0.013478/0.013478 sec )
[LOG] Total clause size reduction: 38819 --> 121 (15030 --> 34, 19625 --> 78, 4164 --> 9 )
[LOG] Average clause size reduction: 792.224 --> 2.46939 (939.375 --> 2.125, 754.808 --> 3, 594.857 --> 1.28571 )
[LOG] Overall execution time: 0.270742 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1671 1 216 1 1451
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.036972 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 163 AND gates.
[LOG] Size after ABC: 100 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.023208/0 sec (0.00993/0 sec, 0.013278/0 sec )
[LOG] Nr of iterations: 30 (16, 14 )
[LOG] Total clause computation time: 0.00664/0 sec (0.002883/0.002883 sec, 0.003757/0.003757 sec )
[LOG] Total clause minimization time: 0.013893/0 sec (0.005681/0.005681 sec, 0.008212/0.008212 sec )
[LOG] Total clause size reduction: 7519 --> 70 (4035 --> 31, 3484 --> 39 )
[LOG] Average clause size reduction: 250.633 --> 2.33333 (252.188 --> 1.9375, 248.857 --> 2.78571 )
[LOG] Overall execution time: 0.039372 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 504 2 68 1 432
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.072173 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 37 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030607/0 sec (0.014296/0 sec, 0.016311/0 sec )
[LOG] Nr of iterations: 16 (10, 6 )
[LOG] Total clause computation time: 0.011545/0 sec (0.005588/0.005588 sec, 0.005957/0.005957 sec )
[LOG] Total clause minimization time: 0.01472/0 sec (0.006372/0.006372 sec, 0.008348/0.008348 sec )
[LOG] Total clause size reduction: 5189 --> 30 (3339 --> 20, 1850 --> 10 )
[LOG] Average clause size reduction: 324.312 --> 1.875 (333.9 --> 2, 308.333 --> 1.66667 )
[LOG] Overall execution time: 0.075761 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 652 3 84 1 563
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 4.44778 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 378 new AND gates.
[LOG] Size before ABC: 585 AND gates.
[LOG] Size after ABC: 378 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.6288/3 sec (0.729535/1 sec, 1.89926/2 sec )
[LOG] Nr of iterations: 67 (13, 54 )
[LOG] Total clause computation time: 1.06119/3 sec (0.230119/0.230119 sec, 0.831068/0.831068 sec )
[LOG] Total clause minimization time: 1.53602/0 sec (0.48396/0.48396 sec, 1.05206/1.05206 sec )
[LOG] Total clause size reduction: 150552 --> 164 (27804 --> 32, 122748 --> 132 )
[LOG] Average clause size reduction: 2247.04 --> 2.44776 (2138.77 --> 2.46154, 2273.11 --> 2.44444 )
[LOG] Overall execution time: 4.47041 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.67 sec (Real time) / 4.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.01 sec (Real time) / 1.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 3051 3 272 1 2774
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 6.34728 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 57 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.88684/3 sec (1.52504/2 sec, 1.3618/1 sec )
[LOG] Nr of iterations: 20 (12, 8 )
[LOG] Total clause computation time: 1.5644/1 sec (1.0422/1.0422 sec, 0.522202/0.522202 sec )
[LOG] Total clause minimization time: 1.27401/2 sec (0.459426/0.459426 sec, 0.814585/0.814585 sec )
[LOG] Total clause size reduction: 64865 --> 36 (39644 --> 26, 25221 --> 10 )
[LOG] Average clause size reduction: 3243.25 --> 1.8 (3303.67 --> 2.16667, 3152.62 --> 1.25 )
[LOG] Overall execution time: 6.38332 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.54 sec (Real time) / 6.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.29 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.30 sec (Real time) / 1.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4268 3 340 1 3923
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 13.0503 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 973 new AND gates.
[LOG] Size before ABC: 1040 AND gates.
[LOG] Size after ABC: 973 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.0225/12 sec (1.44995/1 sec, 3.75486/4 sec, 1.92423/2 sec, 4.86652/5 sec, 0.026945/0 sec )
[LOG] Nr of iterations: 206 (34, 85, 26, 54, 7 )
[LOG] Total clause computation time: 2.43552/2 sec (0.341591/0.341591 sec, 0.548438/0.548438 sec, 0.546308/0.546308 sec, 0.992061/0.992061 sec, 0.007122/0.007122 sec )
[LOG] Total clause minimization time: 9.52746/10 sec (1.09711/1.09711 sec, 3.19391/3.19391 sec, 1.36655/1.36655 sec, 3.86225/3.86225 sec, 0.007627/0.007627 sec )
[LOG] Total clause size reduction: 66910 --> 800 (11055 --> 121, 28056 --> 382, 8300 --> 73, 17543 --> 217, 1956 --> 7 )
[LOG] Average clause size reduction: 324.806 --> 3.8835 (325.147 --> 3.55882, 330.071 --> 4.49412, 319.231 --> 2.80769, 324.87 --> 4.01852, 279.429 --> 1 )
[LOG] Overall execution time: 13.0578 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.34 sec (Real time) / 13.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.99 sec (Real time) / 23.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1315 12 19 1 1279
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 8725.65 sec (Real time) / 8702.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 1.19667 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 134 new AND gates.
[LOG] Size before ABC: 182 AND gates.
[LOG] Size after ABC: 58 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.07306/1 sec (0.021095/0 sec, 0.031784/0 sec, 0.013428/0 sec, 0.014265/0 sec, 0.012565/0 sec, 0.014227/0 sec, 0.014747/0 sec, 0.015007/0 sec, 0.013629/0 sec, 0.01309/0 sec, 0.010185/0 sec, 0.013422/0 sec, 0.011905/0 sec, 0.010267/0 sec, 0.010234/0 sec, 0.011966/0 sec, 0.014762/0 sec, 0.013702/0 sec, 0.016167/0 sec, 0.021265/0 sec, 0.015345/1 sec, 0.009955/0 sec, 0.010005/0 sec, 0.013085/0 sec, 0.012951/0 sec, 0.013085/0 sec, 0.016215/0 sec, 0.014989/0 sec, 0.014796/0 sec, 0.016048/0 sec, 0.01474/0 sec, 0.01348/0 sec, 0.013318/0 sec, 0.012476/0 sec, 0.012436/0 sec, 0.0125/0 sec, 0.012383/0 sec, 0.012366/0 sec, 0.012934/0 sec, 0.01326/0 sec, 0.01237/0 sec, 0.012344/0 sec, 0.012338/0 sec, 0.012244/0 sec, 0.012269/0 sec, 0.012289/0 sec, 0.012224/0 sec, 0.012185/0 sec, 0.012212/0 sec, 0.012192/0 sec, 0.012221/0 sec, 0.012176/0 sec, 0.012291/0 sec, 0.012247/0 sec, 0.012199/0 sec, 0.012144/0 sec, 0.012142/0 sec, 0.012116/0 sec, 0.012097/0 sec, 0.013395/0 sec, 0.012493/0 sec, 0.01226/0 sec, 0.012168/0 sec, 0.012121/0 sec, 0.012164/0 sec, 0.012106/0 sec, 0.012043/0 sec, 0.01249/0 sec, 0.012262/0 sec, 0.012099/0 sec, 0.012115/0 sec, 0.012036/0 sec, 0.012041/0 sec, 0.013804/0 sec, 0.012162/0 sec, 0.01343/0 sec, 0.013482/0 sec, 0.013616/0 sec, 0.013643/0 sec, 0.010555/0 sec, 0.014192/0 sec )
[LOG] Nr of iterations: 122 (4, 8, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 6, 5, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.091208/1 sec (0.002903/0.002903 sec, 0.005608/0.005608 sec, 0.001363/0.001363 sec, 0.001637/0.001637 sec, 0.001373/0.001373 sec, 0.001491/0.001491 sec, 0.001458/0.001458 sec, 0.001516/0.001516 sec, 0.001259/0.001259 sec, 0.001572/0.001572 sec, 0.001373/0.001373 sec, 0.001588/0.001588 sec, 0.001093/0.001093 sec, 0.001066/0.001066 sec, 0.001071/0.001071 sec, 0.001537/0.001537 sec, 0.001713/0.001713 sec, 0.001823/0.001823 sec, 0.001243/0.001243 sec, 0.003841/0.003841 sec, 0.003268/0.003268 sec, 0.000713/0.000713 sec, 0.000885/0.000885 sec, 0.000966/0.000966 sec, 0.000984/0.000984 sec, 0.001074/0.001074 sec, 0.001173/0.001173 sec, 0.000995/0.000995 sec, 0.001149/0.001149 sec, 0.001117/0.001117 sec, 0.001479/0.001479 sec, 0.001466/0.001466 sec, 0.001469/0.001469 sec, 0.000707/0.000707 sec, 0.00072/0.00072 sec, 0.00074/0.00074 sec, 0.000708/0.000708 sec, 0.000697/0.000697 sec, 0.000702/0.000702 sec, 0.001519/0.001519 sec, 0.000708/0.000708 sec, 0.000695/0.000695 sec, 0.00073/0.00073 sec, 0.000702/0.000702 sec, 0.000703/0.000703 sec, 0.000678/0.000678 sec, 0.000697/0.000697 sec, 0.000685/0.000685 sec, 0.000724/0.000724 sec, 0.000696/0.000696 sec, 0.000711/0.000711 sec, 0.000674/0.000674 sec, 0.0007/0.0007 sec, 0.000695/0.000695 sec, 0.000718/0.000718 sec, 0.000712/0.000712 sec, 0.000709/0.000709 sec, 0.0007/0.0007 sec, 0.000668/0.000668 sec, 0.000719/0.000719 sec, 0.000701/0.000701 sec, 0.000681/0.000681 sec, 0.000694/0.000694 sec, 0.000691/0.000691 sec, 0.000733/0.000733 sec, 0.000699/0.000699 sec, 0.000671/0.000671 sec, 0.000725/0.000725 sec, 0.000708/0.000708 sec, 0.000699/0.000699 sec, 0.000695/0.000695 sec, 0.000672/0.000672 sec, 0.0007/0.0007 sec, 0.001126/0.001126 sec, 0.000708/0.000708 sec, 0.001217/0.001217 sec, 0.001093/0.001093 sec, 0.001114/0.001114 sec, 0.001097/0.001097 sec, 0.001471/0.001471 sec, 0.00123/0.00123 sec )
[LOG] Total clause minimization time: 0.063619/0 sec (0.004852/0.004852 sec, 0.016163/0.016163 sec, 0.001744/0.001744 sec, 0.002973/0.002973 sec, 0/0 sec, 0.001249/0.001249 sec, 0.001561/0.001561 sec, 0.001455/0.001455 sec, 0.001469/0.001469 sec, 0/0 sec, 0/0 sec, 0.001273/0.001273 sec, 0.001167/0.001167 sec, 0.001075/0.001075 sec, 0.001085/0.001085 sec, 0.001203/0.001203 sec, 0.002272/0.002272 sec, 0.001069/0.001069 sec, 0/0 sec, 0.009347/0.009347 sec, 0.004236/0.004236 sec, 0.001237/0.001237 sec, 0.001009/0.001009 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001257/0.001257 sec, 0/0 sec, 0.00076/0.00076 sec, 0.000928/0.000928 sec, 0.001026/0.001026 sec, 0.001016/0.001016 sec, 0.000906/0.000906 sec, 0.001287/0.001287 sec )
[LOG] Total clause size reduction: 78809 --> 41 (7308 --> 3, 13769 --> 18, 1967 --> 0, 1970 --> 0, 0 --> 0, 1977 --> 0, 1981 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 0 --> 0, 1914 --> 0, 1918 --> 0, 1926 --> 0, 1934 --> 0, 1942 --> 0, 1950 --> 0, 1958 --> 0, 0 --> 0, 7220 --> 13, 5764 --> 4, 1445 --> 0, 1454 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2408 --> 1, 0 --> 0, 2388 --> 0, 2416 --> 0, 2424 --> 0, 2419 --> 0, 1956 --> 0, 2423 --> 1 )
[LOG] Average clause size reduction: 645.975 --> 0.336066 (1827 --> 0.75, 1721.12 --> 2.25, 983.5 --> 0, 985 --> 0, 0 --> 0, 988.5 --> 0, 990.5 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 0 --> 0, 957 --> 0, 959 --> 0, 963 --> 0, 967 --> 0, 971 --> 0, 975 --> 0, 979 --> 0, 0 --> 0, 1203.33 --> 2.16667, 1152.8 --> 0.8, 722.5 --> 0, 727 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1204 --> 0.5, 0 --> 0, 1194 --> 0, 1208 --> 0, 1212 --> 0, 1209.5 --> 0, 978 --> 0, 1211.5 --> 0.5 )
[LOG] Overall execution time: 1.21395 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.36 sec (Real time) / 1.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2507 98 327 1 2076
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 1.09214 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 595 new AND gates.
[LOG] Size before ABC: 868 AND gates.
[LOG] Size after ABC: 520 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.957506/1 sec (0.027021/0 sec, 0.017595/0 sec, 0.011307/0 sec, 0.011485/0 sec, 0.012184/0 sec, 0.011768/0 sec, 0.011864/0 sec, 0.012119/0 sec, 0.01334/0 sec, 0.011158/0 sec, 0.01256/0 sec, 0.012676/0 sec, 0.012572/0 sec, 0.01288/0 sec, 0.011367/0 sec, 0.015351/0 sec, 0.011442/0 sec, 0.011743/1 sec, 0.01148/0 sec, 0.011664/0 sec, 0.011506/0 sec, 0.011566/0 sec, 0.011573/0 sec, 0.010972/0 sec, 0.011244/0 sec, 0.011646/0 sec, 0.011564/0 sec, 0.011533/0 sec, 0.01166/0 sec, 0.011761/0 sec, 0.01166/0 sec, 0.011144/0 sec, 0.011512/0 sec, 0.011561/0 sec, 0.011752/0 sec, 0.011736/0 sec, 0.011811/0 sec, 0.011639/0 sec, 0.01144/0 sec, 0.011459/0 sec, 0.011615/0 sec, 0.011512/0 sec, 0.011798/0 sec, 0.011299/0 sec, 0.011779/0 sec, 0.011787/0 sec, 0.011729/0 sec, 0.011809/0 sec, 0.011788/0 sec, 0.012957/0 sec, 0.01316/0 sec, 0.012979/0 sec, 0.010221/0 sec, 0.010312/0 sec, 0.01015/0 sec, 0.01054/0 sec, 0.010257/0 sec, 0.009272/0 sec, 0.00896/0 sec, 0.008955/0 sec, 0.008965/0 sec, 0.008956/0 sec, 0.010865/0 sec, 0.009076/0 sec, 0.009018/0 sec, 0.009009/0 sec, 0.008994/0 sec, 0.008975/0 sec, 0.009058/0 sec, 0.00901/0 sec, 0.009027/0 sec, 0.009051/0 sec, 0.010829/0 sec, 0.011119/0 sec, 0.010476/0 sec, 0.011838/0 sec, 0.027083/0 sec, 0.015029/0 sec, 0.010693/0 sec, 0.022757/0 sec, 0.010484/0 sec )
[LOG] Nr of iterations: 129 (6, 5, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 8, 4, 2, 8, 1 )
[LOG] Total clause computation time: 0.076236/0 sec (0.004681/0.004681 sec, 0.003582/0.003582 sec, 0.001009/0.001009 sec, 0.001082/0.001082 sec, 0.001092/0.001092 sec, 0.001105/0.001105 sec, 0.001088/0.001088 sec, 0.001094/0.001094 sec, 0.001033/0.001033 sec, 0.000585/0.000585 sec, 0.000914/0.000914 sec, 0.001026/0.001026 sec, 0.001034/0.001034 sec, 0.001043/0.001043 sec, 0.001118/0.001118 sec, 0.001874/0.001874 sec, 0.000521/0.000521 sec, 0.000564/0.000564 sec, 0.000544/0.000544 sec, 0.000548/0.000548 sec, 0.000551/0.000551 sec, 0.000576/0.000576 sec, 0.000527/0.000527 sec, 0.00049/0.00049 sec, 0.000532/0.000532 sec, 0.000544/0.000544 sec, 0.000563/0.000563 sec, 0.000569/0.000569 sec, 0.000554/0.000554 sec, 0.000558/0.000558 sec, 0.000556/0.000556 sec, 0.00055/0.00055 sec, 0.000545/0.000545 sec, 0.000557/0.000557 sec, 0.000567/0.000567 sec, 0.00055/0.00055 sec, 0.000558/0.000558 sec, 0.000549/0.000549 sec, 0.00055/0.00055 sec, 0.000553/0.000553 sec, 0.000547/0.000547 sec, 0.000544/0.000544 sec, 0.000569/0.000569 sec, 0.000601/0.000601 sec, 0.000558/0.000558 sec, 0.000569/0.000569 sec, 0.000574/0.000574 sec, 0.000598/0.000598 sec, 0.000557/0.000557 sec, 0.001266/0.001266 sec, 0.001302/0.001302 sec, 0.001293/0.001293 sec, 0.000657/0.000657 sec, 0.001041/0.001041 sec, 0.001044/0.001044 sec, 0.001025/0.001025 sec, 0.001036/0.001036 sec, 0.000866/0.000866 sec, 0.000453/0.000453 sec, 0.000482/0.000482 sec, 0.00048/0.00048 sec, 0.000476/0.000476 sec, 0.000482/0.000482 sec, 0.000481/0.000481 sec, 0.000484/0.000484 sec, 0.000481/0.000481 sec, 0.00047/0.00047 sec, 0.000482/0.000482 sec, 0.00047/0.00047 sec, 0.000469/0.000469 sec, 0.000484/0.000484 sec, 0.000461/0.000461 sec, 0.000595/0.000595 sec, 0.000559/0.000559 sec, 0.001753/0.001753 sec, 0.001145/0.001145 sec, 0.004844/0.004844 sec, 0.002838/0.002838 sec, 0.000836/0.000836 sec, 0.004228/0.004228 sec, 0.0016/0.0016 sec )
[LOG] Total clause minimization time: 0.074203/0 sec (0.013876/0.013876 sec, 0.005673/0.005673 sec, 0.001609/0.001609 sec, 0.001502/0.001502 sec, 0.002104/0.002104 sec, 0.00139/0.00139 sec, 0.001294/0.001294 sec, 0.001459/0.001459 sec, 0.001698/0.001698 sec, 0/0 sec, 0.001419/0.001419 sec, 0.000974/0.000974 sec, 0.000855/0.000855 sec, 0.001068/0.001068 sec, 0.001023/0.001023 sec, 0.002366/0.002366 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001201/0.001201 sec, 0.001224/0.001224 sec, 0.00087/0.00087 sec, 0/0 sec, 0.001142/0.001142 sec, 0.000925/0.000925 sec, 0.001257/0.001257 sec, 0.000871/0.000871 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.013751/0.013751 sec, 0.003394/0.003394 sec, 0.001011/0.001011 sec, 0.010247/0.010247 sec, 0/0 sec )
[LOG] Total clause size reduction: 76534 --> 68 (8715 --> 20, 6968 --> 5, 1747 --> 0, 1754 --> 0, 1761 --> 0, 1768 --> 0, 1775 --> 0, 1782 --> 0, 2023 --> 2, 0 --> 0, 2030 --> 0, 2030 --> 0, 2030 --> 0, 2030 --> 0, 1742 --> 0, 4060 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1772 --> 0, 1772 --> 0, 1774 --> 0, 0 --> 0, 1778 --> 0, 1780 --> 0, 1782 --> 0, 1784 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 8519 --> 20, 3642 --> 3, 1218 --> 0, 8498 --> 16, 0 --> 0 )
[LOG] Average clause size reduction: 593.287 --> 0.527132 (1452.5 --> 3.33333, 1393.6 --> 1, 873.5 --> 0, 877 --> 0, 880.5 --> 0, 884 --> 0, 887.5 --> 0, 891 --> 0, 1011.5 --> 1, 0 --> 0, 1015 --> 0, 1015 --> 0, 1015 --> 0, 1015 --> 0, 871 --> 0, 1353.33 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 886 --> 0, 886 --> 0, 887 --> 0, 0 --> 0, 889 --> 0, 890 --> 0, 891 --> 0, 892 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1064.88 --> 2.5, 910.5 --> 0.75, 609 --> 0, 1062.25 --> 2, 0 --> 0 )
[LOG] Overall execution time: 1.10372 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.31 sec (Real time) / 1.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2561 98 241 1 2216
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.088714 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 172 new AND gates.
[LOG] Size before ABC: 259 AND gates.
[LOG] Size after ABC: 152 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.07221/0 sec (0.006259/0 sec, 0.002738/0 sec, 0.002572/0 sec, 0.002815/0 sec, 0.002115/0 sec, 0.002124/0 sec, 0.002166/0 sec, 0.002131/0 sec, 0.002101/0 sec, 0.002213/0 sec, 0.002698/0 sec, 0.002643/0 sec, 0.002557/0 sec, 0.002588/0 sec, 0.002595/0 sec, 0.002548/0 sec, 0.002594/0 sec, 0.002443/0 sec, 0.002732/0 sec, 0.008406/0 sec, 0.003312/0 sec, 0.003017/0 sec, 0.003818/0 sec, 0.003025/0 sec )
[LOG] Nr of iterations: 41 (5, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 7, 2, 2, 3, 1 )
[LOG] Total clause computation time: 0.009623/0 sec (0.001118/0.001118 sec, 0.000393/0.000393 sec, 0.000331/0.000331 sec, 0.000337/0.000337 sec, 0.000195/0.000195 sec, 0.000171/0.000171 sec, 0.000163/0.000163 sec, 0.000164/0.000164 sec, 0.000162/0.000162 sec, 0.000293/0.000293 sec, 0.000508/0.000508 sec, 0.000204/0.000204 sec, 0.00018/0.00018 sec, 0.000182/0.000182 sec, 0.000179/0.000179 sec, 0.000177/0.000177 sec, 0.000173/0.000173 sec, 0.000297/0.000297 sec, 0.000597/0.000597 sec, 0.001544/0.001544 sec, 0.000419/0.000419 sec, 0.000278/0.000278 sec, 0.000787/0.000787 sec, 0.000771/0.000771 sec )
[LOG] Total clause minimization time: 0.010458/0 sec (0.00296/0.00296 sec, 0.000441/0.000441 sec, 0.000325/0.000325 sec, 0.000629/0.000629 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004543/0.004543 sec, 0.000546/0.000546 sec, 0.000374/0.000374 sec, 0.00064/0.00064 sec, 0/0 sec )
[LOG] Total clause size reduction: 8487 --> 34 (2440 --> 13, 609 --> 0, 614 --> 0, 606 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2520 --> 17, 417 --> 1, 421 --> 0, 860 --> 2, 0 --> 0 )
[LOG] Average clause size reduction: 207 --> 0.829268 (488 --> 2.6, 304.5 --> 0, 307 --> 0, 303 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 360 --> 2.42857, 208.5 --> 0.5, 210.5 --> 0, 286.667 --> 0.666667, 0 --> 0 )
[LOG] Overall execution time: 0.092825 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 872 28 80 1 760
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.06891 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 64 new AND gates.
[LOG] Size before ABC: 85 AND gates.
[LOG] Size after ABC: 42 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056096/0 sec (0.004642/0 sec, 0.002441/0 sec, 0.002351/0 sec, 0.002341/0 sec, 0.001898/0 sec, 0.001783/0 sec, 0.001848/0 sec, 0.001806/0 sec, 0.001819/0 sec, 0.001856/0 sec, 0.002188/0 sec, 0.001861/0 sec, 0.001841/0 sec, 0.001698/0 sec, 0.001822/0 sec, 0.001851/0 sec, 0.001863/0 sec, 0.001879/0 sec, 0.002075/0 sec, 0.005046/0 sec, 0.003055/0 sec, 0.0024/0 sec, 0.003352/0 sec, 0.00238/0 sec )
[LOG] Nr of iterations: 39 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 3, 2, 3, 1 )
[LOG] Total clause computation time: 0.008028/0 sec (0.000743/0.000743 sec, 0.000349/0.000349 sec, 0.000306/0.000306 sec, 0.000357/0.000357 sec, 0.000182/0.000182 sec, 0.000157/0.000157 sec, 0.000155/0.000155 sec, 0.000156/0.000156 sec, 0.000155/0.000155 sec, 0.000236/0.000236 sec, 0.000481/0.000481 sec, 0.000158/0.000158 sec, 0.000153/0.000153 sec, 0.000152/0.000152 sec, 0.000176/0.000176 sec, 0.000162/0.000162 sec, 0.000159/0.000159 sec, 0.000244/0.000244 sec, 0.00033/0.00033 sec, 0.001038/0.001038 sec, 0.000496/0.000496 sec, 0.000286/0.000286 sec, 0.0007/0.0007 sec, 0.000697/0.000697 sec )
[LOG] Total clause minimization time: 0.007145/0 sec (0.001855/0.001855 sec, 0.000344/0.000344 sec, 0.000326/0.000326 sec, 0.00034/0.00034 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002324/0.002324 sec, 0.000808/0.000808 sec, 0.000306/0.000306 sec, 0.000842/0.000842 sec, 0/0 sec )
[LOG] Total clause size reduction: 5742 --> 28 (1398 --> 9, 465 --> 0, 470 --> 0, 462 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1304 --> 13, 644 --> 2, 327 --> 0, 672 --> 3, 0 --> 0 )
[LOG] Average clause size reduction: 147.231 --> 0.717949 (349.5 --> 2.25, 232.5 --> 0, 235 --> 0, 231 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 260.8 --> 2.6, 214.667 --> 0.666667, 163.5 --> 0, 224 --> 1, 0 --> 0 )
[LOG] Overall execution time: 0.072523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 578 16 56 1 504
