// Seed: 4294396493
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = id_0;
  assign id_2 = id_0;
  type_4(
      1, 1, 1'b0
  );
  assign id_2 = 1'd0;
  type_5(
      1, id_0, id_2
  );
  assign id_2 = id_1;
  assign id_2 = 1'b0;
endmodule
