--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml btnDebouncer.twx btnDebouncer.ncd -o btnDebouncer.twr
btnDebouncer.pcf -ucf Nexys3_Master.ucf

Design file:              btnDebouncer.ncd
Physical constraint file: btnDebouncer.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 370 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.477ns.
--------------------------------------------------------------------------------

Paths for end point smpFreqCntr_12 (SLICE_X21Y37.B1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               smpFreqCntr_7 (FF)
  Destination:          smpFreqCntr_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: smpFreqCntr_7 to smpFreqCntr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.AQ      Tcko                  0.391   smpFreqCntr<10>
                                                       smpFreqCntr_7
    SLICE_X23Y36.C2      net (fanout=2)        0.725   smpFreqCntr<7>
    SLICE_X23Y36.C       Tilo                  0.259   smpClk
                                                       n0001_inv2
    SLICE_X22Y35.B1      net (fanout=2)        0.631   n0001_inv2
    SLICE_X22Y35.B       Tilo                  0.203   smpFreqCntr<2>
                                                       n0001_inv3
    SLICE_X21Y37.B1      net (fanout=17)       0.900   n0001_inv
    SLICE_X21Y37.CLK     Tas                   0.322   smpFreqCntr<14>
                                                       smpFreqCntr_12_rstpot
                                                       smpFreqCntr_12
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (1.175ns logic, 2.256ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               smpFreqCntr_9 (FF)
  Destination:          smpFreqCntr_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: smpFreqCntr_9 to smpFreqCntr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.CQ      Tcko                  0.391   smpFreqCntr<10>
                                                       smpFreqCntr_9
    SLICE_X23Y36.C1      net (fanout=2)        0.611   smpFreqCntr<9>
    SLICE_X23Y36.C       Tilo                  0.259   smpClk
                                                       n0001_inv2
    SLICE_X22Y35.B1      net (fanout=2)        0.631   n0001_inv2
    SLICE_X22Y35.B       Tilo                  0.203   smpFreqCntr<2>
                                                       n0001_inv3
    SLICE_X21Y37.B1      net (fanout=17)       0.900   n0001_inv
    SLICE_X21Y37.CLK     Tas                   0.322   smpFreqCntr<14>
                                                       smpFreqCntr_12_rstpot
                                                       smpFreqCntr_12
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.175ns logic, 2.142ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               smpFreqCntr_10 (FF)
  Destination:          smpFreqCntr_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.193ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: smpFreqCntr_10 to smpFreqCntr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.DQ      Tcko                  0.391   smpFreqCntr<10>
                                                       smpFreqCntr_10
    SLICE_X23Y36.C4      net (fanout=2)        0.487   smpFreqCntr<10>
    SLICE_X23Y36.C       Tilo                  0.259   smpClk
                                                       n0001_inv2
    SLICE_X22Y35.B1      net (fanout=2)        0.631   n0001_inv2
    SLICE_X22Y35.B       Tilo                  0.203   smpFreqCntr<2>
                                                       n0001_inv3
    SLICE_X21Y37.B1      net (fanout=17)       0.900   n0001_inv
    SLICE_X21Y37.CLK     Tas                   0.322   smpFreqCntr<14>
                                                       smpFreqCntr_12_rstpot
                                                       smpFreqCntr_12
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (1.175ns logic, 2.018ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point smpFreqCntr_13 (SLICE_X21Y37.C3), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               smpFreqCntr_7 (FF)
  Destination:          smpFreqCntr_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: smpFreqCntr_7 to smpFreqCntr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.AQ      Tcko                  0.391   smpFreqCntr<10>
                                                       smpFreqCntr_7
    SLICE_X23Y36.C2      net (fanout=2)        0.725   smpFreqCntr<7>
    SLICE_X23Y36.C       Tilo                  0.259   smpClk
                                                       n0001_inv2
    SLICE_X22Y35.B1      net (fanout=2)        0.631   n0001_inv2
    SLICE_X22Y35.B       Tilo                  0.203   smpFreqCntr<2>
                                                       n0001_inv3
    SLICE_X21Y37.C3      net (fanout=17)       0.770   n0001_inv
    SLICE_X21Y37.CLK     Tas                   0.322   smpFreqCntr<14>
                                                       smpFreqCntr_13_rstpot
                                                       smpFreqCntr_13
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (1.175ns logic, 2.126ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               smpFreqCntr_9 (FF)
  Destination:          smpFreqCntr_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.187ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: smpFreqCntr_9 to smpFreqCntr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.CQ      Tcko                  0.391   smpFreqCntr<10>
                                                       smpFreqCntr_9
    SLICE_X23Y36.C1      net (fanout=2)        0.611   smpFreqCntr<9>
    SLICE_X23Y36.C       Tilo                  0.259   smpClk
                                                       n0001_inv2
    SLICE_X22Y35.B1      net (fanout=2)        0.631   n0001_inv2
    SLICE_X22Y35.B       Tilo                  0.203   smpFreqCntr<2>
                                                       n0001_inv3
    SLICE_X21Y37.C3      net (fanout=17)       0.770   n0001_inv
    SLICE_X21Y37.CLK     Tas                   0.322   smpFreqCntr<14>
                                                       smpFreqCntr_13_rstpot
                                                       smpFreqCntr_13
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (1.175ns logic, 2.012ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               smpFreqCntr_10 (FF)
  Destination:          smpFreqCntr_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: smpFreqCntr_10 to smpFreqCntr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.DQ      Tcko                  0.391   smpFreqCntr<10>
                                                       smpFreqCntr_10
    SLICE_X23Y36.C4      net (fanout=2)        0.487   smpFreqCntr<10>
    SLICE_X23Y36.C       Tilo                  0.259   smpClk
                                                       n0001_inv2
    SLICE_X22Y35.B1      net (fanout=2)        0.631   n0001_inv2
    SLICE_X22Y35.B       Tilo                  0.203   smpFreqCntr<2>
                                                       n0001_inv3
    SLICE_X21Y37.C3      net (fanout=17)       0.770   n0001_inv
    SLICE_X21Y37.CLK     Tas                   0.322   smpFreqCntr<14>
                                                       smpFreqCntr_13_rstpot
                                                       smpFreqCntr_13
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (1.175ns logic, 1.888ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point smpFreqCntr_14 (SLICE_X21Y37.D5), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               smpFreqCntr_7 (FF)
  Destination:          smpFreqCntr_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.157ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: smpFreqCntr_7 to smpFreqCntr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.AQ      Tcko                  0.391   smpFreqCntr<10>
                                                       smpFreqCntr_7
    SLICE_X23Y36.C2      net (fanout=2)        0.725   smpFreqCntr<7>
    SLICE_X23Y36.C       Tilo                  0.259   smpClk
                                                       n0001_inv2
    SLICE_X22Y35.B1      net (fanout=2)        0.631   n0001_inv2
    SLICE_X22Y35.B       Tilo                  0.203   smpFreqCntr<2>
                                                       n0001_inv3
    SLICE_X21Y37.D5      net (fanout=17)       0.626   n0001_inv
    SLICE_X21Y37.CLK     Tas                   0.322   smpFreqCntr<14>
                                                       smpFreqCntr_14_rstpot
                                                       smpFreqCntr_14
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (1.175ns logic, 1.982ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               smpFreqCntr_9 (FF)
  Destination:          smpFreqCntr_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.043ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: smpFreqCntr_9 to smpFreqCntr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.CQ      Tcko                  0.391   smpFreqCntr<10>
                                                       smpFreqCntr_9
    SLICE_X23Y36.C1      net (fanout=2)        0.611   smpFreqCntr<9>
    SLICE_X23Y36.C       Tilo                  0.259   smpClk
                                                       n0001_inv2
    SLICE_X22Y35.B1      net (fanout=2)        0.631   n0001_inv2
    SLICE_X22Y35.B       Tilo                  0.203   smpFreqCntr<2>
                                                       n0001_inv3
    SLICE_X21Y37.D5      net (fanout=17)       0.626   n0001_inv
    SLICE_X21Y37.CLK     Tas                   0.322   smpFreqCntr<14>
                                                       smpFreqCntr_14_rstpot
                                                       smpFreqCntr_14
    -------------------------------------------------  ---------------------------
    Total                                      3.043ns (1.175ns logic, 1.868ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               smpFreqCntr_10 (FF)
  Destination:          smpFreqCntr_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: smpFreqCntr_10 to smpFreqCntr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.DQ      Tcko                  0.391   smpFreqCntr<10>
                                                       smpFreqCntr_10
    SLICE_X23Y36.C4      net (fanout=2)        0.487   smpFreqCntr<10>
    SLICE_X23Y36.C       Tilo                  0.259   smpClk
                                                       n0001_inv2
    SLICE_X22Y35.B1      net (fanout=2)        0.631   n0001_inv2
    SLICE_X22Y35.B       Tilo                  0.203   smpFreqCntr<2>
                                                       n0001_inv3
    SLICE_X21Y37.D5      net (fanout=17)       0.626   n0001_inv
    SLICE_X21Y37.CLK     Tas                   0.322   smpFreqCntr<14>
                                                       smpFreqCntr_14_rstpot
                                                       smpFreqCntr_14
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (1.175ns logic, 1.744ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point smpClk (SLICE_X23Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               smpClk (FF)
  Destination:          smpClk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: smpClk to smpClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.AQ      Tcko                  0.198   smpClk
                                                       smpClk
    SLICE_X23Y36.A6      net (fanout=5)        0.034   smpClk
    SLICE_X23Y36.CLK     Tah         (-Th)    -0.215   smpClk
                                                       smpClk_rstpot
                                                       smpClk
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point smpClk (SLICE_X23Y36.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               smpFreqCntr_13 (FF)
  Destination:          smpClk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.083 - 0.072)
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: smpFreqCntr_13 to smpClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.CQ      Tcko                  0.198   smpFreqCntr<14>
                                                       smpFreqCntr_13
    SLICE_X23Y36.A4      net (fanout=3)        0.251   smpFreqCntr<13>
    SLICE_X23Y36.CLK     Tah         (-Th)    -0.215   smpClk
                                                       smpClk_rstpot
                                                       smpClk
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.413ns logic, 0.251ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point smpClk (SLICE_X23Y36.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               smpFreqCntr_14 (FF)
  Destination:          smpClk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.083 - 0.072)
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: smpFreqCntr_14 to smpClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.DQ      Tcko                  0.198   smpFreqCntr<14>
                                                       smpFreqCntr_14
    SLICE_X23Y36.A3      net (fanout=3)        0.300   smpFreqCntr<14>
    SLICE_X23Y36.CLK     Tah         (-Th)    -0.215   smpClk
                                                       smpClk_rstpot
                                                       smpClk
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.413ns logic, 0.300ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clock_BUFGP/BUFG/I0
  Logical resource: clock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: smpFreqCntr<2>/CLK
  Logical resource: smpFreqCntr_0/CK
  Location pin: SLICE_X22Y35.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: smpFreqCntr<2>/CLK
  Logical resource: smpFreqCntr_1/CK
  Location pin: SLICE_X22Y35.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.477|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 370 paths, 0 nets, and 84 connections

Design statistics:
   Minimum period:   3.477ns{1}   (Maximum frequency: 287.604MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 31 20:10:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



