
---------- Begin Simulation Statistics ----------
final_tick                               18796478054985                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77036                       # Simulator instruction rate (inst/s)
host_mem_usage                               17865364                       # Number of bytes of host memory used
host_op_rate                                   137649                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12743.50                       # Real time elapsed on the host
host_tick_rate                               45302763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   981704803                       # Number of instructions simulated
sim_ops                                    1754130337                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.577316                       # Number of seconds simulated
sim_ticks                                577315813959                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12111982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops      6994072                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     24216644                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops      6994075                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  41                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     9                       # Number of float alu accesses
system.cpu0.num_fp_insts                            9                       # number of float instructions
system.cpu0.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     62.96%     62.96% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.96% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      2      7.41%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  2      7.41%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  1      3.70%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      7.41%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      3.70%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      3.70%     96.30% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     96.30% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      3.70%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12224174                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         3860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     24446050                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         3860                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12073714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops      6991957                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     24141242                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops      6991959                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu2.num_int_insts                           5                       # number of integer instructions
system.cpu2.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12234512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         3869                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     24466705                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         3869                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu3.num_fp_insts                           20                       # number of float instructions
system.cpu3.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu3.num_int_insts                           5                       # number of integer instructions
system.cpu3.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     43642799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       87227891                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34597520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      69265018                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        194717234                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       121251323                       # number of cc regfile writes
system.switch_cpus0.committedInsts          242571886                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            433256524                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      7.147082                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                7.147082                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        372503905                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       280311414                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  44387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       617776                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28646846                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.338756                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           182688597                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          63777792                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      315566820                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    113422201                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           94                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         8189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     65272951                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    591188579                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    118910805                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1256836                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    587294880                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1716418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    376009073                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1651633                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    378703954                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         6880                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       309348                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       308428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        540797748                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            565041368                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.619011                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        334759797                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.325920                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             578041187                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       579604224                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186984079                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.139917                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.139917                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass     13002218      2.21%      2.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    243886575     41.44%     43.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     43.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     43.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     71526334     12.15%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        47937      0.01%     55.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     55.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     55.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     55.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     55.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     55.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     55.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     28012157      4.76%     60.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp     28899067      4.91%     65.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      5530653      0.94%     66.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     14640198      2.49%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     68.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     26512465      4.50%     73.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21210466      3.60%     77.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     92621676     15.74%     92.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     42661974      7.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     588551720                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      350580988                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    686606380                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    328437057                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    380074548                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           24348757                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.041371                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1133610      4.66%      4.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      4.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        19513      0.08%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       206304      0.85%      5.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp       890005      3.66%      9.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      9.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        23467      0.10%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1818454      7.47%     16.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      6843823     28.11%     44.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      9711775     39.89%     84.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      3701806     15.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     249317271                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   2248660513                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    236604311                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    369052729                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         591179737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        588551720                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         8842                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    157931986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       177996                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         7978                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     51348002                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1733636704                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.339490                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.262176                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1568545149     90.48%     90.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     41605989      2.40%     92.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     28351439      1.64%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20962026      1.21%     95.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     19821994      1.14%     96.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     15440087      0.89%     97.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15378543      0.89%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      9654710      0.56%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     13876767      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1733636704                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.339481                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     16946238                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     16235624                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    113422201                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     65272951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      241758065                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1733681091                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        199960385                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       123699416                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249770113                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            446589246                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      6.941107                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                6.941107                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        381428516                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       287315362                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  41641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       647419                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29538851                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.347253                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           187018619                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          65052842                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      319098850                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    116084532                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          121                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        10263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     66612160                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    605924781                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    121965777                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1392199                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    602026746                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1624900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    357821481                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1687571                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    360351162                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         7902                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       321395                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       326024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        556468198                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            579274047                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.618737                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        344307372                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.334130                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             592422355                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       594630478                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191892224                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.144069                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.144069                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass     13174389      2.18%      2.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    250214889     41.47%     43.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     43.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     43.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     73586116     12.19%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        57924      0.01%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     55.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     28682538      4.75%     60.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp     29633507      4.91%     65.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      5707155      0.95%     66.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     14984654      2.48%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     27196940      4.51%     73.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     21702462      3.60%     77.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     95021555     15.75%     92.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     43456825      7.20%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     603418954                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      359287815                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    703768493                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    336398318                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    389003411                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           24804801                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.041107                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1276092      5.14%      5.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        22480      0.09%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       216947      0.87%      6.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp       906071      3.65%      9.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        28587      0.12%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      9.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1821707      7.34%     17.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      6899975     27.82%     45.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9896585     39.90%     84.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      3736357     15.06%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     255761551                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   2261711128                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    242875729                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    376264501                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         605914361                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        603418954                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        10420                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    159335420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       197471                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         9379                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     52219444                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1733639450                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.348065                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.285276                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1567747404     90.43%     90.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     40048508      2.31%     92.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     28154169      1.62%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20931134      1.21%     95.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19967518      1.15%     96.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     15964487      0.92%     97.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15938229      0.92%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10157183      0.59%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     14730818      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1733639450                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.348056                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     17459493                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     16661965                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    116084532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     66612160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      247770597                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1733681091                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        192069923                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       119880951                       # number of cc regfile writes
system.switch_cpus2.committedInsts          239362740                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            427292011                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      7.242903                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                7.242903                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        368655880                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       277319954                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  60669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       600783                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28181446                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.335300                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           181809944                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          63189835                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      318707552                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    112165863                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           92                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         7965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     64633200                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    583961284                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    118620109                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1205344                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    581304004                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1717429                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    358725230                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1631363                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    361424122                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         5763                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       301740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       299043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        533842025                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            558210768                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.619099                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        330500901                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.321980                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             571147096                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       574460421                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184269204                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.138066                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.138066                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass     12926020      2.22%      2.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    240540860     41.29%     43.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     43.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     43.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     70633015     12.13%     55.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     55.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     55.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     55.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     55.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     55.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     55.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     55.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     55.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     55.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        42765      0.01%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     55.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27722862      4.76%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp     28591883      4.91%     65.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      5450177      0.94%     66.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     14491088      2.49%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     68.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26109233      4.48%     73.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     20952707      3.60%     76.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     92721848     15.92%     92.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     42326890      7.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     582509348                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      348080894                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    681584647                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    325037688                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    376126432                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           24248951                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.041628                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1076042      4.44%      4.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        17039      0.07%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       208313      0.86%      5.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp       883360      3.64%      9.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        22448      0.09%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      9.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1789064      7.38%     16.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      6814854     28.10%     44.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      9752367     40.22%     84.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      3685464     15.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     245751385                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   2241467048                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    233173080                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    364509665                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         583953472                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        582509348                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded         7812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    156669186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       163626                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         7044                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     50222774                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1733620422                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.336007                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.255579                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1569876536     90.55%     90.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     41543918      2.40%     92.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     28141511      1.62%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20660452      1.19%     95.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19674441      1.13%     96.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15348251      0.89%     97.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15139759      0.87%     98.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9460953      0.55%     99.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     13774601      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1733620422                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.335996                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     16731318                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     16000156                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    112165863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     64633200                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      239956394                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1733681091                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        200160952                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       123779093                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            446992460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      6.934724                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                6.934724                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        381824644                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       287574974                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  53146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       647518                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        29563974                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.347507                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           187109451                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          65093455                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      318486944                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    116162845                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        10572                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     66651878                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    606390821                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    122015996                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1391407                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    602467044                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1624522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    339106536                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1688516                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    341638320                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         7998                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       321670                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       325848                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        556683722                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            579743396                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.618576                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        344351234                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.334400                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             592902769                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       594982971                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192030096                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.144202                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.144202                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass     13184392      2.18%      2.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    250419997     41.47%     43.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     43.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     43.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     73637681     12.19%     55.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     55.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     55.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     55.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     55.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     55.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     55.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     55.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        58027      0.01%     55.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     55.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     55.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     55.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     55.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     55.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     55.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     28717167      4.76%     60.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp     29653282      4.91%     65.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      5714305      0.95%     66.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     15005090      2.48%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     68.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     27216822      4.51%     73.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21720053      3.60%     77.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     95051388     15.74%     92.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     43480247      7.20%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     603858451                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      359639585                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    704370381                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    336688514                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    389323276                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           24895938                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041228                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1277724      5.13%      5.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        24114      0.10%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       216826      0.87%      6.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp       905940      3.64%      9.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        28316      0.11%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%      9.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1807875      7.26%     17.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      6905967     27.74%     44.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      9990384     40.13%     84.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      3738792     15.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     255930412                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   2262065224                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    243054882                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    376473549                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         606380406                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        603858451                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        10415                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    159398198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       194820                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         9373                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     52173111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1733627945                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.348321                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.284577                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1566759701     90.37%     90.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     41052197      2.37%     92.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     28309976      1.63%     94.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20864170      1.20%     95.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     20027892      1.16%     96.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     15808417      0.91%     97.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15923738      0.92%     98.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10157121      0.59%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     14724733      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1733627945                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.348310                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     17467432                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     16650207                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    116162845                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     66651878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      247907447                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1733681091                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     95577902                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        95577902                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    101049089                       # number of overall hits
system.cpu0.dcache.overall_hits::total      101049089                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36720336                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36720338                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37776065                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37776067                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 3891651593324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3891651593324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 3891651593324                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3891651593324                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    132298238                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    132298240                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    138825154                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    138825156                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.277557                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.277557                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.272113                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.272113                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 105980.827445                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105980.821672                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 103018.977581                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103018.972127                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2364844                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10664                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   221.759565                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12103846                       # number of writebacks
system.cpu0.dcache.writebacks::total         12103846                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25020528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25020528                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25020528                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25020528                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11699808                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11699808                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12112337                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12112337                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1623722304146                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1623722304146                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1681673118656                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1681673118656                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.088435                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088435                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.087249                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087249                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 138781.961563                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 138781.961563                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 138839.690363                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 138839.690363                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12103846                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     71462551                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       71462551                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     34090302                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34090304                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 3508586792775                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3508586792775                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    105552853                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    105552855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.322969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.322969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 102920.378728                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102920.372689                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25020278                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25020278                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9070024                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9070024                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1241552066139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1241552066139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.085929                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.085929                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 136885.201863                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 136885.201863                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24115351                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24115351                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2630034                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2630034                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 383064800549                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 383064800549                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26745385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26745385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.098336                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.098336                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 145650.132488                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 145650.132488                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          250                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2629784                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2629784                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 382170238007                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 382170238007                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.098327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.098327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 145323.812909                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 145323.812909                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      5471187                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      5471187                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1055729                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1055729                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6526916                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6526916                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.161750                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.161750                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       412529                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       412529                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  57950814510                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  57950814510                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.063204                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.063204                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 140476.947099                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 140476.947099                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.987854                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          113161582                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12104358                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.348830                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18219162243024                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000130                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.987723                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          371                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1122705606                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1122705606                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45333754                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45333772                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45333754                       # number of overall hits
system.cpu0.icache.overall_hits::total       45333772                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          352                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           355                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          352                       # number of overall misses
system.cpu0.icache.overall_misses::total          355                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     49113837                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49113837                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     49113837                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49113837                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45334106                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45334127                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45334106                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45334127                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 139527.946023                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 138348.836620                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 139527.946023                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 138348.836620                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           76                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           76                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     40177116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40177116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     40177116                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     40177116                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 145569.260870                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 145569.260870                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 145569.260870                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 145569.260870                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45333754                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45333772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          352                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          355                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     49113837                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49113837                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45334106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45334127                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 139527.946023                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 138348.836620                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           76                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     40177116                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40177116                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 145569.260870                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 145569.260870                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          123.875734                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45334051                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              279                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         162487.637993                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   120.875734                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.236085                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.241945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        362673295                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       362673295                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        9482829                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5514472                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     24695098                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         8017                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         8017                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       2621808                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      2621808                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      9482829                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          558                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     36328596                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           36329154                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        17856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1549325056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1549342912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     18105724                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic             1158766336                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      30218403                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.231451                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.421760                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            23224313     76.85%     76.85% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1             6994087     23.15%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   3      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        30218403                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16125336710                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           2.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         276056                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    12094921305                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.1                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       947293                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         947293                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       947293                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        947293                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          276                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     11157063                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     11157344                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          276                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     11157063                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     11157344                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     39983310                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1668090743122                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1668130726432                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     39983310                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1668090743122                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1668130726432                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          276                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     12104356                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12104637                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          276                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     12104356                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12104637                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.921739                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.921741                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.921739                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.921741                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 144867.065217                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 149509.843506                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 149509.661657                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 144867.065217                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 149509.843506                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 149509.661657                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     18105724                       # number of writebacks
system.cpu0.l2cache.writebacks::total        18105724                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     11157063                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     11157339                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     11157063                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     11157339                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     39891402                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1664375441143                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1664415332545                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     39891402                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1664375441143                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1664415332545                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.921739                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.921741                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.921739                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.921741                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 144534.065217                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 149176.843506                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 149176.728658                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 144534.065217                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 149176.843506                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 149176.728658                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             18105724                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2704828                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2704828                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2704828                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2704828                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      9355727                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      9355727                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      9355727                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      9355727                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         7838                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         7838                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          179                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          179                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data      1982349                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total      1982349                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         8017                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         8017                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.022328                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.022328                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data 11074.575419                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 11074.575419                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          179                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          179                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3224106                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      3224106                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.022328                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.022328                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18011.765363                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18011.765363                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       106550                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       106550                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      2515258                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      2515258                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 379343500106                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 379343500106                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      2621808                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      2621808                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.959360                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.959360                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 150816.934130                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 150816.934130                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      2515258                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      2515258                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 378505919192                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 378505919192                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.959360                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.959360                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 150483.934130                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 150483.934130                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       840743                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       840743                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      8641805                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      8642086                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     39983310                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1288747243016                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1288787226326                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      9482548                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      9482829                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.911338                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.911340                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 144867.065217                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 149129.405606                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 149129.183200                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      8641805                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      8642081                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     39891402                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1285869521951                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1285909413353                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.911338                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.911340                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 144534.065217                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 148796.405606                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 148796.269481                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1267.208836                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          24173138                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        18107513                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.334978                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   341.414274                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000203                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    99.371731                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   823.422629                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.083353                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.024261                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.201031                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.309377                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1789                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          624                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          389                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.436768                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       405571273                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      405571273                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 577315803303                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28850.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28850.numOps                      0                       # Number of Ops committed
system.cpu0.thread28850.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     99084702                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        99084703                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    104635601                       # number of overall hits
system.cpu1.dcache.overall_hits::total      104635602                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     36672684                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      36672685                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     37709790                       # number of overall misses
system.cpu1.dcache.overall_misses::total     37709791                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 3903953385944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3903953385944                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 3903953385944                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3903953385944                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    135757386                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    135757388                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    142345391                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    142345393                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.270134                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.270134                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.264918                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.264918                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 106453.985913                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106453.983011                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 103526.256337                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103526.253591                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1864540                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7739                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   240.927768                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     12221068                       # number of writebacks
system.cpu1.dcache.writebacks::total         12221068                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     24863721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     24863721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     24863721                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     24863721                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11808963                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11808963                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12224629                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12224629                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1628094467000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1628094467000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1686013594895                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1686013594895                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.086986                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086986                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.085880                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.085880                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 137869.385059                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 137869.385059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 137919.408016                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 137919.408016                       # average overall mshr miss latency
system.cpu1.dcache.replacements              12221068                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     74039231                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       74039232                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     34016532                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     34016533                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 3521763799245                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3521763799245                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    108055763                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    108055765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.314805                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.314805                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 103530.947812                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103530.944769                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     24863493                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24863493                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9153039                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9153039                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1246807501443                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1246807501443                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.084707                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.084707                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 136217.872713                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 136217.872713                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25045471                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25045471                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2656152                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2656152                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 382189586699                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 382189586699                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     27701623                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27701623                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.095884                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.095884                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 143888.447159                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 143888.447159                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          228                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          228                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2655924                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2655924                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 381286965557                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 381286965557                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.095876                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.095876                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 143560.947360                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 143560.947360                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      5550899                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      5550899                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1037106                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1037106                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6588005                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6588005                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.157423                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.157423                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       415666                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       415666                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  57919127895                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  57919127895                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.063094                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.063094                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 139340.547206                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 139340.547206                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.987796                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          116860302                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12221580                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.561800                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000067                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.987729                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1150984724                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1150984724                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     46286013                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        46286035                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     46286013                       # number of overall hits
system.cpu1.icache.overall_hits::total       46286035                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          350                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           352                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          350                       # number of overall misses
system.cpu1.icache.overall_misses::total          352                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     46839114                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46839114                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     46839114                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46839114                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     46286363                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     46286387                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     46286363                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     46286387                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 133826.040000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 133065.664773                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 133826.040000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 133065.664773                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           72                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           72                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          278                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          278                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     40038921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     40038921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     40038921                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     40038921                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 144024.895683                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 144024.895683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 144024.895683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 144024.895683                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     46286013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       46286035                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          350                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          352                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     46839114                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46839114                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     46286363                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     46286387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 133826.040000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 133065.664773                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           72                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          278                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          278                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     40038921                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     40038921                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 144024.895683                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 144024.895683                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          124.630311                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           46286315                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              280                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         165308.267857                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   122.630311                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.239512                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.243419                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        370291376                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       370291376                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        9568977                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5537688                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     17103178                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         3074                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         3074                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       2652884                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      2652883                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      9568977                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          560                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     36670377                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           36670937                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        17920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1564329472                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1564347392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     10419798                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              666867072                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      22644748                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000171                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.013082                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            22640872     99.98%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3876      0.02%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        22644748                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     16279779194                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           2.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         277722                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    12210381063                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.1                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1802990                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1802991                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1802990                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1802991                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          277                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     10418590                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     10418870                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          277                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     10418590                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     10418870                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     39839121                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1669151399744                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1669191238865                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     39839121                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1669151399744                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1669191238865                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          278                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     12221580                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     12221861                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          278                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     12221580                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     12221861                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.996403                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.852475                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.852478                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.996403                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.852475                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.852478                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 143823.541516                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 160208.953394                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 160208.471635                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 143823.541516                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 160208.953394                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 160208.471635                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     10419798                       # number of writebacks
system.cpu1.l2cache.writebacks::total        10419798                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          277                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     10418590                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     10418867                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          277                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     10418590                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     10418867                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     39746880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1665682009607                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1665721756487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     39746880                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1665682009607                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1665721756487                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.996403                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.852475                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.852478                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.996403                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.852475                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.852478                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 143490.541516                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 159875.953426                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 159875.517797                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 143490.541516                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 159875.953426                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 159875.517797                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             10419798                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2810908                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2810908                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2810908                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2810908                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      9410108                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      9410108                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      9410108                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      9410108                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         3074                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         3074                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         3074                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         3074                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       205055                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       205055                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      2447829                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      2447829                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 378099235948                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 378099235948                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      2652884                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      2652884                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922705                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922705                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 154463.091968                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 154463.091968                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      2447829                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      2447829                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 377284109224                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 377284109224                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922705                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922705                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 154130.092104                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 154130.092104                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1597935                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1597936                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          277                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      7970761                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      7971041                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     39839121                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1291052163796                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1291092002917                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      9568696                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      9568977                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.996403                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.833004                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.833009                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 143823.541516                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 161973.513419                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 161972.821733                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          277                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      7970761                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      7971038                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     39746880                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1288397900383                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1288437647263                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.996403                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.833004                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.833008                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 143490.541516                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 161640.513419                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 161639.882693                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2259.997403                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          24445950                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        10422590                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.345477                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.582289                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000372                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000170                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    69.104673                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2190.309899                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000142                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.016871                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.534744                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.551757                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2792                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          913                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1071                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       401558382                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      401558382                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 577315803303                       # Cumulative time (in ticks) in various power states
system.cpu1.thread22077.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread22077.numOps                      0                       # Number of Ops committed
system.cpu1.thread22077.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     94125362                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        94125363                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     99587145                       # number of overall hits
system.cpu2.dcache.overall_hits::total       99587146                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     36589196                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      36589197                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     37629195                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37629196                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 3878356893718                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 3878356893718                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 3878356893718                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 3878356893718                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    130714558                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    130714560                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    137216340                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    137216342                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.279917                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.279917                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.274233                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.274233                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 105997.324831                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105997.321934                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 103067.761447                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 103067.758708                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2151878                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          10144                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   212.133084                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12066711                       # number of writebacks
system.cpu2.dcache.writebacks::total         12066711                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     24926643                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     24926643                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     24926643                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     24926643                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11662553                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11662553                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12074092                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12074092                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1616360638234                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1616360638234                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1674419580508                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1674419580508                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.089222                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.089222                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.087993                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.087993                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 138594.065831                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 138594.065831                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 138678.716421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 138678.716421                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12066711                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     70427755                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       70427756                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     33971067                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     33971068                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 3495981786732                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3495981786732                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    104398822                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    104398824                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.325397                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.325397                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 102910.567594                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102910.564564                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     24926410                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     24926410                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9044657                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9044657                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1234876282272                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1234876282272                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.086636                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.086636                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 136531.024037                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 136531.024037                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23697607                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23697607                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2618129                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2618129                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 382375106986                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 382375106986                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26315736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26315736                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.099489                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.099489                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 146048.994143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 146048.994143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          233                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          233                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2617896                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2617896                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 381484355962                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 381484355962                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.099480                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.099480                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 145721.738359                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 145721.738359                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      5461783                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      5461783                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1039999                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1039999                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      6501782                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      6501782                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.159956                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.159956                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       411539                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       411539                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  58058942274                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  58058942274                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.063296                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.063296                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 141077.619069                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 141077.619069                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.987812                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          111661380                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12067223                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.253279                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000067                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.987745                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          281                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1109797959                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1109797959                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     44787190                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        44787212                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     44787190                       # number of overall hits
system.cpu2.icache.overall_hits::total       44787212                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          344                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           346                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          344                       # number of overall misses
system.cpu2.icache.overall_misses::total          346                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     64633302                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     64633302                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     64633302                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     64633302                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     44787534                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     44787558                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     44787534                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     44787558                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 187887.505814                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 186801.450867                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 187887.505814                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 186801.450867                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           73                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           73                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          271                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          271                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          271                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          271                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     55499778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     55499778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     55499778                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     55499778                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 204796.228782                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 204796.228782                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 204796.228782                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 204796.228782                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     44787190                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       44787212                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          344                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          346                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     64633302                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     64633302                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     44787534                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     44787558                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 187887.505814                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 186801.450867                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           73                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          271                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          271                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     55499778                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     55499778                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 204796.228782                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 204796.228782                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          122.961380                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           44787485                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         164056.721612                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   120.961380                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.236253                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.240159                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          272                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        358300737                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       358300737                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        9456457                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5471407                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     24678203                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         6896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         6896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       2611040                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      2611039                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      9456458                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          546                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     36214951                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           36215497                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17472                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1544571776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1544589248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     18082899                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic             1157305536                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      30157323                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.231850                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.422014                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            23165352     76.82%     76.82% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1             6991969     23.18%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        30157323                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     16075495273                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           2.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         271061                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    12057451146                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       932569                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         932570                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       932569                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        932570                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          270                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     11134655                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     11134928                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          270                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     11134655                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     11134928                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     55308303                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1660926755614                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1660982063917                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     55308303                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1660926755614                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1660982063917                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          271                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     12067224                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     12067498                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          271                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     12067224                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     12067498                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.996310                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.922719                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.922721                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.996310                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.922719                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.922721                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 204845.566667                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 149167.329892                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 149168.639790                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 204845.566667                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 149167.329892                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 149168.639790                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     18082899                       # number of writebacks
system.cpu2.l2cache.writebacks::total        18082899                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          270                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     11134655                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     11134925                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          270                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     11134655                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     11134925                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     55218393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1657218916165                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1657274134558                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     55218393                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1657218916165                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1657274134558                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.996310                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.922719                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.922720                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.996310                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.922719                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.922720                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 204512.566667                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 148834.329951                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 148835.680039                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 204512.566667                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 148834.329951                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 148835.680039                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             18082899                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2683350                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2683350                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2683350                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2683350                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      9341683                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      9341683                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      9341683                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      9341683                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         6742                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         6742                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data          154                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total          154                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data      1741590                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total      1741590                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         6896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         6896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.022332                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.022332                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data 11309.025974                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total 11309.025974                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data          154                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total          154                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      2773224                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total      2773224                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.022332                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.022332                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 18007.948052                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18007.948052                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       103046                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       103046                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      2507994                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      2507994                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 378686804460                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 378686804460                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      2611040                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      2611040                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.960534                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.960534                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 150991.910052                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 150991.910052                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      2507994                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      2507994                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 377851642791                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 377851642791                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.960534                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.960534                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 150658.910185                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 150658.910185                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       829523                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       829524                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          270                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      8626661                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      8626934                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     55308303                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1282239951154                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1282295259457                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          271                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      9456184                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      9456458                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.996310                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.912277                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.912280                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 204845.566667                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 148636.877136                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 148638.584630                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          270                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      8626661                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      8626931                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     55218393                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1279367273374                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1279422491767                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.996310                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.912277                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.912279                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 204512.566667                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 148303.877175                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 148305.636357                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1257.374918                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          24099366                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        18084651                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.332587                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   341.964277                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000119                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    92.565735                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   820.844787                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.083487                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.022599                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.200402                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.306976                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1752                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          356                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          484                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.427734                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       404342155                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      404342155                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 577315803303                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28850.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28850.numOps                      0                       # Number of Ops committed
system.cpu2.thread28850.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     99139046                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        99139047                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    104701229                       # number of overall hits
system.cpu3.dcache.overall_hits::total      104701230                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     36703351                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      36703352                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37734568                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37734569                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 3901604562088                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 3901604562088                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 3901604562088                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 3901604562088                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    135842397                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    135842399                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    142435797                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    142435799                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.270191                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.270191                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.264923                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.264923                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 106301.044885                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106301.041989                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 103396.030984                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 103396.028244                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1704412                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7363                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   231.483363                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     12231381                       # number of writebacks
system.cpu3.dcache.writebacks::total         12231381                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     24884634                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     24884634                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     24884634                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     24884634                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     11818717                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     11818717                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12234963                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12234963                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1627870847146                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1627870847146                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1684667576563                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1684667576563                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.087003                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.087003                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.085898                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.085898                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 137736.680483                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 137736.680483                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 137692.903245                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 137692.903245                       # average overall mshr miss latency
system.cpu3.dcache.replacements              12231381                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     74083093                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       74083094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     34044516                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     34044517                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 3519750497229                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 3519750497229                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    108127609                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    108127611                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.314855                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.314855                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 103386.709837                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103386.706800                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     24884387                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     24884387                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      9160129                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      9160129                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1246921168662                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1246921168662                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.084716                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.084716                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 136124.848096                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 136124.848096                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25055953                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25055953                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2658835                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2658835                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 381854064859                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 381854064859                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     27714788                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27714788                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.095936                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.095936                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 143617.059674                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 143617.059674                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          247                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          247                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2658588                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2658588                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 380949678484                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 380949678484                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.095927                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.095927                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 143290.227175                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 143290.227175                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      5562183                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      5562183                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1031217                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1031217                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      6593400                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      6593400                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.156401                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.156401                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       416246                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       416246                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  56796729417                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  56796729417                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.063131                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.063131                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 136449.910430                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 136449.910430                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.987833                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          116936270                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         12231893                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.559949                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000067                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.987766                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1151718285                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1151718285                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     46319145                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        46319167                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     46319145                       # number of overall hits
system.cpu3.icache.overall_hits::total       46319167                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          351                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           353                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          351                       # number of overall misses
system.cpu3.icache.overall_misses::total          353                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     58019589                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     58019589                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     58019589                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     58019589                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     46319496                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     46319520                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     46319496                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     46319520                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.083333                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.083333                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 165297.974359                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 164361.441926                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 165297.974359                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 164361.441926                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           72                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           72                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          279                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          279                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     47834118                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     47834118                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     47834118                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     47834118                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 171448.451613                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 171448.451613                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 171448.451613                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 171448.451613                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     46319145                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       46319167                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          351                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          353                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     58019589                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     58019589                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     46319496                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     46319520                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 165297.974359                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 164361.441926                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           72                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          279                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     47834118                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     47834118                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 171448.451613                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 171448.451613                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          125.099071                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           46319448                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              281                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         164837.893238                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   123.099071                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.240428                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.244334                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        370556441                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       370556441                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        9576650                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5553321                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     17105048                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         3098                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         3098                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       2655525                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      2655525                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      9576652                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          562                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     36701367                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           36701929                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1565649600                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1565667584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     10426988                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              667327232                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      22662280                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000171                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.013089                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            22658397     99.98%     99.98% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3883      0.02%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        22662280                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     16293526101                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           2.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         279053                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    12220692741                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1806126                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1806127                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1806126                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1806127                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          278                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     10425769                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     10426050                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          278                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     10425769                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     10426050                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     47633652                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1667771406451                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1667819040103                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     47633652                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1667771406451                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1667819040103                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          279                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     12231895                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     12232177                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          279                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     12231895                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     12232177                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.996416                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.852343                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.852346                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.996416                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.852343                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.852346                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 171344.071942                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 159966.272651                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 159966.530000                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 171344.071942                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 159966.272651                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 159966.530000                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     10426988                       # number of writebacks
system.cpu3.l2cache.writebacks::total        10426988                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          278                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     10425769                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     10426047                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          278                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     10425769                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     10426047                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     47541078                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1664299626040                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1664347167118                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     47541078                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1664299626040                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1664347167118                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.996416                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.852343                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.852346                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.996416                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.852343                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.852346                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 171011.071942                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 159633.272715                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 159633.576092                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 171011.071942                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 159633.272715                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 159633.576092                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             10426988                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      2816267                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2816267                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      2816267                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2816267                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      9415069                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      9415069                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      9415069                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      9415069                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         3098                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         3098                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         3098                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         3098                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       205717                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       205717                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      2449808                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      2449808                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 377751663202                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 377751663202                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      2655525                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      2655525                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.922532                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.922532                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 154196.436293                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 154196.436293                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      2449808                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      2449808                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 376935877138                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 376935877138                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.922532                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.922532                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 153863.436293                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 153863.436293                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1600409                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1600410                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      7975961                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      7976242                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     47633652                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1290019743249                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1290067376901                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          279                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      9576370                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      9576652                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.996416                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.832879                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.832884                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 171344.071942                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 161738.471797                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 161738.745753                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      7975961                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      7976239                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     47541078                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1287363748902                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1287411289980                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.996416                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.832879                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.832884                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 171011.071942                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 161405.471880                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 161405.806669                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2259.424405                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          24466609                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        10429776                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.345842                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.570474                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.000377                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000170                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    68.545806                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2190.307578                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000139                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.016735                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.534743                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.551617                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2788                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0         1414                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.680664                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       401896064                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      401896064                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 577315803303                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            33216300                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      20288996                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      32107151                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict          25370039                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq              1317                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp             1317                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            9919903                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           9919903                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       33216302                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33491381                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     31253740                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     33423326                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     31275279                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               129443726                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1429321088                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1333431680                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1426409408                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1334350592                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5523512768                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          34597502                       # Total snoops (count)
system.l3bus.snoopTraffic                   590557632                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           78183931                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 78183931    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             78183931                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          43704759454                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          7444557029                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          6953543141                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          7430202067                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          6958200171                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      2486300                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      1749027                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      2465858                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      1767503                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             8468688                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      2486300                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      1749027                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      2465858                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      1767503                       # number of overall hits
system.l3cache.overall_hits::total            8468688                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      8670226                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          277                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      8669561                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          270                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      8668350                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          278                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      8658265                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          34667517                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      8670226                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          277                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      8669561                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          270                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      8668350                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          278                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      8658265                       # number of overall misses
system.l3cache.overall_misses::total         34667517                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     38762198                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1583437993667                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     38621671                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1597903187902                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     54126819                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1576638221367                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     46421530                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1596216766559                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 6354374101713                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     38762198                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1583437993667                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     38621671                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1597903187902                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     54126819                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1576638221367                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     46421530                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1596216766559                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 6354374101713                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     11156526                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          277                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     10418588                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          270                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     11134208                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          278                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     10425768                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        43136205                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     11156526                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          277                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     10418588                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          270                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     11134208                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          278                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     10425768                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       43136205                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.777144                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.832124                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.778533                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.830468                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.803676                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.777144                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.832124                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.778533                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.830468                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.803676                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 140442.746377                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 182629.379403                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 139428.415162                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 184311.891675                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 200469.700000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 181884.467213                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 166983.920863                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 184357.578171                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 183294.756925                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 140442.746377                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 182629.379403                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 139428.415162                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 184311.891675                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 200469.700000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 181884.467213                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 166983.920863                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 184357.578171                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 183294.756925                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        9227463                       # number of writebacks
system.l3cache.writebacks::total              9227463                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      8670226                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          277                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      8669561                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          270                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      8668350                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          278                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      8658265                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     34667503                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      8670226                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          277                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      8669561                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          270                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      8668350                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          278                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      8658265                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     34667503                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     36924038                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1525694288507                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     36776851                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1540163911642                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     52328619                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1518907010367                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     44570050                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1538552721659                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 6123488531733                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     36924038                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1525694288507                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     36776851                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1540163911642                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     52328619                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1518907010367                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     44570050                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1538552721659                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 6123488531733                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.777144                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.832124                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.778533                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.830468                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.803675                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.777144                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.832124                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.778533                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.830468                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.803675                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 133782.746377                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 175969.379403                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 132768.415162                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 177651.891675                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 193809.700000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 175224.467213                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 160323.920863                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 177697.578171                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 176634.830946                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 133782.746377                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 175969.379403                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 132768.415162                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 177651.891675                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 193809.700000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 175224.467213                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 160323.920863                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 177697.578171                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 176634.830946                       # average overall mshr miss latency
system.l3cache.replacements                  34597502                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     11061533                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     11061533                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     11061533                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     11061533                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     32107151                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     32107151                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     32107151                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     32107151                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          716                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data          599                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total            1317                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          716                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data          599                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total         1317                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       291433                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       224345                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       285306                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       228700                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1029784                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      2223288                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      2223482                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      2222242                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      2221107                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        8890119                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 364177168066                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 364118602983                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 363642033247                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 363705722341                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 1455643526637                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      2514721                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      2447827                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      2507548                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      2449807                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      9919903                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.884109                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.908349                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.886221                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.906646                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.896190                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 163801.166590                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 163760.535495                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 163637.458588                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 163749.752867                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 163737.237560                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      2223288                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      2223482                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      2222242                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      2221107                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      8890119                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 349370069986                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 349310212863                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 348841901527                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 348913149721                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 1396435334097                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.884109                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.908349                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.886221                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.906646                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.896190                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 157141.166590                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 157100.535495                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 156977.458588                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 157089.752867                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 157077.237560                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      2194867                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1524682                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      2180552                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1538803                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      7438904                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      6446938                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          277                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      6446079                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          270                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      6446108                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      6437158                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     25777398                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     38762198                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1219260825601                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     38621671                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1233784584919                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     54126819                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1212996188120                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     46421530                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1232511044218                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 4898730575076                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      8641805                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          277                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      7970761                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          270                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      8626660                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      7975961                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     33216302                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.746018                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.808716                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.747231                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.807070                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.776047                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 140442.746377                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 189122.468000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 139428.415162                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 191400.785643                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 200469.700000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 188174.971335                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 166983.920863                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 191468.198267                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 190039.761774                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      6446938                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          277                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      6446079                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          270                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      6446108                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      6437158                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     25777384                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     36924038                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1176324218521                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     36776851                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1190853698779                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     52328619                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1170065108840                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     44570050                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1189639571938                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 4727053197636                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.746018                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.808716                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.747231                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.807070                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.776046                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 133782.746377                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 182462.468000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 132768.415162                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 184740.785643                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 193809.700000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 181514.971335                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 160323.920863                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 184808.198267                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 183379.864987                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64957.576510                       # Cycle average of tags in use
system.l3cache.tags.total_refs               51638689                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             43127978                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.197336                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18219192573663                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64957.576510                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.991174                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.991174                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60471                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         2301                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4205                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        22976                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        30989                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.922714                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1424027274                       # Number of tag accesses
system.l3cache.tags.data_accesses          1424027274                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9227463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   8669981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   8669296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   8668086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   8657994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.048148296032                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       576071                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       576071                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50188932                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8769352                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34667503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9227463                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34667503                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9227463                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1045                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      63.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34667503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9227463                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1816160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3005743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3802273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3902952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3352169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2681365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2068848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1562250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1145260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  884030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 714955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 618815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 572864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 559259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 564801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 578767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 595632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 610494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 621454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 622755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 612410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 588578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 552081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 504012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 447184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 385900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 321706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 260123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 204849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 155206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 114147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  81690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                  57385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                  38312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                  24612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                  15456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                   9418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                   5623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                   3302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                   1799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                    930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                    457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  24121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  71362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 147364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 243707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 345015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 433505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 501505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 549902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 584618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 609786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 629135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 644251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 650011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 651844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 652306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 639672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 185860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 110882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  70635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  48066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  34242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  26242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  20791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  17327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  14954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  13393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  12243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  11302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  10586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  10213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  10065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  10024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  10252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  10461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  10910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  11369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  11933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  12625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  13332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  14061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  14679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  15391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  15887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  16421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  25821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  39705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  52902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  62125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  67379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  70242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  71813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 72216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 72513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 72261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 71880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 71347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 70771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 70054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 69522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 70023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 28214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 11323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  5276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       576071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.177372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3502.838389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       576062    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-196607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-425983            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-458751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-622591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.57286e+06-1.60563e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.80224e+06-1.83501e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        576071                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       576071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.327624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           572620     99.40%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              837      0.15%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1127      0.20%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              599      0.10%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              378      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              168      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              124      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               75      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               47      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               17      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::67                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        576071                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   66880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2218720192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            590557632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3843.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1022.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  577315358082                       # Total gap between requests
system.mem_ctrls.avgGap                      13152.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    554878784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        17728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    554834944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    554757504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    554111616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    590553792                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 30596.771425448027                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 961135604.782526493073                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 30707.629292931535                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 961059667.143300294876                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 29931.624220546983                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 960925529.123645186424                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 30818.487160415039                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 959806751.525001645088                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1022930218.990918040276                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      8670226                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          277                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      8669561                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          270                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      8668350                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          278                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      8658265                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9227463                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     26566662                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1200392612108                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     26382643                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1214775301151                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     42205079                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 1193683680294                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     34138744                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 1213607220825                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 36375132908078                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     96256.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    138449.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     95244.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    140119.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    156315.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    137705.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    122801.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    140167.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3942051.34                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         29019800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             146444                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                   314597                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                1812519                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            4                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8           11                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            8                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            1                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    554894464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        17728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    554851904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    554774400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    554128960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2218721088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        17728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        71040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    590557632                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    590557632                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      8670226                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          277                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      8669561                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          270                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      8668350                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          278                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      8658265                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       34667517                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9227463                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9227463                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        30597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    961162765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        30708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    961089044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        29932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    960954796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        30818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    959836794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3843167006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        30597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        30708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        29932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        30818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       123052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1022936870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1022936870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1022936870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        30597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    961162765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        30708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    961089044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        29932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    960954796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        30818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    959836794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4866103876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             34666458                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9227403                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1089268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1089072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1078713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1078688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1066630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1066357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1076549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1076582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1089835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1089686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1084975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1084938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1086766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1086785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1087087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1087203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1110801                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1110481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1070543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1070347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1083101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1083448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1089342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1089175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1106011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1105750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1087469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1087353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1051896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1051864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1074809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1074934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       287622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       287535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       286762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       286773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       285762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       285613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       288410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       288230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       291002                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       290973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       289113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       288863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       289108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       289165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       289038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       288952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       292526                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       292502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       287699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       287561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       288931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       288932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       288903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       288762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       293247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       293096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       288557                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       288421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       282769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       282699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       284971                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       284906                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            4216202424170                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          115508638056                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       4822588107506                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               121621.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          139113.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            13376326                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1497735                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            38.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.23                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     29019799                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    96.803118                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    80.928371                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    97.489557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     22192261     76.47%     76.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5321961     18.34%     94.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       835135      2.88%     97.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       274544      0.95%     98.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       138008      0.48%     99.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        76143      0.26%     99.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        49255      0.17%     99.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        34294      0.12%     99.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        98198      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     29019799                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2218653312                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          590553792                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3843.049607                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1022.930219                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   25.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               20.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               33.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    90505559289.598938                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    120325976601.474274                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   145818104681.891571                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  34681157265.889320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 205824168695.147156                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 486672806466.556885                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2931056740.150792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1086758829741.125366                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1882.433849                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    208282135                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  51999150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 525108371168                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25777398                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9227463                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25370038                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8890119                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8890119                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       25777398                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port    103932535                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total    103932535                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              103932535                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2809278720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2809278720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2809278720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34667517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34667517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34667517                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         35356584727                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        63237396015                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       35752606                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     33561919                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       580482                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19427522                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19422612                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.974727                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         845234                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       844031                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       831078                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        12953                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          227                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    133779145                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       580262                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1715252090                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.252591                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.232443                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1610859657     93.91%     93.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     37414984      2.18%     96.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5086765      0.30%     96.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9209499      0.54%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4     10565495      0.62%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3199168      0.19%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3843139      0.22%     97.96% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3864205      0.23%     98.18% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     31209178      1.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1715252090                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    242571886                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     433256524                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          104581036                       # Number of memory references committed
system.switch_cpus0.commit.loads             77837603                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22708753                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         279616854                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          234213467                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       774915                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       221256      0.05%      0.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    181014523     41.78%     41.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     41.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     41.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     70684306     16.31%     58.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     58.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     58.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        44120      0.01%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     27876690      6.43%     64.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp     28757740      6.64%     71.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      5497653      1.27%     72.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14579200      3.37%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     16246962      3.75%     79.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7532015      1.74%     81.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     61590641     14.22%     95.57% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19211418      4.43%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    433256524                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     31209178                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15202966                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1636711059                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         50397163                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     29673868                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1651633                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17237411                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          348                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     609457138                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2056                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          120956946                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           63780130                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2714951                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               328925                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       823730                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             351177447                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           35752606                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21098924                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1731157147                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3303926                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          116                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         3748                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45334106                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1733636704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.387012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.597170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1621751620     93.55%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4808145      0.28%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12644517      0.73%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7489132      0.43%     94.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6665624      0.38%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         9968652      0.58%     95.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         6358569      0.37%     96.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         7886932      0.45%     96.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        56063513      3.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1733636704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.020622                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.202562                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45334295                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  217                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             990760                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       35584598                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         6880                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      38529500                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      7125925                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         10266                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 577315813959                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1651633                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26599007                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      979567606                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         66784547                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    659033896                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     595745776                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      9074450                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents     144681906                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     285827086                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     334434681                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    608630777                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1423189541                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       590737718                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        375348460                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    458279168                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       150351549                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        164606890                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              2237218293                       # The number of ROB reads
system.switch_cpus0.rob.writes             1152462277                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        242571886                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          433256524                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       36749582                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     34317694                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       605127                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     19892025                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       19886601                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.972733                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         916419                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       912758                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       899716                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        13042                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          254                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    134816945                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       604853                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1715131538                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.260382                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.256030                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1609175112     93.82%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     37245309      2.17%     95.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5232355      0.31%     96.30% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      9234519      0.54%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4     10271082      0.60%     97.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3271651      0.19%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3984870      0.23%     97.86% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3909253      0.23%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     32807387      1.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1715131538                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249770113                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     446589246                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          107877053                       # Number of memory references committed
system.switch_cpus1.commit.loads             80177804                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          23598520                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         286863588                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          242480982                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       832945                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       267803      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    187167048     41.91%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     72637690     16.26%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     28531066      6.39%     64.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp     29468894      6.60%     71.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      5668700      1.27%     72.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14917632      3.34%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     16925571      3.79%     79.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      7919876      1.77%     81.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63252233     14.16%     95.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19779373      4.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    446589246                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     32807387                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        15270854                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1634434165                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         52759373                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     29487484                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1687571                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17691473                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          387                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     624928383                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         2370                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          124136662                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           65055709                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              2727750                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               329572                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       844501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             359198957                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           36749582                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     21702736                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1731103940                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3375888                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         2959                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         46286363                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1733639450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.396038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.615616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1619347563     93.41%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4929989      0.28%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12850865      0.74%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7597086      0.44%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6670952      0.38%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        10206322      0.59%     95.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6406959      0.37%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8031171      0.46%     96.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        57598543      3.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1733639450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.021197                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.207189                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           46286548                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  213                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1086130                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       35906697                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1371                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         7902                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      38912896                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      7585165                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          7353                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 577315813959                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1687571                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26785977                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      970262735                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         68875153                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    666028011                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     610949702                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      8876257                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     146651248                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     298038563                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     329957323                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    623861329                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1459363626                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       606002976                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        384564248                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    472085259                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       151775957                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        164190171                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              2249732618                       # The number of ROB reads
system.switch_cpus1.rob.writes             1181328246                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249770113                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          446589246                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       35178196                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     33113868                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       565706                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     19171001                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       19166463                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.976329                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         807543                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       807959                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       795009                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        12950                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          205                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    132656036                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       565487                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1715392041                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.249093                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.225955                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1612844005     94.02%     94.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     36660982      2.14%     96.16% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4948206      0.29%     96.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9068265      0.53%     96.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     10179728      0.59%     97.57% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3113711      0.18%     97.75% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3755193      0.22%     97.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3864411      0.23%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     30957540      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1715392041                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    239362740                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     427292011                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          103124085                       # Number of memory references committed
system.switch_cpus2.commit.loads             76810089                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          22288971                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         276538124                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          230414236                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       745432                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       198064      0.05%      0.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    178163000     41.70%     41.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     41.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     41.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     69854246     16.35%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        39496      0.01%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27596187      6.46%     64.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp     28463850      6.66%     71.22% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      5420107      1.27%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14432976      3.38%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15918980      3.73%     79.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7340427      1.72%     81.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     60891109     14.25%     95.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     18973569      4.44%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    427292011                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     30957540                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        15020345                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1637963763                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         49725392                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     29279556                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1631363                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17000694                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     601915011                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         1937                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          120748078                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           63191907                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              2712059                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               328616                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       824111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             347031252                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           35178196                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     20769015                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1731160983                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3263352                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           99                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         3553                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         44787534                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1733620422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.382449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.588329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1623027138     93.62%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4815346      0.28%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12495941      0.72%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7353889      0.42%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6597634      0.38%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         9852832      0.57%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         6272174      0.36%     96.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7778919      0.45%     96.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        55426549      3.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1733620422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.020291                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.200170                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           44787695                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  190                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             937892                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       35355748                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1039                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         5763                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      38319192                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      8062321                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          9770                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 577315813959                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1631363                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26348266                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      962068437                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         65787566                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    677784787                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     588338180                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      9039592                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents     156312856                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     302456644                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     336472191                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    601034648                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1405487670                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       583051815                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        371310023                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    452095004                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       148939555                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        163171112                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              2230581696                       # The number of ROB reads
system.switch_cpus2.rob.writes             1138130383                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        239362740                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          427292011                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       36776162                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34337461                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       605305                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     19903000                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       19897559                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.972662                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         919692                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       916108                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       903040                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        13068                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          261                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    134851776                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       605028                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1715116365                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.260619                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.254832                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1608684877     93.79%     93.79% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     37496682      2.19%     95.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5213128      0.30%     96.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9364874      0.55%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4     10541810      0.61%     97.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3173859      0.19%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4150976      0.24%     97.87% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3888763      0.23%     98.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32601396      1.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1715116365                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     446992460                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          107949231                       # Number of memory references committed
system.switch_cpus3.commit.loads             80236817                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          23624370                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         287099960                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          242688568                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       836070                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       267809      0.06%      0.06% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    187368581     41.92%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     72687810     16.26%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     28564339      6.39%     64.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp     29489018      6.60%     71.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      5675784      1.27%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14936528      3.34%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     16946955      3.79%     79.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      7929919      1.77%     81.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63289862     14.16%     95.57% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19782495      4.43%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    446992460                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32601396                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        15357402                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1634277829                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         52620702                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     29683493                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1688516                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17701086                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          394                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     625397348                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         2402                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          124165422                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           65096326                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              2728198                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               329642                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       848701                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             359463390                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           36776162                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     21720291                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1731088201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3377786                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         2044                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         46319496                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1733627945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.396333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.616254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1619347019     93.41%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4820394      0.28%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12866373      0.74%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7591263      0.44%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6667513      0.38%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        10213796      0.59%     95.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6392775      0.37%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8158784      0.47%     96.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        57570028      3.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1733627945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.021213                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.207341                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           46319684                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  217                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18796478054985                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1088406                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       35926008                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         7998                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      38939453                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      7563858                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          6986                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 577315813959                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1688516                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26848488                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      950438919                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         68949877                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    685702142                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     611415336                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      8798268                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents     157085374                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     318271192                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     329574317                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    624326544                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1460525575                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       606412015                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        384951821                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    472517899                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       151808418                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        164639521                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              2250350613                       # The number of ROB reads
system.switch_cpus3.rob.writes             1182208170                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          446992460                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
