

================================================================
== Synthesis Summary Report of 'maddv'
================================================================
+ General Information: 
    * Date:           Mon Oct 17 11:10:26 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        VitisClavaAutomation
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu5p-flva2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |            |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ maddv             |     -|  3.56|     2050|  2.050e+04|         -|     2051|     -|        no|     -|   -|  350 (~0%)|  1095 (~0%)|    -|
    | o VITIS_LOOP_11_1  |    II|  7.30|     2048|  2.048e+04|        17|       16|   128|       yes|     -|   -|          -|           -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 12       |
| A_address1 | 12       |
| A_q0       | 32       |
| A_q1       | 32       |
| B_address0 | 12       |
| B_address1 | 12       |
| B_q0       | 32       |
| B_q1       | 32       |
| C_address0 | 12       |
| C_address1 | 12       |
| C_d0       | 32       |
| C_d1       | 32       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| C        | out       | int*     |
| A        | in        | int*     |
| B        | in        | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_we0        | port    |          |
| C        | C_d0         | port    |          |
| C        | C_address1   | port    | offset   |
| C        | C_ce1        | port    |          |
| C        | C_we1        | port    |          |
| C        | C_d1         | port    |          |
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| B        | B_address1   | port    | offset   |
| B        | B_ce1        | port    |          |
| B        | B_q1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+-------------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------+-----+--------+-------------+-----+--------+---------+
| + maddv              | 0   |        |             |     |        |         |
|   C_d1               | -   |        | add_ln13    | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_1  | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_2  | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_3  | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_4  | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_5  | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_6  | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_7  | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_8  | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_9  | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_10 | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_11 | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_12 | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_13 | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_14 | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_15 | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_16 | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_17 | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_18 | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_19 | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_20 | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_21 | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_22 | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_23 | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_24 | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_25 | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_26 | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_27 | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_28 | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_29 | add | fabric | 0       |
|   C_d1               | -   |        | add_ln13_30 | add | fabric | 0       |
|   C_d0               | -   |        | add_ln13_31 | add | fabric | 0       |
|   add_ln11_fu_959_p2 | -   |        | add_ln11    | add | fabric | 0       |
+----------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+-------------+------------------------------------------------+
| Type   | Options     | Location                                       |
+--------+-------------+------------------------------------------------+
| unroll | factor = 32 | VitisClavaAutomation/src/example.c:5 in maddc  |
| unroll | factor = 32 | VitisClavaAutomation/src/example.c:12 in maddv |
+--------+-------------+------------------------------------------------+


