{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653190998136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653190998156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 11:43:17 2022 " "Processing started: Sun May 22 11:43:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653190998156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190998156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Smart_camera -c Smart_camera " "Command: quartus_map --read_settings_files=on --write_settings_files=off Smart_camera -c Smart_camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653190998156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653190999047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653190999047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtx_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtx_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtx_default_slave " "Found entity 1: L1AhbMtx_default_slave" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm4.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM4 " "Found entity 1: L1AhbMtxArbM4" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM3 " "Found entity 1: L1AhbMtxArbM3" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM2 " "Found entity 1: L1AhbMtxArbM2" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM1 " "Found entity 1: L1AhbMtxArbM1" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxarbm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxArbM0 " "Found entity 1: L1AhbMtxArbM0" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm4.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM4 " "Found entity 1: L1AhbMtxOutStgM4" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM3 " "Found entity 1: L1AhbMtxOutStgM3" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM2 " "Found entity 1: L1AhbMtxOutStgM2" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM1 " "Found entity 1: L1AhbMtxOutStgM1" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxoutstgm0.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxOutStgM0 " "Found entity 1: L1AhbMtxOutStgM0" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs4.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS4 " "Found entity 1: L1AhbMtxDecS4" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs3.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS3 " "Found entity 1: L1AhbMtxDecS3" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs2.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS2 " "Found entity 1: L1AhbMtxDecS2" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs1.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS1 " "Found entity 1: L1AhbMtxDecS1" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs0.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxdecs0.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxDecS0 " "Found entity 1: L1AhbMtxDecS0" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxinstg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtxinstg.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtxInStg " "Found entity 1: L1AhbMtxInStg" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_ahb/l1ahbmtx/l1ahbmtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1AhbMtx " "Found entity 1: L1AhbMtx" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SmartCamera.v(796) " "Verilog HDL information at SmartCamera.v(796): always construct contains both blocking and non-blocking assignments" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 796 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653191013683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/smartcamera.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/smartcamera.v" { { "Info" "ISGN_ENTITY_NAME" "1 SmartCamera " "Found entity 1: SmartCamera" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/frequency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/frequency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_counter " "Found entity 1: frequency_counter" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013683 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "fre_meter.v(10) " "Verilog HDL Event Control warning at fre_meter.v(10): Event Control contains a complex event expression" {  } { { "src/sources/peripheral/webcamera/fre_meter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/fre_meter.v" 10 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1653191013683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/fre_meter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/fre_meter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_meter " "Found entity 1: fre_meter" {  } { { "src/sources/peripheral/webcamera/fre_meter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/fre_meter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/vip_rgb888_ycbcr444.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_rgb888_ycbcr444.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_RGB888_YCbCr444 " "Found entity 1: VIP_RGB888_YCbCr444" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/vip_matrix_generate_9x9_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_matrix_generate_9x9_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_9X9_1Bit " "Found entity 1: VIP_Matrix_Generate_9X9_1Bit" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/vip_matrix_generate_3x3_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_matrix_generate_3x3_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_3X3_1Bit " "Found entity 1: VIP_Matrix_Generate_3X3_1Bit" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/vip_bit_erosion_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_bit_erosion_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Bit_Erosion_Detector " "Found entity 1: VIP_Bit_Erosion_Detector" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/vip_bit_dilation_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/vip_bit_dilation_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Bit_Dilation_Detector " "Found entity 1: VIP_Bit_Dilation_Detector" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/position.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/position.v" { { "Info" "ISGN_ENTITY_NAME" "1 position " "Found entity 1: position" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/ip/line_shift_ram_9_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/ip/line_shift_ram_9_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_9_1Bit " "Found entity 1: Line_Shift_RAM_9_1Bit" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vip/ip/line_shift_ram_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vip/ip/line_shift_ram_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_1Bit " "Found entity 1: Line_Shift_RAM_1Bit" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/vga/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/vga/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "src/sources/peripheral/webcamera/VGA/vga_driver.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VGA/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/sources/peripheral/webcamera/UART/uart_tx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/sources/peripheral/webcamera/UART/uart_rx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_top.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_data.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_ctrl.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_controller.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_cmd.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_output_y_ram " "Found entity 1: jpeg_output_y_ram" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013773 ""} { "Info" "ISGN_ENTITY_NAME" "2 jpeg_output_y_ram_ram_dp_512_9 " "Found entity 2: jpeg_output_y_ram_ram_dp_512_9" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_output_fifo " "Found entity 1: jpeg_output_fifo" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_output_cx_ram " "Found entity 1: jpeg_output_cx_ram" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013783 ""} { "Info" "ISGN_ENTITY_NAME" "2 jpeg_output_cx_ram_ram_dp_256_8 " "Found entity 2: jpeg_output_cx_ram_ram_dp_256_8" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" 488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_output " "Found entity 1: jpeg_output" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_mcu_proc " "Found entity 1: jpeg_mcu_proc" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_mcu_id " "Found entity 1: jpeg_mcu_id" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_input " "Found entity 1: jpeg_input" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_y " "Found entity 1: jpeg_idct_y" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_x " "Found entity 1: jpeg_idct_x" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_transpose_ram " "Found entity 1: jpeg_idct_transpose_ram" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_transpose " "Found entity 1: jpeg_idct_transpose" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_ram_dp " "Found entity 1: jpeg_idct_ram_dp" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_ram " "Found entity 1: jpeg_idct_ram" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct_fifo " "Found entity 1: jpeg_idct_fifo" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_idct " "Found entity 1: jpeg_idct" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dqt " "Found entity 1: jpeg_dqt" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dht_std_y_dc " "Found entity 1: jpeg_dht_std_y_dc" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_dc.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dht_std_y_ac " "Found entity 1: jpeg_dht_std_y_ac" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_y_ac.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dht_std_cx_dc " "Found entity 1: jpeg_dht_std_cx_dc" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_dc.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dht_std_cx_ac " "Found entity 1: jpeg_dht_std_cx_ac" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht_std_cx_ac.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_dht " "Found entity 1: jpeg_dht" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_core " "Found entity 1: jpeg_core" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 jpeg_bitbuffer " "Found entity 1: jpeg_bitbuffer" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_bitbuffer.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "src/sources/peripheral/webcamera/IP/video_pll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "src/sources/peripheral/webcamera/IP/ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "src/sources/peripheral/webcamera/IP/pll_clk.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/eth_rx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/eth_rx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_RX_FIFO " "Found entity 1: Eth_RX_FIFO" {  } { { "src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/afifo_40_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/afifo_40_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_40_1024 " "Found entity 1: afifo_40_1024" {  } { { "src/sources/peripheral/webcamera/IP/afifo_40_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ip/afifo_16_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ip/afifo_16_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_16_1024 " "Found entity 1: afifo_16_1024" {  } { { "src/sources/peripheral/webcamera/IP/afifo_16_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ethernet/tcp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/tcp.v" { { "Info" "ISGN_ENTITY_NAME" "1 TCP " "Found entity 1: TCP" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ethernet/smc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/smc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SMC " "Found entity 1: SMC" {  } { { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ethernet/ipsend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/ipsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipsend " "Found entity 1: ipsend" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ethernet/iprecieve.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/iprecieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 iprecieve " "Found entity 1: iprecieve" {  } { { "src/sources/peripheral/webcamera/Ethernet/iprecieve.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/ethernet/crc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/ethernet/crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "src/sources/peripheral/webcamera/Ethernet/crc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/crc.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013913 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CH9350.v(118) " "Verilog HDL information at CH9350.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "src/sources/peripheral/webcamera/box/CH9350.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653191013923 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CH9350.v(130) " "Verilog HDL information at CH9350.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "src/sources/peripheral/webcamera/box/CH9350.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653191013923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/box/ch9350.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/box/ch9350.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH9350 " "Found entity 1: CH9350" {  } { { "src/sources/peripheral/webcamera/box/CH9350.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/webcamera/box/box.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/webcamera/box/box.v" { { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "src/sources/peripheral/webcamera/box/box.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/box.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/cmsdk_fpga_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_fpga_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_fpga_sram " "Found entity 1: cmsdk_fpga_sram" {  } { { "src/sources/peripheral/cmsdk_fpga_sram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_fpga_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/cmsdk_apb_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_apb_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_uart " "Found entity 1: cmsdk_apb_uart" {  } { { "src/sources/peripheral/cmsdk_apb_uart.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/cmsdk_ahb_to_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_ahb_to_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_sram " "Found entity 1: cmsdk_ahb_to_sram" {  } { { "src/sources/peripheral/cmsdk_ahb_to_sram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_ahb_to_sram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/cmsdk_ahb_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/cmsdk_ahb_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_default_slave " "Found entity 1: cmsdk_ahb_default_slave" {  } { { "src/sources/peripheral/cmsdk_ahb_default_slave.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_ahb_default_slave.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/new/cmsdk_iop_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/new/cmsdk_iop_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_iop_gpio " "Found entity 1: cmsdk_iop_gpio" {  } { { "src/sources/new/cmsdk_iop_gpio.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_iop_gpio.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/new/cmsdk_ahb_to_iop.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/new/cmsdk_ahb_to_iop.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_iop " "Found entity 1: cmsdk_ahb_to_iop" {  } { { "src/sources/new/cmsdk_ahb_to_iop.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_to_iop.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/new/cmsdk_ahb_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/new/cmsdk_ahb_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_gpio " "Found entity 1: cmsdk_ahb_gpio" {  } { { "src/sources/new/cmsdk_ahb_gpio.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_gpio.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191013963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191013963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/core/cortexm3ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/core/cortexm3ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm3ds_logic " "Found entity 1: cortexm3ds_logic" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191014193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_slave_mux " "Found entity 1: cmsdk_apb_slave_mux" {  } { { "src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_apb/cmsdk_apb_slave_mux.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191014203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb " "Found entity 1: cmsdk_ahb_to_apb" {  } { { "src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_apb/cmsdk_ahb_to_apb.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191014213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/cortexm3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/cortexm3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CortexM3 " "Found entity 1: CortexM3" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191014213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sources/peripheral/fpga_sram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sources/peripheral/fpga_sram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sram_ip " "Found entity 1: fpga_sram_ip" {  } { { "src/sources/peripheral/fpga_sram_ip.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191014223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014223 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SmartCamera.v(415) " "Verilog HDL or VHDL warning at SmartCamera.v(415): conditional expression evaluates to a constant" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 415 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1653191014303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CortexM3 " "Elaborating entity \"CortexM3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653191014924 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CortexM3.v(1003) " "Verilog HDL Case Statement warning at CortexM3.v(1003): incomplete case statement has no default case item" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653191014934 "|CortexM3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_str CortexM3.v(1003) " "Verilog HDL Always Construct warning at CortexM3.v(1003): inferring latch(es) for variable \"tx_str\", which holds its previous value in one or more paths through the always construct" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653191014934 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[0\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[0\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014934 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[1\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[1\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014934 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[2\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[2\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014934 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[3\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[3\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014934 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[4\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[4\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014934 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[5\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[5\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014934 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[6\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[6\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014934 "|CortexM3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_str\[7\] CortexM3.v(1003) " "Inferred latch for \"tx_str\[7\]\" at CortexM3.v(1003)" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191014934 "|CortexM3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm3ds_logic cortexm3ds_logic:ulogic " "Elaborating entity \"cortexm3ds_logic\" for hierarchy \"cortexm3ds_logic:ulogic\"" {  } { { "src/sources/CortexM3.v" "ulogic" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191014934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Aka7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Xka7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ula7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Ula7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rma7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Rma7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ona7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ona7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Loa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ipa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ipa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fqa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Fqa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Cra7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Zra7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xsa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Xsa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vta7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Vta7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tua7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Tua7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rva7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Rva7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pwa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Pwa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nxa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Nxa7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lya7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Lya7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jza7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Jza7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H0b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"H0b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"F1b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"D2b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"B3b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Z3b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X4b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"X4b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V5b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"V5b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"T6b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"R7b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P8b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"P8b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N9b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"N9b7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lab7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Lab7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jbb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Jbb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hcb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Hcb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fdb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Fdb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Deb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Bfb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Zfb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xgb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Xgb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vhb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Vhb7z6\" assigned a value but never read" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(12998) " "Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13001) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13008) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 12 cortexm3ds_logic.v(13043) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13067) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 30 cortexm3ds_logic.v(13072) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13110) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13119) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13128) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13134) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13142) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13146) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13157) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13170) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13185) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13187) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13223) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13233) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13240) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13244) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13253) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13255) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32)" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015124 "|CortexM3|cortexm3ds_logic:ulogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtx L1AhbMtx:L1AhbMtx " "Elaborating entity \"L1AhbMtx\" for hierarchy \"L1AhbMtx:L1AhbMtx\"" {  } { { "src/sources/CortexM3.v" "L1AhbMtx" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015134 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCANOUTHCLK L1AhbMtx.v(507) " "Output port \"SCANOUTHCLK\" at L1AhbMtx.v(507) has no driver" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 507 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653191015144 "|CortexM3|L1AhbMtx:L1AhbMtx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxInStg L1AhbMtx:L1AhbMtx\|L1AhbMtxInStg:u_L1AhbMtxInStg_0 " "Elaborating entity \"L1AhbMtxInStg\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxInStg:u_L1AhbMtxInStg_0\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_L1AhbMtxInStg_0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS0 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0 " "Elaborating entity \"L1AhbMtxDecS0\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtx_default_slave L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0\|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave " "Elaborating entity \"L1AhbMtx_default_slave\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS0:u_l1ahbmtxdecs0\|L1AhbMtx_default_slave:u_L1AhbMtx_default_slave\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" "u_L1AhbMtx_default_slave" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS1 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS1:u_l1ahbmtxdecs1 " "Elaborating entity \"L1AhbMtxDecS1\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS1:u_l1ahbmtxdecs1\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS2 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS2:u_l1ahbmtxdecs2 " "Elaborating entity \"L1AhbMtxDecS2\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS2:u_l1ahbmtxdecs2\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS3 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS3:u_l1ahbmtxdecs3 " "Elaborating entity \"L1AhbMtxDecS3\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS3:u_l1ahbmtxdecs3\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxDecS4 L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS4:u_l1ahbmtxdecs4 " "Elaborating entity \"L1AhbMtxDecS4\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxDecS4:u_l1ahbmtxdecs4\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxdecs4" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM0 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0 " "Elaborating entity \"L1AhbMtxOutStgM0\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm0_0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM0 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0\|L1AhbMtxArbM0:u_output_arb " "Elaborating entity \"L1AhbMtxArbM0\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM0:u_l1ahbmtxoutstgm0_0\|L1AhbMtxArbM0:u_output_arb\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" "u_output_arb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM1 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1 " "Elaborating entity \"L1AhbMtxOutStgM1\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm1_1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM1 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1\|L1AhbMtxArbM1:u_output_arb " "Elaborating entity \"L1AhbMtxArbM1\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM1:u_l1ahbmtxoutstgm1_1\|L1AhbMtxArbM1:u_output_arb\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" "u_output_arb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM2 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2 " "Elaborating entity \"L1AhbMtxOutStgM2\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm2_2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM2 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2\|L1AhbMtxArbM2:u_output_arb " "Elaborating entity \"L1AhbMtxArbM2\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM2:u_l1ahbmtxoutstgm2_2\|L1AhbMtxArbM2:u_output_arb\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" "u_output_arb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM3 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3 " "Elaborating entity \"L1AhbMtxOutStgM3\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm3_3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM3 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3\|L1AhbMtxArbM3:u_output_arb " "Elaborating entity \"L1AhbMtxArbM3\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM3:u_l1ahbmtxoutstgm3_3\|L1AhbMtxArbM3:u_output_arb\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" "u_output_arb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxOutStgM4 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4 " "Elaborating entity \"L1AhbMtxOutStgM4\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" "u_l1ahbmtxoutstgm4_4" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1AhbMtxArbM4 L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4\|L1AhbMtxArbM4:u_output_arb " "Elaborating entity \"L1AhbMtxArbM4\" for hierarchy \"L1AhbMtx:L1AhbMtx\|L1AhbMtxOutStgM4:u_l1ahbmtxoutstgm4_4\|L1AhbMtxArbM4:u_output_arb\"" {  } { { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" "u_output_arb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_gpio cmsdk_ahb_gpio:GPIO " "Elaborating entity \"cmsdk_ahb_gpio\" for hierarchy \"cmsdk_ahb_gpio:GPIO\"" {  } { { "src/sources/CortexM3.v" "GPIO" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_iop cmsdk_ahb_gpio:GPIO\|cmsdk_ahb_to_iop:u_ahb_to_gpio " "Elaborating entity \"cmsdk_ahb_to_iop\" for hierarchy \"cmsdk_ahb_gpio:GPIO\|cmsdk_ahb_to_iop:u_ahb_to_gpio\"" {  } { { "src/sources/new/cmsdk_ahb_gpio.v" "u_ahb_to_gpio" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_gpio.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_iop_gpio cmsdk_ahb_gpio:GPIO\|cmsdk_iop_gpio:u_iop_gpio " "Elaborating entity \"cmsdk_iop_gpio\" for hierarchy \"cmsdk_ahb_gpio:GPIO\|cmsdk_iop_gpio:u_iop_gpio\"" {  } { { "src/sources/new/cmsdk_ahb_gpio.v" "u_iop_gpio" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/new/cmsdk_ahb_gpio.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb cmsdk_ahb_to_apb:ApbBridge " "Elaborating entity \"cmsdk_ahb_to_apb\" for hierarchy \"cmsdk_ahb_to_apb:ApbBridge\"" {  } { { "src/sources/CortexM3.v" "ApbBridge" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux cmsdk_apb_slave_mux:ApbSystem " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"cmsdk_apb_slave_mux:ApbSystem\"" {  } { { "src/sources/CortexM3.v" "ApbSystem" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_uart cmsdk_apb_uart:UART " "Elaborating entity \"cmsdk_apb_uart\" for hierarchy \"cmsdk_apb_uart:UART\"" {  } { { "src/sources/CortexM3.v" "UART" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SmartCamera SmartCamera:SmartCamera_inst " "Elaborating entity \"SmartCamera\" for hierarchy \"SmartCamera:SmartCamera_inst\"" {  } { { "src/sources/CortexM3.v" "SmartCamera_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015244 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jpeg_core_data SmartCamera.v(115) " "Verilog HDL or VHDL warning at SmartCamera.v(115): object \"jpeg_core_data\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191015254 "|CortexM3|SmartCamera:SmartCamera_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "u_pll_clk" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "src/sources/peripheral/webcamera/IP/pll_clk.v" "altpll_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "src/sources/peripheral/webcamera/IP/pll_clk.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 12 " "Parameter \"clk2_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1736 " "Parameter \"clk2_phase_shift\" = \"-1736\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015324 ""}  } { { "src/sources/peripheral/webcamera/IP/pll_clk.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/pll_clk.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191015324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/pll_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191015394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"SmartCamera:SmartCamera_inst\|pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMC SmartCamera:SmartCamera_inst\|SMC:SMC_inst " "Elaborating entity \"SMC\" for hierarchy \"SmartCamera:SmartCamera_inst\|SMC:SMC_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "SMC_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TCP SmartCamera:SmartCamera_inst\|TCP:TCP_inst " "Elaborating entity \"TCP\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "TCP_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TCP.v(140) " "Verilog HDL assignment warning at TCP.v(140): truncated value with size 32 to match size of target (5)" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015414 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send " "Elaborating entity \"ram\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "RAM_Send" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component\"" {  } { { "src/sources/peripheral/webcamera/IP/ram.v" "altsyncram_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component\"" {  } { { "src/sources/peripheral/webcamera/IP/ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191015504 ""}  } { { "src/sources/peripheral/webcamera/IP/ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/ram.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191015504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ij1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ij1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ij1 " "Found entity 1: altsyncram_0ij1" {  } { { "db/altsyncram_0ij1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_0ij1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191015574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ij1 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated " "Elaborating entity \"altsyncram_0ij1\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ram:RAM_Send\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|crc:crc_inst " "Elaborating entity \"crc\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|crc:crc_inst\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "crc_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipsend SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst " "Elaborating entity \"ipsend\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "ipsend_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ipsend.v(80) " "Verilog HDL assignment warning at ipsend.v(80): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(137) " "Verilog HDL assignment warning at ipsend.v(137): truncated value with size 32 to match size of target (5)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.data_a 0 ipsend.v(40) " "Net \"preamble.data_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.waddr_a 0 ipsend.v(40) " "Net \"preamble.waddr_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.data_a 0 ipsend.v(41) " "Net \"mac_addr.data_a\" at ipsend.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.waddr_a 0 ipsend.v(41) " "Net \"mac_addr.waddr_a\" at ipsend.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble.we_a 0 ipsend.v(40) " "Net \"preamble.we_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mac_addr.we_a 0 ipsend.v(41) " "Net \"mac_addr.we_a\" at ipsend.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[0\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[0\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[1\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[1\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015614 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[2\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[2\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[3\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[3\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[4\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[4\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[5\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[5\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[6\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[6\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[7\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[7\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[16\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[16\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[17\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[17\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[18\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[18\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[19\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[19\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[20\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[20\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[21\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[21\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[22\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[22\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[23\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[23\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[24\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[24\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[25\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[25\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[26\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[26\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[27\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[27\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[28\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[28\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[29\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[29\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[30\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[30\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[8\]\[31\] ipsend.v(74) " "Inferred latch for \"ip_header\[8\]\[31\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[0\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[0\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[1\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[1\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[2\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[2\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[3\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[3\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[4\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[4\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[5\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[5\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[6\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[6\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[7\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[7\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[8\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[8\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[9\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[9\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[10\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[10\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[11\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[11\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[12\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[12\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[13\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[13\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[14\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[14\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ip_header\[9\]\[15\] ipsend.v(74) " "Inferred latch for \"ip_header\[9\]\[15\]\" at ipsend.v(74)" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191015624 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|ipsend:ipsend_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_meter SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|fre_meter:fre_meter_inst00 " "Elaborating entity \"fre_meter\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|fre_meter:fre_meter_inst00\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "fre_meter_inst00" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_RX_FIFO SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst " "Elaborating entity \"Eth_RX_FIFO\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "Eth_RX_FIFO_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191015644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" "dcfifo_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 65536 " "Parameter \"lpm_numwords\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 16 " "Parameter \"lpm_widthu\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016114 ""}  } { { "src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/Eth_RX_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191016114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_i3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_i3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_i3m1 " "Found entity 1: dcfifo_i3m1" {  } { { "db/dcfifo_i3m1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_i3m1 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated " "Elaborating entity \"dcfifo_i3m1\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_dib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_dib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_dib " "Found entity 1: a_gray2bin_dib" {  } { { "db/a_gray2bin_dib.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_gray2bin_dib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_dib SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_gray2bin_dib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_dib\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_gray2bin_dib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_i3m1.tdf" "rdptr_g_gray2bin" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_c77.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_c77.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_c77 " "Found entity 1: a_graycounter_c77" {  } { { "db/a_graycounter_c77.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_c77.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_c77 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_graycounter_c77:rdptr_g1p " "Elaborating entity \"a_graycounter_c77\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_graycounter_c77:rdptr_g1p\"" {  } { { "db/dcfifo_i3m1.tdf" "rdptr_g1p" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8lc " "Found entity 1: a_graycounter_8lc" {  } { { "db/a_graycounter_8lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_8lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8lc SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_graycounter_8lc:wrptr_g1p " "Elaborating entity \"a_graycounter_8lc\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|a_graycounter_8lc:wrptr_g1p\"" {  } { { "db/dcfifo_i3m1.tdf" "wrptr_g1p" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mv61 " "Found entity 1: altsyncram_mv61" {  } { { "db/altsyncram_mv61.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_mv61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mv61 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram " "Elaborating entity \"altsyncram_mv61\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram\"" {  } { { "db/dcfifo_i3m1.tdf" "fifo_ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i87 " "Found entity 1: decode_i87" {  } { { "db/decode_i87.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_i87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i87 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram\|decode_i87:decode14 " "Elaborating entity \"decode_i87\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram\|decode_i87:decode14\"" {  } { { "db/altsyncram_mv61.tdf" "decode14" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_mv61.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_238.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_238.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_238 " "Found entity 1: mux_238" {  } { { "db/mux_238.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mux_238.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_238 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram\|mux_238:mux15 " "Elaborating entity \"mux_238\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|altsyncram_mv61:fifo_ram\|mux_238:mux15\"" {  } { { "db/altsyncram_mv61.tdf" "mux15" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_mv61.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|dffpipe_ve9:rs_brp " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|dffpipe_ve9:rs_brp\"" {  } { { "db/dcfifo_i3m1.tdf" "rs_brp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_i3m1.tdf" "rs_dgwp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe17 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe17\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe17" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_i3m1.tdf" "ws_dgrp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe20 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe20\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe20" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_u76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_u76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_u76 " "Found entity 1: cmpr_u76" {  } { { "db/cmpr_u76.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_u76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191016844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191016844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u76 SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|cmpr_u76:rdempty_eq_comp " "Elaborating entity \"cmpr_u76\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|Eth_RX_FIFO:Eth_RX_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_i3m1:auto_generated\|cmpr_u76:rdempty_eq_comp\"" {  } { { "db/dcfifo_i3m1.tdf" "rdempty_eq_comp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_i3m1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iprecieve SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst " "Elaborating entity \"iprecieve\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|iprecieve:iprecieve_inst\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "iprecieve_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 iprecieve.v(164) " "Verilog HDL assignment warning at iprecieve.v(164): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/Ethernet/iprecieve.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/iprecieve.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191016894 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|iprecieve:iprecieve_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_counter SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst " "Elaborating entity \"frequency_counter\" for hierarchy \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/TCP.v" "frequency_counter_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/TCP.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 frequency_counter.v(112) " "Verilog HDL assignment warning at frequency_counter.v(112): truncated value with size 20 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191016904 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 frequency_counter.v(118) " "Verilog HDL assignment warning at frequency_counter.v(118): truncated value with size 20 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191016904 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 frequency_counter.v(124) " "Verilog HDL assignment warning at frequency_counter.v(124): truncated value with size 20 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191016904 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Array\[10\] 0 frequency_counter.v(56) " "Net \"Array\[10\]\" at frequency_counter.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653191016904 "|CortexM3|SmartCamera:SmartCamera_inst|TCP:TCP_inst|frequency_counter:frequency_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_core SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst " "Elaborating entity \"jpeg_core\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "jpeg_core_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_input SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input " "Elaborating entity \"jpeg_input\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_input:u_jpeg_input\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_input" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "img_precision_q jpeg_input.v(377) " "Verilog HDL or VHDL warning at jpeg_input.v(377): object \"img_precision_q\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_input.v" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191016914 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_input:u_jpeg_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dht SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht " "Elaborating entity \"jpeg_dht\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_dht" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dht_std_y_dc SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_y_dc:u_fixed_y_dc " "Elaborating entity \"jpeg_dht_std_y_dc\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_y_dc:u_fixed_y_dc\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "u_fixed_y_dc" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dht_std_y_ac SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_y_ac:u_fixed_y_ac " "Elaborating entity \"jpeg_dht_std_y_ac\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_y_ac:u_fixed_y_ac\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "u_fixed_y_ac" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dht_std_cx_dc SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_cx_dc:u_fixed_cx_dc " "Elaborating entity \"jpeg_dht_std_cx_dc\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_cx_dc:u_fixed_cx_dc\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "u_fixed_cx_dc" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dht_std_cx_ac SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_cx_ac:u_fixed_cx_ac " "Elaborating entity \"jpeg_dht_std_cx_ac\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dht:u_jpeg_dht\|jpeg_dht_std_cx_ac:u_fixed_cx_ac\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" "u_fixed_cx_ac" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dht.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct " "Elaborating entity \"jpeg_idct\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_idct" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_ram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input " "Elaborating entity \"jpeg_idct_ram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "u_input" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(370) " "Verilog HDL assignment warning at jpeg_idct_ram.v(370): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191016944 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(371) " "Verilog HDL assignment warning at jpeg_idct_ram.v(371): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191016944 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(373) " "Verilog HDL assignment warning at jpeg_idct_ram.v(373): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191016944 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(374) " "Verilog HDL assignment warning at jpeg_idct_ram.v(374): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191016944 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(375) " "Verilog HDL assignment warning at jpeg_idct_ram.v(375): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191016944 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(376) " "Verilog HDL assignment warning at jpeg_idct_ram.v(376): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191016944 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_ram.v(377) " "Verilog HDL assignment warning at jpeg_idct_ram.v(377): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191016944 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_ram_dp SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0 " "Elaborating entity \"jpeg_idct_ram_dp\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" "u_ram0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016954 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data0_o jpeg_idct_ram_dp.v(49) " "Output port \"data0_o\" at jpeg_idct_ram_dp.v(49) has no driver" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_ram_dp.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653191016954 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_ram:u_input|jpeg_idct_ram_dp:u_ram0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191016974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191016974 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191016974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40d1 " "Found entity 1: altsyncram_40d1" {  } { { "db/altsyncram_40d1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_40d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191017054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191017054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40d1 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1\|altsyncram_40d1:auto_generated " "Elaborating entity \"altsyncram_40d1\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_ram:u_input\|jpeg_idct_ram_dp:u_ram0\|altsyncram:ram\[0\]\[15\]__1\|altsyncram_40d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_x SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x " "Elaborating entity \"jpeg_idct_x\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "u_idct_x" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_transpose SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose " "Elaborating entity \"jpeg_idct_transpose\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "u_transpose" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_transpose_ram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0 " "Elaborating entity \"jpeg_idct_transpose_ram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v" "u_ram0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017344 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram_read0_q jpeg_idct_transpose_ram.v(61) " "Verilog HDL warning at jpeg_idct_transpose_ram.v(61): object ram_read0_q used but never assigned" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1653191017354 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_read0_q 0 jpeg_idct_transpose_ram.v(61) " "Net \"ram_read0_q\" at jpeg_idct_transpose_ram.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_transpose_ram.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653191017354 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_transpose:u_transpose|jpeg_idct_transpose_ram:u_ram0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2 " "Elaborating entity \"altsyncram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191017374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191017374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvc1 " "Found entity 1: altsyncram_kvc1" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_kvc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191017454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191017454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvc1 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2\|altsyncram_kvc1:auto_generated " "Elaborating entity \"altsyncram_kvc1\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_transpose:u_transpose\|jpeg_idct_transpose_ram:u_ram0\|altsyncram:ram\[0\]\[31\]__2\|altsyncram_kvc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_y SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y " "Elaborating entity \"jpeg_idct_y\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "u_idct_y" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_idct_fifo SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_fifo:u_id_fifo " "Elaborating entity \"jpeg_idct_fifo\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_fifo:u_id_fifo\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" "u_id_fifo" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 jpeg_idct_fifo.v(96) " "Verilog HDL assignment warning at jpeg_idct_fifo.v(96): truncated value with size 32 to match size of target (3)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017594 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 jpeg_idct_fifo.v(101) " "Verilog HDL assignment warning at jpeg_idct_fifo.v(101): truncated value with size 32 to match size of target (3)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017594 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_fifo.v(105) " "Verilog HDL assignment warning at jpeg_idct_fifo.v(105): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017594 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_idct_fifo.v(108) " "Verilog HDL assignment warning at jpeg_idct_fifo.v(108): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017594 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_idct:u_jpeg_idct|jpeg_idct_fifo:u_id_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_dqt SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt " "Elaborating entity \"jpeg_dqt\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_dqt" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output " "Elaborating entity \"jpeg_output\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_output" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_output.v(299) " "Verilog HDL assignment warning at jpeg_output.v(299): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017614 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_output.v(300) " "Verilog HDL assignment warning at jpeg_output.v(300): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017614 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output_y_ram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y " "Elaborating entity \"jpeg_output_y_ram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "u_ram_y" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output_y_ram_ram_dp_512_9 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram " "Elaborating entity \"jpeg_output_y_ram_ram_dp_512_9\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" "u_ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output_cx_ram SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb " "Elaborating entity \"jpeg_output_cx_ram\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "u_ram_cb" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output_cx_ram_ram_dp_256_8 SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram " "Elaborating entity \"jpeg_output_cx_ram_ram_dp_256_8\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" "u_ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_output_fifo SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_fifo:u_info " "Elaborating entity \"jpeg_output_fifo\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_fifo:u_info\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "u_info" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 jpeg_output_fifo.v(96) " "Verilog HDL assignment warning at jpeg_output_fifo.v(96): truncated value with size 32 to match size of target (3)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017634 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 jpeg_output_fifo.v(101) " "Verilog HDL assignment warning at jpeg_output_fifo.v(101): truncated value with size 32 to match size of target (3)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017634 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_output_fifo.v(105) " "Verilog HDL assignment warning at jpeg_output_fifo.v(105): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017634 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 jpeg_output_fifo.v(108) " "Verilog HDL assignment warning at jpeg_output_fifo.v(108): truncated value with size 32 to match size of target (4)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017634 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_output:u_jpeg_output|jpeg_output_fifo:u_info"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_bitbuffer SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_bitbuffer:u_jpeg_bitbuffer " "Elaborating entity \"jpeg_bitbuffer\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_bitbuffer:u_jpeg_bitbuffer\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_bitbuffer" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_mcu_proc SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc " "Elaborating entity \"jpeg_mcu_proc\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" "u_jpeg_mcu_proc" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_core.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "code_bits_q jpeg_mcu_proc.v(122) " "Verilog HDL or VHDL warning at jpeg_mcu_proc.v(122): object \"code_bits_q\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191017644 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_mcu_proc.v(298) " "Verilog HDL assignment warning at jpeg_mcu_proc.v(298): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017644 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jpeg_mcu_id SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc\|jpeg_mcu_id:u_id " "Elaborating entity \"jpeg_mcu_id\" for hierarchy \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_mcu_proc:u_jpeg_mcu_proc\|jpeg_mcu_id:u_id\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" "u_id" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_proc.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_mcu_id.v(116) " "Verilog HDL assignment warning at jpeg_mcu_id.v(116): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017644 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_mcu_id.v(117) " "Verilog HDL assignment warning at jpeg_mcu_id.v(117): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017654 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_mcu_id.v(118) " "Verilog HDL assignment warning at jpeg_mcu_id.v(118): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017654 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 jpeg_mcu_id.v(162) " "Verilog HDL assignment warning at jpeg_mcu_id.v(162): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_mcu_id.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191017654 "|CortexM3|SmartCamera:SmartCamera_inst|jpeg_core:jpeg_core_inst|jpeg_mcu_proc:u_jpeg_mcu_proc|jpeg_mcu_id:u_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_RGB888_YCbCr444 SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst " "Elaborating entity \"VIP_RGB888_YCbCr444\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "VIP_RGB888_YCbCr444_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "sdram_top_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_ack_r2 sdram_fifo_ctrl.v(61) " "Verilog HDL or VHDL warning at sdram_fifo_ctrl.v(61): object \"wr_ack_r2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191017664 "|CortexM3|SmartCamera:SmartCamera_inst|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afifo_40_1024 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo " "Elaborating entity \"afifo_40_1024\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" "wr_fifo" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191017684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/afifo_40_1024.v" "dcfifo_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/afifo_40_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018014 ""}  } { { "src/sources/peripheral/webcamera/IP/afifo_40_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_40_1024.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191018014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0ul1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0ul1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0ul1 " "Found entity 1: dcfifo_0ul1" {  } { { "db/dcfifo_0ul1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191018074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191018074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0ul1 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated " "Elaborating entity \"dcfifo_0ul1\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191018104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191018104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0ul1.tdf" "rdptr_g_gray2bin" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191018204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191018204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_0ul1.tdf" "rdptr_g1p" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191018294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191018294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_0ul1.tdf" "wrptr_g1p" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2271 " "Found entity 1: altsyncram_2271" {  } { { "db/altsyncram_2271.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_2271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191018364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191018364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2271 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|altsyncram_2271:fifo_ram " "Elaborating entity \"altsyncram_2271\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|altsyncram_2271:fifo_ram\"" {  } { { "db/dcfifo_0ul1.tdf" "fifo_ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191018394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191018394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_0ul1.tdf" "rs_brp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191018414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191018414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_0ul1.tdf" "rs_dgwp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191018444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191018444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe13" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191018484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191018484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_0ul1.tdf" "ws_dgrp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191018514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191018514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe16" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191018574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191018574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_40_1024:wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0ul1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_0ul1.tdf" "rdempty_eq_comp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_0ul1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afifo_16_1024 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo " "Elaborating entity \"afifo_16_1024\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" "rd_fifo" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_fifo_ctrl.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/afifo_16_1024.v" "dcfifo_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\"" {  } { { "src/sources/peripheral/webcamera/IP/afifo_16_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191018964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191018964 ""}  } { { "src/sources/peripheral/webcamera/IP/afifo_16_1024.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/afifo_16_1024.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191018964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6ul1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_6ul1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6ul1 " "Found entity 1: dcfifo_6ul1" {  } { { "db/dcfifo_6ul1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191019044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191019044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6ul1 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated " "Elaborating entity \"dcfifo_6ul1\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8271 " "Found entity 1: altsyncram_8271" {  } { { "db/altsyncram_8271.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_8271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191019134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191019134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8271 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|altsyncram_8271:fifo_ram " "Elaborating entity \"altsyncram_8271\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|altsyncram_8271:fifo_ram\"" {  } { { "db/dcfifo_6ul1.tdf" "fifo_ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191019164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191019164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_6ul1.tdf" "rs_dgwp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191019184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191019184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe6 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe6\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe6" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191019234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191019234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_6ul1.tdf" "ws_dgrp" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dcfifo_6ul1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191019264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191019264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe9 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|afifo_16_1024:rd_fifo\|dcfifo:dcfifo_component\|dcfifo_6ul1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe9\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe9" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_top.v" "u_sdram_controller" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_controller.v" "u_sdram_cmd" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"SmartCamera:SmartCamera_inst\|sdram_top:sdram_top_inst\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "src/sources/peripheral/webcamera/sdram/sdram_controller.v" "u_sdram_data" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_controller.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0 " "Elaborating entity \"video_pll\" for hierarchy \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "video_pll_m0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "src/sources/peripheral/webcamera/IP/video_pll.v" "altpll_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "src/sources/peripheral/webcamera/IP/video_pll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019334 ""}  } { { "src/sources/peripheral/webcamera/IP/video_pll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/IP/video_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191019334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_altpll " "Found entity 1: video_pll_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/video_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191019405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191019405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_altpll SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated " "Elaborating entity \"video_pll_altpll\" for hierarchy \"SmartCamera:SmartCamera_inst\|video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver SmartCamera:SmartCamera_inst\|vga_driver:vga_driver_inst " "Elaborating entity \"vga_driver\" for hierarchy \"SmartCamera:SmartCamera_inst\|vga_driver:vga_driver_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "vga_driver_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_driver.v(68) " "Verilog HDL assignment warning at vga_driver.v(68): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/VGA/vga_driver.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VGA/vga_driver.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191019415 "|CortexM3|SmartCamera:SmartCamera_inst|vga_driver:vga_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_driver.v(69) " "Verilog HDL assignment warning at vga_driver.v(69): truncated value with size 32 to match size of target (16)" {  } { { "src/sources/peripheral/webcamera/VGA/vga_driver.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VGA/vga_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653191019415 "|CortexM3|SmartCamera:SmartCamera_inst|vga_driver:vga_driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Bit_Erosion_Detector SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector " "Elaborating entity \"VIP_Bit_Erosion_Detector\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "u2_VIP_Bit_Erosion_Detector" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Matrix_Generate_9X9_1Bit SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit " "Elaborating entity \"VIP_Matrix_Generate_9X9_1Bit\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v" "u_VIP_Matrix_Generate_9X9_1Bit" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Erosion_Detector.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_9_1Bit SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit " "Elaborating entity \"Line_Shift_RAM_9_1Bit\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v" "u_Line_Shift_RAM_9_1Bit" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_9X9_1Bit.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" "ALTSHIFT_TAPS_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 8 " "Parameter \"number_of_taps\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019585 ""}  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_9_1Bit.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191019585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m501 " "Found entity 1: shift_taps_m501" {  } { { "db/shift_taps_m501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_m501.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191019645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191019645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_m501 SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated " "Elaborating entity \"shift_taps_m501\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ma1 " "Found entity 1: altsyncram_3ma1" {  } { { "db/altsyncram_3ma1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3ma1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191019705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191019705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ma1 SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|altsyncram_3ma1:altsyncram2 " "Elaborating entity \"altsyncram_3ma1\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|altsyncram_3ma1:altsyncram2\"" {  } { { "db/shift_taps_m501.tdf" "altsyncram2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_m501.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191019775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191019775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_m501.tdf" "cntr1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_m501.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191019835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191019835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Erosion_Detector:u2_VIP_Bit_Erosion_Detector\|VIP_Matrix_Generate_9X9_1Bit:u_VIP_Matrix_Generate_9X9_1Bit\|Line_Shift_RAM_9_1Bit:u_Line_Shift_RAM_9_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_m501:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Bit_Dilation_Detector SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector " "Elaborating entity \"VIP_Bit_Dilation_Detector\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "u_VIP_Bit_Dilation_Detector" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Matrix_Generate_3X3_1Bit SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit " "Elaborating entity \"VIP_Matrix_Generate_3X3_1Bit\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "u_VIP_Matrix_Generate_3X3_1Bit" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_1Bit SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit " "Elaborating entity \"Line_Shift_RAM_1Bit\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "u_Line_Shift_RAM_1Bit" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "ALTSHIFT_TAPS_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191019965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 6 " "Parameter \"number_of_taps\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191019965 ""}  } { { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191019965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k501 " "Found entity 1: shift_taps_k501" {  } { { "db/shift_taps_k501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191020025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191020025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_k501 SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated " "Elaborating entity \"shift_taps_k501\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vla1 " "Found entity 1: altsyncram_vla1" {  } { { "db/altsyncram_vla1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191020085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191020085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vla1 SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2 " "Elaborating entity \"altsyncram_vla1\" for hierarchy \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\"" {  } { { "db/shift_taps_k501.tdf" "altsyncram2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position SmartCamera:SmartCamera_inst\|position:u_position " "Elaborating entity \"position\" for hierarchy \"SmartCamera:SmartCamera_inst\|position:u_position\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "u_position" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_xmaxr position.v(27) " "Verilog HDL or VHDL warning at position.v(27): object \"debug_xmaxr\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191020115 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_maxr2 position.v(40) " "Verilog HDL or VHDL warning at position.v(40): object \"x_maxr2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191020115 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_xminr position.v(41) " "Verilog HDL or VHDL warning at position.v(41): object \"debug_xminr\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191020115 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_minr2 position.v(55) " "Verilog HDL or VHDL warning at position.v(55): object \"x_minr2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191020115 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_ymaxr position.v(57) " "Verilog HDL or VHDL warning at position.v(57): object \"debug_ymaxr\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191020115 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_maxr2 position.v(72) " "Verilog HDL or VHDL warning at position.v(72): object \"y_maxr2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191020115 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_yminr position.v(73) " "Verilog HDL or VHDL warning at position.v(73): object \"debug_yminr\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191020115 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_minr2 position.v(88) " "Verilog HDL or VHDL warning at position.v(88): object \"y_minr2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191020115 "|CortexM3|SmartCamera:SmartCamera_inst|position:u_position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CH9350 SmartCamera:SmartCamera_inst\|CH9350:CH9350_inst " "Elaborating entity \"CH9350\" for hierarchy \"SmartCamera:SmartCamera_inst\|CH9350:CH9350_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "CH9350_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_d2 CH9350.v(29) " "Verilog HDL or VHDL warning at CH9350.v(29): object \"rx_data_d2\" assigned a value but never read" {  } { { "src/sources/peripheral/webcamera/box/CH9350.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653191020125 "|CortexM3|SmartCamera:SmartCamera_inst|CH9350:CH9350_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx SmartCamera:SmartCamera_inst\|CH9350:CH9350_inst\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"SmartCamera:SmartCamera_inst\|CH9350:CH9350_inst\|uart_rx:uart_rx_inst\"" {  } { { "src/sources/peripheral/webcamera/box/CH9350.v" "uart_rx_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/box/CH9350.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "box SmartCamera:SmartCamera_inst\|box:box_inst " "Elaborating entity \"box\" for hierarchy \"SmartCamera:SmartCamera_inst\|box:box_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "box_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx SmartCamera:SmartCamera_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"SmartCamera:SmartCamera_inst\|uart_tx:uart_tx_inst\"" {  } { { "src/sources/peripheral/webcamera/SmartCamera.v" "uart_tx_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_sram cmsdk_ahb_to_sram:AhbItcm " "Elaborating entity \"cmsdk_ahb_to_sram\" for hierarchy \"cmsdk_ahb_to_sram:AhbItcm\"" {  } { { "src/sources/CortexM3.v" "AhbItcm" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_fpga_sram cmsdk_fpga_sram:ITCM " "Elaborating entity \"cmsdk_fpga_sram\" for hierarchy \"cmsdk_fpga_sram:ITCM\"" {  } { { "src/sources/CortexM3.v" "ITCM" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sram_ip cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst " "Elaborating entity \"fpga_sram_ip\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\"" {  } { { "src/sources/peripheral/cmsdk_fpga_sram.v" "fpga_sram_ip_inst" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_fpga_sram.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "src/sources/peripheral/fpga_sram_ip.v" "altsyncram_component" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "src/sources/peripheral/fpga_sram_ip.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../tool/initial.mif " "Parameter \"init_file\" = \"../../tool/initial.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191020205 ""}  } { { "src/sources/peripheral/fpga_sram_ip.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/fpga_sram_ip.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191020205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3al1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3al1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3al1 " "Found entity 1: altsyncram_3al1" {  } { { "db/altsyncram_3al1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3al1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191020305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191020305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3al1 cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_3al1:auto_generated " "Elaborating entity \"altsyncram_3al1\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_3al1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191020965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191020965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_3al1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_3al1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_3al1.tdf" "decode3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3al1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191020975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191021025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191021025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_3al1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_3al1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_3al1.tdf" "rden_decode" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3al1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191021025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191021075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191021075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_3al1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"cmsdk_fpga_sram:ITCM\|fpga_sram_ip:fpga_sram_ip_inst\|altsyncram:altsyncram_component\|altsyncram_3al1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_3al1.tdf" "mux2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_3al1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191021085 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HRESP_AHBL1P4\[1\] " "Net \"HRESP_AHBL1P4\[1\]\" is missing source, defaulting to GND" {  } { { "src/sources/CortexM3.v" "HRESP_AHBL1P4\[1\]" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 384 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653191023655 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653191023655 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "HRESP_AHBL1P4\[1\] " "Net \"HRESP_AHBL1P4\[1\]\" is missing source, defaulting to GND" {  } { { "src/sources/CortexM3.v" "HRESP_AHBL1P4\[1\]" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 384 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653191023675 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653191023675 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[2\] " "Synthesized away node \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_vla1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf" 98 2 0 } } { "db/shift_taps_k501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 85 0 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 552 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191025215 "|CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[3\] " "Synthesized away node \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_vla1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf" 128 2 0 } } { "db/shift_taps_k501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 85 0 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 552 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191025215 "|CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[4\] " "Synthesized away node \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_vla1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf" 158 2 0 } } { "db/shift_taps_k501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 85 0 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 552 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191025215 "|CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[5\] " "Synthesized away node \"SmartCamera:SmartCamera_inst\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_k501:auto_generated\|altsyncram_vla1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_vla1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_vla1.tdf" 188 2 0 } } { "db/shift_taps_k501.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/shift_taps_k501.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/ip/Line_Shift_RAM_1Bit.v" 100 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Matrix_Generate_3X3_1Bit.v" 94 0 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_Bit_Dilation_Detector.v" 85 0 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 552 0 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 892 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191025215 "|CortexM3|SmartCamera:SmartCamera_inst|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k501:auto_generated|altsyncram_vla1:altsyncram2|ram_block3a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653191025215 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653191025215 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|preamble " "RAM logic \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|preamble\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "preamble" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653191054978 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|mac_addr " "RAM logic \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|mac_addr\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "mac_addr" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653191054978 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_fifo:u_id_fifo\|ram_q " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_fifo:u_id_fifo\|ram_q\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" "ram_q" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_fifo.v" 69 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653191054978 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_fifo:u_info\|ram_q " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_fifo:u_info\|ram_q\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" "ram_q" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_fifo.v" 69 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653191054978 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Ram0 " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Ram0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 430 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653191054978 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|ram " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" "ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_y_ram.v" 212 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653191054978 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" "ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" 508 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653191054978 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cr\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cr\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" "ram" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output_cx_ram.v" 508 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653191054978 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|Ram0 " "RAM logic \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "Ram0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 127 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653191054978 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653191054978 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 14 F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/Smart_camera.ram1_ipsend_dcf860f0.hdl.mif " "Memory depth (16) in the design file differs from memory depth (14) in the Memory Initialization File \"F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/Smart_camera.ram1_ipsend_dcf860f0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1653191128825 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cr\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cr\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|table_dqt_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|table_dqt_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1653191138245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1653191138245 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653191138245 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod0\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "Mod0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Div0\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "Div0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod1\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "Mod1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Mod2\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "Mod2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|Div1\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "Div1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult5\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult5" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 342 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult6\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult6" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cortexm3ds_logic:ulogic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cortexm3ds_logic:ulogic\|Mult0\"" {  } { { "src/sources/core/cortexm3ds_logic.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult4\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult4" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cortexm3ds_logic:ulogic\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cortexm3ds_logic:ulogic\|Add25\"" {  } { { "src/sources/core/cortexm3ds_logic.v" "Add25" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult3\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 191 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|Mult1\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "Mult1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult5\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "Mult5" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult2\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "Mult2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|Mult0\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult3\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "Mult3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult5\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult5" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 342 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult6\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult6" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult1\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "Mult1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 241 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 240 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult4\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult4" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "Mult2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult2" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult3\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult3" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 191 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|Mult1\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "Mult1" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "Mult0" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 256 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191138265 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653191138265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191138295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_y_ram:u_ram_y\|jpeg_output_y_ram_ram_dp_512_9:u_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138295 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191138295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svg1 " "Found entity 1: altsyncram_svg1" {  } { { "db/altsyncram_svg1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_svg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191138375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191138375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191138385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|jpeg_output_cx_ram:u_ram_cb\|jpeg_output_cx_ram_ram_dp_256_8:u_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138385 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191138385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40h1 " "Found entity 1: altsyncram_40h1" {  } { { "db/altsyncram_40h1.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_40h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191138456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191138456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|altsyncram:table_dqt_q_rtl_0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|altsyncram:table_dqt_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191138506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|altsyncram:table_dqt_q_rtl_0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|altsyncram:table_dqt_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138506 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191138506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ec81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ec81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ec81 " "Found entity 1: altsyncram_ec81" {  } { { "db/altsyncram_ec81.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/altsyncram_ec81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191138596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191138596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod0\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191138656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138656 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191138656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dcm " "Found entity 1: lpm_divide_dcm" {  } { { "db/lpm_divide_dcm.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_dcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191138726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191138726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191138746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191138746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191138796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191138796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191138866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191138866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191138916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191138916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div0\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191138946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191138946 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191138946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191138996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191138996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191139016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191139016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191139046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191139046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod1\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191139076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139076 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191139076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191139146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191139146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod2\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191139186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139186 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191139186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191139256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191139256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191139276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191139276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191139296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191139296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div1\"" {  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191139336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div1 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|frequency_counter:frequency_counter_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139336 ""}  } { { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191139336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191139396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191139396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult5\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 342 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191139496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult5 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139506 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 342 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191139506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_78t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_78t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_78t " "Found entity 1: mult_78t" {  } { { "db/mult_78t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_78t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191139586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191139586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\"" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191139626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0 " "Instantiated megafunction \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139626 ""}  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191139626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191139696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191139696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult4\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191139716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult4 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139716 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191139716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_26t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191139786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191139786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm3ds_logic:ulogic\|lpm_add_sub:Add25 " "Elaborated megafunction instantiation \"cortexm3ds_logic:ulogic\|lpm_add_sub:Add25\"" {  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191139876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm3ds_logic:ulogic\|lpm_add_sub:Add25 " "Instantiated megafunction \"cortexm3ds_logic:ulogic\|lpm_add_sub:Add25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139876 ""}  } { { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191139876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191139936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191139936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191139956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191139956 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191139956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_y:u_idct_y\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140006 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_y.v" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191140006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140056 ""}  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191140056 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191140346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191140346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|altshift:external_latency_ffs SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140396 ""}  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191140396 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140416 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140446 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191140546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191140546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 60 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\"" {  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140596 ""}  } { { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191140596 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140616 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140646 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191140726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191140726 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SmartCamera:SmartCamera_inst\|VIP_RGB888_YCbCr444:VIP_RGB888_YCbCr444_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/VIP_RGB888_YCbCr444.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult3\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult3 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140766 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191140766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o9t " "Found entity 1: mult_o9t" {  } { { "db/mult_o9t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_o9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191140826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191140826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult1\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult1 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140896 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191140896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m9t " "Found entity 1: mult_m9t" {  } { { "db/mult_m9t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_m9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191140966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191140966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191140976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191140976 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191140976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult4\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191141006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult4 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141006 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191141006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_v5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191141076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191141076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191141086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_output:u_jpeg_output\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141086 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_output.v" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191141086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k9t " "Found entity 1: mult_k9t" {  } { { "db/mult_k9t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_k9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191141156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191141156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult2\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191141176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult2 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141176 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191141176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_66t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191141246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191141246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191141286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_idct:u_jpeg_idct\|jpeg_idct_x:u_idct_x\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141286 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_idct_x.v" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191141286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|lpm_mult:Mult0\"" {  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 256 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191141336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|lpm_mult:Mult0 " "Instantiated megafunction \"SmartCamera:SmartCamera_inst\|jpeg_core:jpeg_core_inst\|jpeg_dqt:u_jpeg_dqt\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191141336 ""}  } { { "src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/jpeg_core/jpeg_dqt.v" 256 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653191141336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pbt " "Found entity 1: mult_pbt" {  } { { "db/mult_pbt.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_pbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653191141406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191141406 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13205 -1 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191142786 "|CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"cortexm3ds_logic:ulogic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "g:/software/quartusprimestd/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 13205 -1 0 } } { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 260 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191142786 "|CortexM3|cortexm3ds_logic:ulogic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653191142786 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653191142786 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653191147006 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "684 " "Ignored 684 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "684 " "Ignored 684 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1653191147406 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1653191147406 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[8\]\[29\] SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[0\]\[4\] " "Duplicate LATCH primitive \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[8\]\[29\]\" merged with LATCH primitive \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[0\]\[4\]\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191147816 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[8\]\[17\] SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[0\]\[4\] " "Duplicate LATCH primitive \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[8\]\[17\]\" merged with LATCH primitive \"SmartCamera:SmartCamera_inst\|TCP:TCP_inst\|ipsend:ipsend_inst\|ip_header\[0\]\[4\]\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/ipsend.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/ipsend.v" 74 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191147816 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "tx_str\[6\] tx_str\[2\] " "Duplicate LATCH primitive \"tx_str\[6\]\" merged with LATCH primitive \"tx_str\[2\]\"" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653191147816 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1653191147816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[2\] " "Latch tx_str\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653191147936 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653191147936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[1\] " "Latch tx_str\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653191147936 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653191147936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[0\] " "Latch tx_str\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653191147936 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653191147936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[3\] " "Latch tx_str\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653191147936 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653191147936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[5\] " "Latch tx_str\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653191147936 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653191147936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[4\] " "Latch tx_str\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653191147936 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653191147936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_str\[7\] " "Latch tx_str\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_cnt\[7\] " "Ports D and ENA on the latch are fed by the same signal tx_cnt\[7\]" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1027 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653191147936 ""}  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 1003 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653191147936 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/sources/peripheral/cmsdk_apb_uart.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v" 475 -1 0 } } { "src/sources/peripheral/webcamera/UART/uart_tx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_tx.v" 124 -1 0 } } { "src/sources/peripheral/webcamera/SmartCamera.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/SmartCamera.v" 178 -1 0 } } { "src/sources/peripheral/webcamera/sdram/sdram_cmd.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/sdram/sdram_cmd.v" 78 -1 0 } } { "src/sources/peripheral/webcamera/frequency_counter.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/frequency_counter.v" 107 -1 0 } } { "src/sources/peripheral/webcamera/Ethernet/crc.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/crc.v" 68 -1 0 } } { "src/sources/peripheral/webcamera/UART/uart_rx.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/UART/uart_rx.v" 104 -1 0 } } { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 80 -1 0 } } { "src/sources/peripheral/webcamera/VIP/position.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/VIP/position.v" 48 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_677.tdf" 32 2 0 } } { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 18 -1 0 } } { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 17 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6631 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6588 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6943 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6564 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v" 78 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6592 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_677.tdf" 46 2 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6732 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6611 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6655 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v" 124 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6759 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 85711 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6578 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6788 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79345 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79351 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79357 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6721 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6853 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6720 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79327 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79363 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 84200 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6838 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6758 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6575 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 7053 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 7054 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 7055 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6840 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 84791 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 84611 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6852 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6565 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6589 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v" 78 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v" 78 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v" 78 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6553 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_2lc.tdf" 46 2 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 76431 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6619 -1 0 } } { "src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v" 76 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6719 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 93639 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6556 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6573 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 7027 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 74273 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6637 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6653 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 84266 -1 0 } } { "src/sources/peripheral/cmsdk_apb_uart.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v" 511 -1 0 } } { "db/a_graycounter_8lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_8lc.tdf" 32 2 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79996 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79387 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 79339 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 91049 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 91055 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 91061 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 91043 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 91067 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 74230 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6972 -1 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6842 -1 0 } } { "db/a_graycounter_c77.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_c77.tdf" 32 2 0 } } { "src/sources/peripheral/cmsdk_apb_uart.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v" 497 -1 0 } } { "db/a_graycounter_8lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_8lc.tdf" 57 2 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 7021 -1 0 } } { "db/a_graycounter_c77.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_c77.tdf" 57 2 0 } } { "src/sources/peripheral/cmsdk_apb_uart.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/cmsdk_apb_uart.v" 168 -1 0 } } { "db/a_graycounter_8lc.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_8lc.tdf" 52 2 0 } } { "src/sources/core/cortexm3ds_logic.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/core/cortexm3ds_logic.v" 6743 -1 0 } } { "db/a_graycounter_c77.tdf" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/db/a_graycounter_c77.tdf" 52 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1653191148626 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1653191148626 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\] SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\]~_emulated SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\]~1 " "Register \"SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\]\" is converted into an equivalent circuit using register \"SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\]~_emulated\" and latch \"SmartCamera:SmartCamera_inst\|SMC:SMC_inst\|bit_count\[0\]~1\"" {  } { { "src/sources/peripheral/webcamera/Ethernet/SMC.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/peripheral/webcamera/Ethernet/SMC.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653191148636 "|CortexM3|SmartCamera:SmartCamera_inst|SMC:SMC_inst|bit_count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1653191148636 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "e_reset VCC " "Pin \"e_reset\" is stuck at VCC" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653191207822 "|CortexM3|e_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653191207822 "|CortexM3|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653191207822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653191209642 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "208 " "208 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653191256979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/output_files/Smart_camera.map.smsg " "Generated suppressed messages file F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/output_files/Smart_camera.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191258389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653191260782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653191260782 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e_rxer " "No output dependent on input pin \"e_rxer\"" {  } { { "src/sources/CortexM3.v" "" { Text "F:/08-design/FPGA/Altera/EP4CE55/SOC/M3_SOC/bishe/RTL/src/sources/CortexM3.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653191263997 "|CortexM3|e_rxer"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653191263997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40859 " "Implemented 40859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653191263997 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653191263997 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653191263997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40088 " "Implemented 40088 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653191263997 ""} { "Info" "ICUT_CUT_TM_RAMS" "586 " "Implemented 586 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653191263997 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1653191263997 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1653191263997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653191263997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5155 " "Peak virtual memory: 5155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653191264167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 11:47:44 2022 " "Processing ended: Sun May 22 11:47:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653191264167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:27 " "Elapsed time: 00:04:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653191264167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:43 " "Total CPU time (on all processors): 00:04:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653191264167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653191264167 ""}
