
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 394.414 ; gain = 57.793
Command: read_checkpoint -auto_incremental -incremental C:/Users/crmgr/Desktop/project_reti_logiche/project_reti_logiche.srcs/utils_1/imports/synth_1/project_reti_logiche.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/crmgr/Desktop/project_reti_logiche/project_reti_logiche.srcs/utils_1/imports/synth_1/project_reti_logiche.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top project_reti_logiche -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17336
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 835.699 ; gain = 409.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Users/crmgr/Desktop/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:63]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/crmgr/Desktop/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:203' bound to instance 'fsm_map' of component 'FSM' [C:/Users/crmgr/Desktop/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:108]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/crmgr/Desktop/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:218]
ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Users/crmgr/Desktop/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:237]
ERROR: [Synth 8-285] failed synthesizing module 'FSM' [C:/Users/crmgr/Desktop/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:218]
ERROR: [Synth 8-285] failed synthesizing module 'project_reti_logiche' [C:/Users/crmgr/Desktop/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:63]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 924.336 ; gain = 498.480
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 10:17:15 2023...
