<stg><name>compute</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %mac_vec_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_vec)

]]></Node>
<StgValue><ssdm name="mac_vec_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %mac_len_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_len)

]]></Node>
<StgValue><ssdm name="mac_len_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:5  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_vec_out, i32 %mac_vec_read)

]]></Node>
<StgValue><ssdm name="write_ln67"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_len_out, i32 %mac_len_read)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %in_rem_2 = mul i32 %mac_len_read, %mac_vec_read

]]></Node>
<StgValue><ssdm name="in_rem_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:9  br label %0

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i32 [ 0, %entry ], [ %i, %1 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln75 = icmp eq i32 %i_0_i, %in_rem_2

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add nsw i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln75, label %.preheader.i.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln76 = sext i32 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %p_inbuff_V_addr = getelementptr [6400 x i32]* %p_inbuff_V, i64 0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="p_inbuff_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="13">
<![CDATA[
:2  %p_inbuff_V_load = load i32* %p_inbuff_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_V_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:0  %acc_0_i = alloca i32

]]></Node>
<StgValue><ssdm name="acc_0_i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:1  %vector_number_1 = alloca i32

]]></Node>
<StgValue><ssdm name="vector_number_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:2  %vector_index_1 = alloca i32

]]></Node>
<StgValue><ssdm name="vector_index_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.preheader:3  store i32 0, i32* %vector_index_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.preheader:4  store i32 0, i32* %vector_number_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.preheader:5  store i32 0, i32* %acc_0_i

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:6  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="13">
<![CDATA[
:2  %p_inbuff_V_load = load i32* %p_inbuff_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_V_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_outbuff_V_addr = getelementptr [100 x i32]* %p_outbuff_V, i64 0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="p_outbuff_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store i32 %p_inbuff_V_load, i32* %p_outbuff_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %0

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i:0  %in_rem_0_i = phi i32 [ %in_rem, %6 ], [ %in_rem_2, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="in_rem_0_i"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:1  %icmp_ln86 = icmp sgt i32 %in_rem_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:2  br i1 %icmp_ln86, label %2, label %.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln89 = icmp sgt i32 %in_rem_0_i, 6400

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln86 = trunc i32 %in_rem_0_i to i13

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:2  %in_len = select i1 %icmp_ln89, i13 -1792, i13 %trunc_ln86

]]></Node>
<StgValue><ssdm name="in_len"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0  %i1_0_i = phi i13 [ 0, %2 ], [ %i_1, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %icmp_ln92 = icmp ult i13 %i1_0_i, %in_len

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln92, label %4, label %6

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="13">
<![CDATA[
:2  %zext_ln95 = zext i13 %i1_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %or_ln95 = or i13 %i1_0_i, 1

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="13">
<![CDATA[
:4  %zext_ln95_1 = zext i13 %or_ln95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %p_inbuff_V_addr_1 = getelementptr [6400 x i32]* %p_inbuff_V, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="p_inbuff_V_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="13">
<![CDATA[
:6  %p_inbuff_V_load_1 = load i32* %p_inbuff_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_V_load_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %p_inbuff_V_addr_2 = getelementptr [6400 x i32]* %p_inbuff_V, i64 0, i64 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="p_inbuff_V_addr_2"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="13">
<![CDATA[
:8  %p_inbuff_V_load_2 = load i32* %p_inbuff_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_V_load_2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %in_rem = add nsw i32 %in_rem_0_i, -6400

]]></Node>
<StgValue><ssdm name="in_rem"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="13">
<![CDATA[
:6  %p_inbuff_V_load_1 = load i32* %p_inbuff_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_V_load_1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="13">
<![CDATA[
:8  %p_inbuff_V_load_2 = load i32* %p_inbuff_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_V_load_2"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln95 = mul i32 %p_inbuff_V_load_1, %p_inbuff_V_load_2

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %acc_0_i_load = load i32* %acc_0_i

]]></Node>
<StgValue><ssdm name="acc_0_i_load"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %vector_index_1_load = load i32* %vector_index_1

]]></Node>
<StgValue><ssdm name="vector_index_1_load"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %acc = add i32 %acc_0_i_load, %mul_ln95

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %vector_index = add i32 %vector_index_1_load, 2

]]></Node>
<StgValue><ssdm name="vector_index"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %icmp_ln100 = icmp eq i32 %vector_index, %mac_len_read

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %icmp_ln100, label %5, label %.._crit_edge.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge.i_crit_edge:0  store i32 %vector_index, i32* %vector_index_1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge.i_crit_edge:1  store i32 %acc, i32* %acc_0_i

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i_crit_edge:2  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %vector_number_1_load = load i32* %vector_number_1

]]></Node>
<StgValue><ssdm name="vector_number_1_load"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln101 = zext i32 %vector_number_1_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %p_outbuff_V_addr_1 = getelementptr [100 x i32]* %p_outbuff_V, i64 0, i64 %zext_ln101

]]></Node>
<StgValue><ssdm name="p_outbuff_V_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:3  store i32 %acc, i32* %p_outbuff_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %vector_number = add i32 %vector_number_1_load, 1

]]></Node>
<StgValue><ssdm name="vector_number"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:5  store i32 0, i32* %vector_index_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  store i32 %vector_number, i32* %vector_number_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:7  store i32 0, i32* %acc_0_i

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i:0  %i_1 = add i13 %i1_0_i, 2

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="90" name="p_inbuff_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_inbuff_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="mac_vec" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="mac_vec"/></StgValue>
</port>
<port id="92" name="mac_len" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="mac_len"/></StgValue>
</port>
<port id="93" name="p_outbuff_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_outbuff_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="mac_vec_out" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="mac_vec_out"/></StgValue>
</port>
<port id="95" name="mac_len_out" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="mac_len_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="97" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="8">
</dataflow>
<dataflow id="98" from="mac_len" to="specinterface_ln0" fromId="92" toId="8">
</dataflow>
<dataflow id="100" from="ap_fifo_str" to="specinterface_ln0" fromId="99" toId="8">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="8">
</dataflow>
<dataflow id="103" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="8">
</dataflow>
<dataflow id="105" from="p_str" to="specinterface_ln0" fromId="104" toId="8">
</dataflow>
<dataflow id="106" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="8">
</dataflow>
<dataflow id="107" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="8">
</dataflow>
<dataflow id="108" from="p_str" to="specinterface_ln0" fromId="104" toId="8">
</dataflow>
<dataflow id="109" from="p_str" to="specinterface_ln0" fromId="104" toId="8">
</dataflow>
<dataflow id="110" from="p_str" to="specinterface_ln0" fromId="104" toId="8">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="8">
</dataflow>
<dataflow id="113" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="8">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="8">
</dataflow>
<dataflow id="116" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="8">
</dataflow>
<dataflow id="117" from="p_str" to="specinterface_ln0" fromId="104" toId="8">
</dataflow>
<dataflow id="119" from="ScalarProp_str" to="specinterface_ln0" fromId="118" toId="8">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="121" from="mac_vec" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="122" from="ap_fifo_str" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="123" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="124" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="125" from="p_str" to="specinterface_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="126" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="127" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="128" from="p_str" to="specinterface_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="129" from="p_str" to="specinterface_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="130" from="p_str" to="specinterface_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="131" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="9">
</dataflow>
<dataflow id="132" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="9">
</dataflow>
<dataflow id="133" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="134" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="9">
</dataflow>
<dataflow id="135" from="p_str" to="specinterface_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="136" from="ScalarProp_str" to="specinterface_ln0" fromId="118" toId="9">
</dataflow>
<dataflow id="138" from="_ssdm_op_Read.ap_fifo.i32P" to="mac_vec_read" fromId="137" toId="10">
</dataflow>
<dataflow id="139" from="mac_vec" to="mac_vec_read" fromId="91" toId="10">
</dataflow>
<dataflow id="140" from="_ssdm_op_Read.ap_fifo.i32P" to="mac_len_read" fromId="137" toId="11">
</dataflow>
<dataflow id="141" from="mac_len" to="mac_len_read" fromId="92" toId="11">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="143" from="mac_vec_out" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="144" from="ap_fifo_str" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="145" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="146" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="147" from="p_str" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="148" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="149" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="150" from="p_str" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="151" from="p_str" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="152" from="p_str" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="153" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="154" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="155" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="12">
</dataflow>
<dataflow id="156" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="12">
</dataflow>
<dataflow id="157" from="p_str" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="158" from="ScalarProp_str" to="specinterface_ln0" fromId="118" toId="12">
</dataflow>
<dataflow id="160" from="_ssdm_op_Write.ap_fifo.i32P" to="write_ln67" fromId="159" toId="13">
</dataflow>
<dataflow id="161" from="mac_vec_out" to="write_ln67" fromId="94" toId="13">
</dataflow>
<dataflow id="162" from="mac_vec_read" to="write_ln67" fromId="10" toId="13">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="14">
</dataflow>
<dataflow id="164" from="mac_len_out" to="specinterface_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="165" from="ap_fifo_str" to="specinterface_ln0" fromId="99" toId="14">
</dataflow>
<dataflow id="166" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="14">
</dataflow>
<dataflow id="167" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="14">
</dataflow>
<dataflow id="168" from="p_str" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="169" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="14">
</dataflow>
<dataflow id="170" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="14">
</dataflow>
<dataflow id="171" from="p_str" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="172" from="p_str" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="173" from="p_str" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="174" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="175" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="176" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="177" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="178" from="p_str" to="specinterface_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="179" from="ScalarProp_str" to="specinterface_ln0" fromId="118" toId="14">
</dataflow>
<dataflow id="180" from="_ssdm_op_Write.ap_fifo.i32P" to="write_ln68" fromId="159" toId="15">
</dataflow>
<dataflow id="181" from="mac_len_out" to="write_ln68" fromId="95" toId="15">
</dataflow>
<dataflow id="182" from="mac_len_read" to="write_ln68" fromId="11" toId="15">
</dataflow>
<dataflow id="183" from="mac_len_read" to="in_rem_2" fromId="11" toId="16">
</dataflow>
<dataflow id="184" from="mac_vec_read" to="in_rem_2" fromId="10" toId="16">
</dataflow>
<dataflow id="185" from="StgValue_101" to="i_0_i" fromId="101" toId="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="br_ln75" to="i_0_i" fromId="17" toId="18">
</dataflow>
<dataflow id="187" from="i" to="i_0_i" fromId="20" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="br_ln75" to="i_0_i" fromId="35" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="189" from="i_0_i" to="icmp_ln75" fromId="18" toId="19">
</dataflow>
<dataflow id="190" from="in_rem_2" to="icmp_ln75" fromId="16" toId="19">
</dataflow>
<dataflow id="191" from="i_0_i" to="i" fromId="18" toId="20">
</dataflow>
<dataflow id="193" from="StgValue_192" to="i" fromId="192" toId="20">
</dataflow>
<dataflow id="194" from="icmp_ln75" to="br_ln75" fromId="19" toId="21">
</dataflow>
<dataflow id="195" from="i_0_i" to="sext_ln76" fromId="18" toId="22">
</dataflow>
<dataflow id="196" from="p_inbuff_V" to="p_inbuff_V_addr" fromId="90" toId="23">
</dataflow>
<dataflow id="198" from="StgValue_197" to="p_inbuff_V_addr" fromId="197" toId="23">
</dataflow>
<dataflow id="199" from="sext_ln76" to="p_inbuff_V_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="200" from="p_inbuff_V_addr" to="p_inbuff_V_load" fromId="23" toId="24">
</dataflow>
<dataflow id="201" from="StgValue_192" to="acc_0_i" fromId="192" toId="25">
</dataflow>
<dataflow id="202" from="StgValue_192" to="vector_number_1" fromId="192" toId="26">
</dataflow>
<dataflow id="203" from="StgValue_192" to="vector_index_1" fromId="192" toId="27">
</dataflow>
<dataflow id="204" from="StgValue_101" to="store_ln86" fromId="101" toId="28">
</dataflow>
<dataflow id="205" from="vector_index_1" to="store_ln86" fromId="27" toId="28">
</dataflow>
<dataflow id="206" from="StgValue_101" to="store_ln86" fromId="101" toId="29">
</dataflow>
<dataflow id="207" from="vector_number_1" to="store_ln86" fromId="26" toId="29">
</dataflow>
<dataflow id="208" from="StgValue_101" to="store_ln86" fromId="101" toId="30">
</dataflow>
<dataflow id="209" from="acc_0_i" to="store_ln86" fromId="25" toId="30">
</dataflow>
<dataflow id="210" from="p_inbuff_V_addr" to="p_inbuff_V_load" fromId="23" toId="32">
</dataflow>
<dataflow id="211" from="p_outbuff_V" to="p_outbuff_V_addr" fromId="93" toId="33">
</dataflow>
<dataflow id="212" from="StgValue_197" to="p_outbuff_V_addr" fromId="197" toId="33">
</dataflow>
<dataflow id="213" from="sext_ln76" to="p_outbuff_V_addr" fromId="22" toId="33">
</dataflow>
<dataflow id="214" from="p_inbuff_V_load" to="store_ln76" fromId="32" toId="34">
</dataflow>
<dataflow id="215" from="p_outbuff_V_addr" to="store_ln76" fromId="33" toId="34">
</dataflow>
<dataflow id="216" from="in_rem" to="in_rem_0_i" fromId="54" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="217" from="br_ln86" to="in_rem_0_i" fromId="55" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="218" from="in_rem_2" to="in_rem_0_i" fromId="16" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="br_ln86" to="in_rem_0_i" fromId="31" toId="36">
</dataflow>
<dataflow id="220" from="in_rem_0_i" to="icmp_ln86" fromId="36" toId="37">
</dataflow>
<dataflow id="221" from="StgValue_101" to="icmp_ln86" fromId="101" toId="37">
</dataflow>
<dataflow id="222" from="icmp_ln86" to="br_ln86" fromId="37" toId="38">
</dataflow>
<dataflow id="223" from="in_rem_0_i" to="icmp_ln89" fromId="36" toId="39">
</dataflow>
<dataflow id="225" from="StgValue_224" to="icmp_ln89" fromId="224" toId="39">
</dataflow>
<dataflow id="226" from="in_rem_0_i" to="trunc_ln86" fromId="36" toId="40">
</dataflow>
<dataflow id="227" from="icmp_ln89" to="in_len" fromId="39" toId="41">
</dataflow>
<dataflow id="229" from="StgValue_228" to="in_len" fromId="228" toId="41">
</dataflow>
<dataflow id="230" from="trunc_ln86" to="in_len" fromId="40" toId="41">
</dataflow>
<dataflow id="232" from="StgValue_231" to="i1_0_i" fromId="231" toId="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="233" from="br_ln92" to="i1_0_i" fromId="42" toId="44">
</dataflow>
<dataflow id="234" from="i_1" to="i1_0_i" fromId="77" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="235" from="br_ln92" to="i1_0_i" fromId="78" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="236" from="i1_0_i" to="icmp_ln92" fromId="44" toId="45">
</dataflow>
<dataflow id="237" from="in_len" to="icmp_ln92" fromId="41" toId="45">
</dataflow>
<dataflow id="238" from="icmp_ln92" to="br_ln92" fromId="45" toId="46">
</dataflow>
<dataflow id="239" from="i1_0_i" to="zext_ln95" fromId="44" toId="47">
</dataflow>
<dataflow id="240" from="i1_0_i" to="or_ln95" fromId="44" toId="48">
</dataflow>
<dataflow id="242" from="StgValue_241" to="or_ln95" fromId="241" toId="48">
</dataflow>
<dataflow id="243" from="or_ln95" to="zext_ln95_1" fromId="48" toId="49">
</dataflow>
<dataflow id="244" from="p_inbuff_V" to="p_inbuff_V_addr_1" fromId="90" toId="50">
</dataflow>
<dataflow id="245" from="StgValue_197" to="p_inbuff_V_addr_1" fromId="197" toId="50">
</dataflow>
<dataflow id="246" from="zext_ln95" to="p_inbuff_V_addr_1" fromId="47" toId="50">
</dataflow>
<dataflow id="247" from="p_inbuff_V_addr_1" to="p_inbuff_V_load_1" fromId="50" toId="51">
</dataflow>
<dataflow id="248" from="p_inbuff_V" to="p_inbuff_V_addr_2" fromId="90" toId="52">
</dataflow>
<dataflow id="249" from="StgValue_197" to="p_inbuff_V_addr_2" fromId="197" toId="52">
</dataflow>
<dataflow id="250" from="zext_ln95_1" to="p_inbuff_V_addr_2" fromId="49" toId="52">
</dataflow>
<dataflow id="251" from="p_inbuff_V_addr_2" to="p_inbuff_V_load_2" fromId="52" toId="53">
</dataflow>
<dataflow id="252" from="in_rem_0_i" to="in_rem" fromId="36" toId="54">
</dataflow>
<dataflow id="254" from="StgValue_253" to="in_rem" fromId="253" toId="54">
</dataflow>
<dataflow id="255" from="p_inbuff_V_addr_1" to="p_inbuff_V_load_1" fromId="50" toId="56">
</dataflow>
<dataflow id="256" from="p_inbuff_V_addr_2" to="p_inbuff_V_load_2" fromId="52" toId="57">
</dataflow>
<dataflow id="257" from="p_inbuff_V_load_1" to="mul_ln95" fromId="56" toId="58">
</dataflow>
<dataflow id="258" from="p_inbuff_V_load_2" to="mul_ln95" fromId="57" toId="58">
</dataflow>
<dataflow id="259" from="acc_0_i" to="acc_0_i_load" fromId="25" toId="59">
</dataflow>
<dataflow id="260" from="vector_index_1" to="vector_index_1_load" fromId="27" toId="60">
</dataflow>
<dataflow id="261" from="acc_0_i_load" to="acc" fromId="59" toId="61">
</dataflow>
<dataflow id="262" from="mul_ln95" to="acc" fromId="58" toId="61">
</dataflow>
<dataflow id="263" from="vector_index_1_load" to="vector_index" fromId="60" toId="62">
</dataflow>
<dataflow id="264" from="StgValue_111" to="vector_index" fromId="111" toId="62">
</dataflow>
<dataflow id="265" from="vector_index" to="icmp_ln100" fromId="62" toId="63">
</dataflow>
<dataflow id="266" from="mac_len_read" to="icmp_ln100" fromId="11" toId="63">
</dataflow>
<dataflow id="267" from="icmp_ln100" to="br_ln100" fromId="63" toId="64">
</dataflow>
<dataflow id="268" from="vector_index" to="store_ln100" fromId="62" toId="65">
</dataflow>
<dataflow id="269" from="vector_index_1" to="store_ln100" fromId="27" toId="65">
</dataflow>
<dataflow id="270" from="acc" to="store_ln100" fromId="61" toId="66">
</dataflow>
<dataflow id="271" from="acc_0_i" to="store_ln100" fromId="25" toId="66">
</dataflow>
<dataflow id="272" from="vector_number_1" to="vector_number_1_load" fromId="26" toId="68">
</dataflow>
<dataflow id="273" from="vector_number_1_load" to="zext_ln101" fromId="68" toId="69">
</dataflow>
<dataflow id="274" from="p_outbuff_V" to="p_outbuff_V_addr_1" fromId="93" toId="70">
</dataflow>
<dataflow id="275" from="StgValue_197" to="p_outbuff_V_addr_1" fromId="197" toId="70">
</dataflow>
<dataflow id="276" from="zext_ln101" to="p_outbuff_V_addr_1" fromId="69" toId="70">
</dataflow>
<dataflow id="277" from="acc" to="store_ln101" fromId="61" toId="71">
</dataflow>
<dataflow id="278" from="p_outbuff_V_addr_1" to="store_ln101" fromId="70" toId="71">
</dataflow>
<dataflow id="279" from="vector_number_1_load" to="vector_number" fromId="68" toId="72">
</dataflow>
<dataflow id="280" from="StgValue_192" to="vector_number" fromId="192" toId="72">
</dataflow>
<dataflow id="281" from="StgValue_101" to="store_ln106" fromId="101" toId="73">
</dataflow>
<dataflow id="282" from="vector_index_1" to="store_ln106" fromId="27" toId="73">
</dataflow>
<dataflow id="283" from="vector_number" to="store_ln106" fromId="72" toId="74">
</dataflow>
<dataflow id="284" from="vector_number_1" to="store_ln106" fromId="26" toId="74">
</dataflow>
<dataflow id="285" from="StgValue_101" to="store_ln106" fromId="101" toId="75">
</dataflow>
<dataflow id="286" from="acc_0_i" to="store_ln106" fromId="25" toId="75">
</dataflow>
<dataflow id="287" from="i1_0_i" to="i_1" fromId="44" toId="77">
</dataflow>
<dataflow id="289" from="StgValue_288" to="i_1" fromId="288" toId="77">
</dataflow>
<dataflow id="290" from="icmp_ln75" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="291" from="icmp_ln86" to="StgValue_4" fromId="37" toId="4">
</dataflow>
<dataflow id="292" from="icmp_ln92" to="StgValue_5" fromId="45" toId="5">
</dataflow>
<dataflow id="293" from="icmp_ln100" to="StgValue_7" fromId="63" toId="7">
</dataflow>
</dataflows>


</stg>
