`timescale 1ns/1ps
module tb_aludec();
input logic [5:0] funct;
input logic [1:0] aluop;

clc = ~clk #5;

$initial
begin
	funct=6'b100000  aluop=0 #10;
	funct=6'b100000  aluop=1 #10;
	funct=6'b100010  aluop=0 #10;
	funct=6'b100010  aluop=1 #10;
	funct=6'b100100  aluop=0 #10;
	funct=6'b100101  aluop=0 #10;
	funct=6'b100101  aluop=1 #10;
	funct=6'b101010  aluop=0 #10;
	funct=6'b101010  aluop=1 #10;
end
$final

endmodule
